(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "Toplevel")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "Toplevel")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_0/A  Data_Saving_0/FPGA_Buffer_0/OR2A_0/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_0/C  Data_Saving_0/FPGA_Buffer_0/NAND3A_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/C  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_2/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_0/A  Data_Saving_0/FPGA_Buffer_0/OR2A_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_2/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_1/A  Data_Saving_0/FPGA_Buffer_0/OR2A_1/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/C  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG_0/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/C  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/Y  Data_Saving_0/FPGA_Buffer_0/AO1C_2/B  Data_Saving_0/FPGA_Buffer_0/AO1C_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_2/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_2/B  Data_Saving_0/FPGA_Buffer_0/OR2A_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_5/B  Data_Saving_0/FPGA_Buffer_0/OR2A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_6/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/B  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_1/A  Data_Saving_0/FPGA_Buffer_0/OR2A_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/C  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_0/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/B  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNIRR7G1/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_0/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_1/A  Data_Saving_0/FPGA_Buffer_0/OR2A_1/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/C  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG_0/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_2/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_0/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNIERE32/C  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/AO1C_1/B  Data_Saving_0/FPGA_Buffer_0/AO1C_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_7/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_7/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32_0/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/C  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_1/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIUO6L2/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIUO6L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/C  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_2/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/B  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_22/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_22/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32/A  Data_Saving_0/FPGA_Buffer_0/XOR2_32/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/A  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_4/A  Data_Saving_0/FPGA_Buffer_0/OR2A_4/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/A  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/B  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_4/A  Data_Saving_0/FPGA_Buffer_0/OR2A_4/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/A  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/A  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/A  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_22/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_22/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\_RNO/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\_RNO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/AO1C_0/B  Data_Saving_0/FPGA_Buffer_0/AO1C_0/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/B  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/B  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_7/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_7/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNIERE32/C  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32/A  Data_Saving_0/FPGA_Buffer_0/XOR2_32/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/A  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_3/B  Data_Saving_0/FPGA_Buffer_0/OR2A_3/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/B  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_5/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_5/Y  Data_Saving_0/FPGA_Buffer_0/AND2_28/B  Data_Saving_0/FPGA_Buffer_0/AND2_28/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/A  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\_RNO/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\_RNO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_2/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/C  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_3/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_2/C  Data_Saving_0/FPGA_Buffer_0/AND3_2/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/C  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_12/A  Data_Saving_0/FPGA_Buffer_0/XOR2_12/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/AO1C_0/B  Data_Saving_0/FPGA_Buffer_0/AO1C_0/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/B  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_12/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_12/Y  Data_Saving_0/FPGA_Buffer_0/AND2_28/A  Data_Saving_0/FPGA_Buffer_0/AND2_28/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/A  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_0/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_0/Y  Data_Saving_0/FPGA_Buffer_0/AND3_2/B  Data_Saving_0/FPGA_Buffer_0/AND3_2/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/C  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_16/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_16/Y  Data_Saving_0/FPGA_Buffer_0/AND3_2/A  Data_Saving_0/FPGA_Buffer_0/AND3_2/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/C  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_37/B  Data_Saving_0/FPGA_Buffer_0/XOR2_37/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[6\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_WDIFF\[0\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_WDIFF\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/C  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/A  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_40/B  Data_Saving_0/FPGA_Buffer_0/XOR2_40/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_44/A  Data_Saving_0/FPGA_Buffer_0/XOR2_44/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[7\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_47/B  Data_Saving_0/FPGA_Buffer_0/XOR2_47/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[4\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_18/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_18/Y  Data_Saving_0/FPGA_Buffer_0/AND3_3/C  Data_Saving_0/FPGA_Buffer_0/AND3_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/B  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_26/B  Data_Saving_0/FPGA_Buffer_0/XOR2_26/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[5\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/A  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_44/B  Data_Saving_0/FPGA_Buffer_0/XOR2_44/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[7\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_26/A  Data_Saving_0/FPGA_Buffer_0/XOR2_26/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[5\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_37/A  Data_Saving_0/FPGA_Buffer_0/XOR2_37/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[6\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/A  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_46/A  Data_Saving_0/FPGA_Buffer_0/XOR2_46/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[8\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_54/B  Data_Saving_0/FPGA_Buffer_0/XOR2_54/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[3\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/A  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_47/A  Data_Saving_0/FPGA_Buffer_0/XOR2_47/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[4\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/A  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[8\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_15/B  Data_Saving_0/FPGA_Buffer_0/XOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[2\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_14/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_14/Y  Data_Saving_0/FPGA_Buffer_0/AND3_3/B  Data_Saving_0/FPGA_Buffer_0/AND3_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/B  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_1/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND3_3/A  Data_Saving_0/FPGA_Buffer_0/AND3_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/B  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_54/A  Data_Saving_0/FPGA_Buffer_0/XOR2_54/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[3\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_25/B  Data_Saving_0/FPGA_Buffer_0/XOR2_25/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[1\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_15/A  Data_Saving_0/FPGA_Buffer_0/XOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[2\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/B  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/B  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/A  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[1\]/CLK  Science_0/ADC_READ_0/g2i\[1\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNIRRR7\[1\]/A  Science_0/SET_LP_GAIN_0/old_G2_RNIRRR7\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/A  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_1/B  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_1/Y  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_10/B  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_10/Y  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/C  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[1\]/CLK  Science_0/ADC_READ_0/g1i\[1\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNIPKI2\[1\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNIPKI2\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/B  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_29/B  Data_Saving_0/FPGA_Buffer_0/XOR2_29/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[0\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_28/A  Data_Saving_0/FPGA_Buffer_0/XOR2_28/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_28_RNIN6DP/C  Data_Saving_0/FPGA_Buffer_0/XOR2_28_RNIN6DP/Y  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/A  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[0\]/CLK  General_Controller_0/state_seconds\[0\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/A  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/B  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/Y  Science_0/SET_LP_GAIN_0/state\[3\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/A  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/Y  Science_0/SET_LP_GAIN_0/state\[2\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0/A  Data_Saving_0/FPGA_Buffer_0/NAND2_0/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_28_RNIN6DP/A  Data_Saving_0/FPGA_Buffer_0/XOR2_28_RNIN6DP/Y  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/A  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_25/A  Data_Saving_0/FPGA_Buffer_0/XOR2_25/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[1\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_29/A  Data_Saving_0/FPGA_Buffer_0/XOR2_29/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRY\[0\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_8/B  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_8/Y  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/C  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNO\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNO\[6\]/Y  Science_0/SET_LP_GAIN_0/state\[6\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/A  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNO\[5\]/A  Science_0/SET_LP_GAIN_0/state_RNO\[5\]/Y  Science_0/SET_LP_GAIN_0/state\[5\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_44/A  Data_Saving_0/FPGA_Buffer_0/AND2_44/Y  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/C  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_28_RNIN6DP/B  Data_Saving_0/FPGA_Buffer_0/XOR2_28_RNIN6DP/Y  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/A  Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/A  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO\[18\]/B  General_Controller_0/state_seconds_RNO\[18\]/Y  General_Controller_0/state_seconds\[18\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[2\]/CLK  General_Controller_0/state_seconds\[2\]/Q  General_Controller_0/state_seconds_RNI29ON\[2\]/A  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/D  	(15.1:15.1:15.1) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/Y  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/BLKA  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/Y  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[7\]\/BLKA  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/Y  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/BLKA  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/we/CLK  Data_Saving_0/Packet_Saver_0/we/Q  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/Y  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/BLKA  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/B  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[27\]/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/B  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[25\]/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/B  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[5\]/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[1\]/CLK  Science_0/ADC_READ_0/g1i\[1\]/Q  Science_0/SET_LP_GAIN_0/state_RNIALOC\[7\]/A  Science_0/SET_LP_GAIN_0/state_RNIALOC\[7\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNO\[1\]/C  Science_0/SET_LP_GAIN_0/old_G1_RNO\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G1\[1\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/SET_LP_GAIN_0/LA0_RNO_0/A  Science_0/SET_LP_GAIN_0/LA0_RNO_0/Y  Science_0/SET_LP_GAIN_0/LA0_RNO/C  Science_0/SET_LP_GAIN_0/LA0_RNO/Y  Science_0/SET_LP_GAIN_0/LA0/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/A  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_8/A  Data_Saving_0/FPGA_Buffer_0/AND2_8/Y  Data_Saving_0/FPGA_Buffer_0/AO1_24/B  Data_Saving_0/FPGA_Buffer_0/AO1_24/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/C  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[1\]/CLK  Science_0/ADC_READ_0/g1i\[1\]/Q  Science_0/SET_LP_GAIN_0/state_RNIALOC\[7\]/A  Science_0/SET_LP_GAIN_0/state_RNIALOC\[7\]/Y  Science_0/SET_LP_GAIN_0/LA1_RNO/C  Science_0/SET_LP_GAIN_0/LA1_RNO/Y  Science_0/SET_LP_GAIN_0/LA1/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_4/A  Data_Saving_0/FPGA_Buffer_0/AND2_4/Y  Data_Saving_0/FPGA_Buffer_0/AO1_24/C  Data_Saving_0/FPGA_Buffer_0/AO1_24/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/C  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_65/A  Data_Saving_0/FPGA_Buffer_0/XOR2_65/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58/B  Data_Saving_0/FPGA_Buffer_0/AND2_58/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/B  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_65/A  Data_Saving_0/FPGA_Buffer_0/XOR2_65/Y  Data_Saving_0/FPGA_Buffer_0/AO1_24/A  Data_Saving_0/FPGA_Buffer_0/AO1_24/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/C  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_14/A  Data_Saving_0/FPGA_Buffer_0/XOR2_14/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58/A  Data_Saving_0/FPGA_Buffer_0/AND2_58/Y  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/B  Data_Saving_0/FPGA_Buffer_0/AND2_58_RNIVJTT1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/B  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/B  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/A  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/B  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNO\[17\]/B  General_Controller_0/state_seconds_RNO\[17\]/Y  General_Controller_0/state_seconds\[17\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/B  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/B  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/B  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_26/A  General_Controller_0/un1_uc_rx_substate_I_26/Y  General_Controller_0/un1_uc_rx_substate_I_20/B  General_Controller_0/un1_uc_rx_substate_I_20/Y  General_Controller_0/uc_rx_substate_RNO\[4\]/A  General_Controller_0/uc_rx_substate_RNO\[4\]/Y  General_Controller_0/uc_rx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/A  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/status_flag_RNO/C  Data_Saving_0/Packet_Saver_0/status_flag_RNO/Y  Data_Saving_0/Packet_Saver_0/status_flag/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/B  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_22/B  General_Controller_0/un1_uc_rx_substate_I_22/Y  General_Controller_0/uc_rx_substate_RNO\[2\]/B  General_Controller_0/uc_rx_substate_RNO\[2\]/Y  General_Controller_0/uc_rx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[3\]/CLK  General_Controller_0/state_seconds\[3\]/Q  General_Controller_0/state_seconds_RNIQOLV\[3\]/A  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0/A  Data_Saving_0/FPGA_Buffer_0/NAND2_0/Y  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNIHUVK/B  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNIHUVK/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/B  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/B  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/A  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[4\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[4\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/A  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_22/B  General_Controller_0/un1_uc_tx_substate_I_22/Y  General_Controller_0/uc_tx_substate_RNO\[2\]/B  General_Controller_0/uc_tx_substate_RNO\[2\]/Y  General_Controller_0/uc_tx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_new_data/CLK  General_Controller_0/status_new_data/Q  Data_Saving_0/Packet_Saver_0/status_flag_RNO_0/B  Data_Saving_0/Packet_Saver_0/status_flag_RNO_0/Y  Data_Saving_0/Packet_Saver_0/status_flag_RNO/B  Data_Saving_0/Packet_Saver_0/status_flag_RNO/Y  Data_Saving_0/Packet_Saver_0/status_flag/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNO\[0\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNO\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G1\[0\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNO\[0\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNO\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G2\[0\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[1\]/CLK  Science_0/ADC_READ_0/g2i\[1\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNO\[1\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNO\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G2\[1\]/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_24/A  General_Controller_0/un1_uc_tx_substate_I_24/Y  General_Controller_0/un1_uc_tx_substate_I_21/B  General_Controller_0/un1_uc_tx_substate_I_21/Y  General_Controller_0/uc_tx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/SET_LP_GAIN_0/LA0_RNO/A  Science_0/SET_LP_GAIN_0/LA0_RNO/Y  Science_0/SET_LP_GAIN_0/LA0/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[1\]/CLK  Science_0/ADC_READ_0/g2i\[1\]/Q  Science_0/SET_LP_GAIN_0/LA1_RNO/A  Science_0/SET_LP_GAIN_0/LA1_RNO/Y  Science_0/SET_LP_GAIN_0/LA1/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/A  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIV0BDA\[7\]/B  General_Controller_0/uc_tx_state_RNIV0BDA\[7\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/B  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/C  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/C  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/A  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_RNIJ1563\[3\]/A  General_Controller_0/uc_rx_state_RNIJ1563\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/B  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0/A  Data_Saving_0/FPGA_Buffer_0/NAND2_0/Y  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/A  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[4\]/CLK  General_Controller_0/uc_rx_substate\[4\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/A  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/A  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/A  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/A  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/A  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/B  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/B  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[4\]/B  General_Controller_0/uc_tx_substate_RNIA9NV\[4\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/A  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/A  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_2/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_2/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNIHUVK/A  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNIHUVK/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/B  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/B  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_3/C  Data_Saving_0/FPGA_Buffer_0/XOR3_3/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/state\[0\]/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  Data_Saving_0/Packet_Saver_0/we/E  	(15.0:15.0:15.0) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/A  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/Y  General_Controller_0/uc_tx_state_RNIVIJF5\[16\]/A  General_Controller_0/uc_tx_state_RNIVIJF5\[16\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/C  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/A  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/A  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_2/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_2/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_2/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_2/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[2\]/CLK  Timekeeper_0/milliseconds\[2\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/C  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/A  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/A  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_3/B  Data_Saving_0/FPGA_Buffer_0/XOR3_3/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNO\[16\]/B  General_Controller_0/state_seconds_RNO\[16\]/Y  General_Controller_0/state_seconds\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/C  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_3/A  Data_Saving_0/FPGA_Buffer_0/XOR3_3/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[4\]/CLK  General_Controller_0/state_seconds\[4\]/Q  General_Controller_0/state_seconds_RNIJ9J71\[4\]/A  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[22\]/A  Timekeeper_0/milliseconds_RNO\[22\]/Y  Timekeeper_0/milliseconds\[22\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_new_data/CLK  General_Controller_0/status_new_data/Q  General_Controller_0/status_new_data_RNI4K15/A  General_Controller_0/status_new_data_RNI4K15/Y  Data_Saving_0/Packet_Saver_0/old_status_new_data/D  	(14.9:14.9:14.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/B  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_60/A  Data_Saving_0/FPGA_Buffer_0/XOR2_60/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/C  Data_Saving_0/FPGA_Buffer_0/XOR2_60_RNI25AT/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/B  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/A  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/B  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[0\]\/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/C  Data_Saving_0/FPGA_Buffer_0/NAND2_0_RNI0PSO/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/A  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_18/B  General_Controller_0/un1_uc_rx_substate_I_18/Y  General_Controller_0/uc_rx_substate_RNO\[1\]/B  General_Controller_0/uc_rx_substate_RNO\[1\]/Y  General_Controller_0/uc_rx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/C  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_23/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNI5B7A1/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[5\]/CLK  General_Controller_0/state_seconds\[5\]/Q  General_Controller_0/state_seconds_RNIL4RF\[6\]/B  General_Controller_0/state_seconds_RNIL4RF\[6\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/A  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/C  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_24/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_24/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/C  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[13\]/C  General_Controller_0/uc_tx_state_RNO\[13\]/Y  General_Controller_0/uc_tx_state\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/C  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[7\]/B  General_Controller_0/uc_tx_state_RNO\[7\]/Y  General_Controller_0/uc_tx_state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[0\]/B  General_Controller_0/uc_tx_state_RNO\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[1\]/B  General_Controller_0/uc_tx_state_RNO\[1\]/Y  General_Controller_0/uc_tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[2\]/B  General_Controller_0/uc_tx_state_RNO\[2\]/Y  General_Controller_0/uc_tx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[8\]/B  General_Controller_0/uc_tx_state_RNO\[8\]/Y  General_Controller_0/uc_tx_state\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[8\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[13\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[16\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_24/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_24/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/B  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_18/B  General_Controller_0/un1_uc_tx_substate_I_18/Y  General_Controller_0/uc_tx_substate_RNO\[1\]/B  General_Controller_0/uc_tx_substate_RNO\[1\]/Y  General_Controller_0/uc_tx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/B  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/A  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_8/A  Data_Saving_0/FPGA_Buffer_0/AND2_8/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/C  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIUSIF1\[4\]/A  General_Controller_0/uc_tx_substate_RNIUSIF1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/B  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_14/A  Data_Saving_0/FPGA_Buffer_0/XOR2_14/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/A  Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/B  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_cnst_1_0__m3_e/B  General_Controller_0/uc_tx_substate_cnst_1_0__m3_e/Y  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/B  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/B  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/B  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/A  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/C  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_24/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_24/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\_RNILHK11/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/C  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_0/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_0/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNIVTIF1\[4\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/B  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/C  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[6\]/CLK  General_Controller_0/state_seconds\[6\]/Q  General_Controller_0/state_seconds_RNIL4RF\[6\]/A  General_Controller_0/state_seconds_RNIL4RF\[6\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/A  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_tx_substate_RNIUSIF1\[4\]/C  General_Controller_0/uc_tx_substate_RNIUSIF1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNIUSIF1\[4\]/B  General_Controller_0/uc_tx_substate_RNIUSIF1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/A  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/B  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/C  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/B  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/A  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/Y  General_Controller_0/uc_rx_substate_RNO\[2\]/S  General_Controller_0/uc_rx_substate_RNO\[2\]/Y  General_Controller_0/uc_rx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/A  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/Y  General_Controller_0/uc_rx_substate_RNO\[1\]/S  General_Controller_0/uc_rx_substate_RNO\[1\]/Y  General_Controller_0/uc_rx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/B  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/A  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/C  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/A  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/B  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_1/C  Data_Saving_0/FPGA_Buffer_0/XOR3_1/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_tx_substate_RNIVTIF1\[4\]/C  General_Controller_0/uc_tx_substate_RNIVTIF1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/B  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_0/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_0/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_0/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_0/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[3\]/C  General_Controller_0/uc_rx_state_RNI795G6\[3\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/B  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNO\[15\]/B  General_Controller_0/state_seconds_RNO\[15\]/Y  General_Controller_0/state_seconds\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/B  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNO\[21\]/A  Timekeeper_0/milliseconds_RNO\[21\]/Y  Timekeeper_0/milliseconds\[21\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIVTIF1\[4\]/B  General_Controller_0/uc_tx_substate_RNIVTIF1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/B  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/B  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/B  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/A  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/B  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/A  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/A  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/A  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/A  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[1\]/S  General_Controller_0/uc_tx_substate_RNO\[1\]/Y  General_Controller_0/uc_tx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/A  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[2\]/S  General_Controller_0/uc_tx_substate_RNO\[2\]/Y  General_Controller_0/uc_tx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/A  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[0\]/S  General_Controller_0/uc_tx_substate_RNO\[0\]/Y  General_Controller_0/uc_tx_substate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIOESC1\[4\]/B  General_Controller_0/uc_rx_substate_RNIOESC1\[4\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/A  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/C  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/A  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_1/B  Data_Saving_0/FPGA_Buffer_0/XOR3_1/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/C  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/A  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/Y  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/A  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/A  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/A  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/C  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_48/A  Data_Saving_0/FPGA_Buffer_0/AND2_48/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/C  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/B  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/A  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_1/A  Data_Saving_0/FPGA_Buffer_0/XOR3_1/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[4\]/CLK  Timekeeper_0/milliseconds\[4\]/Q  Timekeeper_0/milliseconds_RNIODP31\[4\]/C  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[3\]/CLK  Timekeeper_0/milliseconds\[3\]/Q  Timekeeper_0/milliseconds_RNIODP31\[4\]/A  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/A  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_state_RNI898O2\[15\]/B  General_Controller_0/uc_tx_state_RNI898O2\[15\]/Y  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/A  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/B  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/A  Data_Saving_0/FPGA_Buffer_0/INV_2_RNI77V42/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_61/A  Data_Saving_0/FPGA_Buffer_0/XOR2_61/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_61_RNI42RA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_16/B  General_Controller_0/un1_uc_rx_substate_I_16/Y  General_Controller_0/uc_rx_substate_RNO\[0\]/B  General_Controller_0/uc_rx_substate_RNO\[0\]/Y  General_Controller_0/uc_rx_substate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/send_RNO_2\[2\]/B  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[4\]/B  General_Controller_0/uc_rx_state_RNICTP43_0\[4\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/A  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/A  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_16/B  General_Controller_0/un1_uc_tx_substate_I_16/Y  General_Controller_0/uc_tx_substate_RNO\[0\]/B  General_Controller_0/uc_tx_substate_RNO\[0\]/Y  General_Controller_0/uc_tx_substate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/B  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNO\[20\]/B  Timekeeper_0/milliseconds_RNO\[20\]/Y  Timekeeper_0/milliseconds\[20\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_6/A  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/data_out\[5\]/CLK  Data_Saving_0/Packet_Saver_0/data_out\[5\]/Q  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/DINA1  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/data_out\[25\]/CLK  Data_Saving_0/Packet_Saver_0/data_out\[25\]/Q  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/DINA7  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/data_out\[27\]/CLK  Data_Saving_0/Packet_Saver_0/data_out\[27\]/Q  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/DINA7  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/B  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/A  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/A  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/A  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/A  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_10/A  Data_Saving_0/FPGA_Buffer_0/XOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/A  Data_Saving_0/FPGA_Buffer_0/XOR2_10_RNISQA22/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1_0\[4\]/C  General_Controller_0/uc_tx_substate_RNI0VIF1_0\[4\]/Y  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/C  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/A  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2_0\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI6B6P2_0\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/A  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/B  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/Y  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/B  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/A  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[3\]/B  General_Controller_0/uc_rx_state_RNI795G6\[3\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/B  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/B  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/A  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNILNTKH\[4\]/C  GS_Readout_0/state_RNILNTKH\[4\]/Y  GS_Readout_0/send_RNO_1\[2\]/A  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_48/A  Data_Saving_0/FPGA_Buffer_0/AND2_48/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6/B  Data_Saving_0/FPGA_Buffer_0/AO1_6/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/C  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_9/A  Data_Saving_0/FPGA_Buffer_0/AND2_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6/C  Data_Saving_0/FPGA_Buffer_0/AO1_6/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/C  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_49/A  Data_Saving_0/FPGA_Buffer_0/XOR2_49/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/A  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/B  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIP6QB4/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/C  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/C  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/B  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_58/A  Data_Saving_0/FPGA_Buffer_0/XOR2_58/Y  Data_Saving_0/FPGA_Buffer_0/AND2_16/B  Data_Saving_0/FPGA_Buffer_0/AND2_16/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/B  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_58/A  Data_Saving_0/FPGA_Buffer_0/XOR2_58/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6/A  Data_Saving_0/FPGA_Buffer_0/AO1_6/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/C  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/B  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/A  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/subState_RNII0869\[0\]/C  GS_Readout_0/subState_RNII0869\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/B  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/A  Data_Saving_0/FPGA_Buffer_0/INV_8_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/C  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/A  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/C  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNILNTKH\[4\]/C  GS_Readout_0/state_RNILNTKH\[4\]/Y  GS_Readout_0/send_RNO_0\[2\]/A  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1_0\[4\]/A  General_Controller_0/uc_tx_substate_RNI0VIF1_0\[4\]/Y  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/C  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/A  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/A  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[4\]/B  General_Controller_0/uc_rx_state_RNICTP43_0\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/C  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/B  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/state_RNI2A5S3\[4\]/A  GS_Readout_0/state_RNI2A5S3\[4\]/Y  GS_Readout_0/state_RNINJQBD\[4\]/C  GS_Readout_0/state_RNINJQBD\[4\]/Y  GS_Readout_0/send_RNO_6\[1\]/B  GS_Readout_0/send_RNO_6\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/B  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/A  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/A  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/A  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_61/A  Data_Saving_0/FPGA_Buffer_0/XOR2_61/Y  Data_Saving_0/FPGA_Buffer_0/AND2_16/A  Data_Saving_0/FPGA_Buffer_0/AND2_16/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/B  Data_Saving_0/FPGA_Buffer_0/AO1_6_RNI4ROA2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV_0\[3\]/B  General_Controller_0/uc_tx_substate_RNIA9NV_0\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/C  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNI795G6_0\[3\]/B  General_Controller_0/uc_rx_state_RNI795G6_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/A  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/B  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/A  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[13\]/A  General_Controller_0/uc_tx_state_RNO\[13\]/Y  General_Controller_0/uc_tx_state\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNO\[14\]/B  General_Controller_0/state_seconds_RNO\[14\]/Y  General_Controller_0/state_seconds\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[5\]/A  GS_Readout_0/state_RNIJ1C5H\[5\]/Y  GS_Readout_0/send_RNO\[6\]/B  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNO\[19\]/A  Timekeeper_0/milliseconds_RNO\[19\]/Y  Timekeeper_0/milliseconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_2/A  Data_Saving_0/FPGA_Buffer_0/INV_2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_12/B  Data_Saving_0/FPGA_Buffer_0/XOR2_12/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WDIFF\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/AO1C_0/B  Data_Saving_0/FPGA_Buffer_0/AO1C_0/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/B  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_5/A  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/A  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/C  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/Y  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/A  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/A  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/un3_s_vector_I_8/A  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/B  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/send_RNO_1\[0\]/B  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/B  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/B  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/A  General_Controller_0/uc_rx_state_RNI1GJV2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/S  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNID8IN\[0\]/B  GS_Readout_0/subState_0_RNID8IN\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/B  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/B  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/A  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/B  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/A  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[5\]/A  GS_Readout_0/state_RNIJ1C5H\[5\]/Y  GS_Readout_0/send_RNO\[5\]/B  GS_Readout_0/send_RNO\[5\]/Y  GS_Readout_0/send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV_0\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV_0\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[0\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/B  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNIB6IN\[0\]/B  GS_Readout_0/subState_0_RNIB6IN\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/B  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/B  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/send_RNO_2\[3\]/A  GS_Readout_0/send_RNO_2\[3\]/Y  GS_Readout_0/send_RNO\[3\]/C  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/A  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/Y  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/A  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/A  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1_0\[4\]/B  General_Controller_0/uc_tx_substate_RNI0VIF1_0\[4\]/Y  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/C  General_Controller_0/uc_tx_substate_RNILI1F3\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/A  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/state_RNI2A5S3\[4\]/A  GS_Readout_0/state_RNI2A5S3\[4\]/Y  GS_Readout_0/send_RNO_5\[2\]/C  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO\[0\]/B  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/C  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/state_RNI2A5S3\[4\]/A  GS_Readout_0/state_RNI2A5S3\[4\]/Y  GS_Readout_0/send_RNO_7\[1\]/C  GS_Readout_0/send_RNO_7\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/A  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_tx_state_RNO_0\[16\]/C  General_Controller_0/uc_tx_state_RNO_0\[16\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/A  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/B  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_23/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNIRR7G1/B  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNIRR7G1/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/A  Data_Saving_0/FPGA_Buffer_0/XOR2_23_RNITUE55/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/A  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/B  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/Y  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/A  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/A  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/S  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/send_RNO_0\[1\]/C  GS_Readout_0/send_RNO_0\[1\]/Y  GS_Readout_0/send_RNO\[1\]/A  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[4\]/B  General_Controller_0/uc_rx_state_RNICTP43\[4\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/C  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/B  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/un3_s_vector_I_10/A  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/A  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/send_RNO_0\[3\]/B  GS_Readout_0/send_RNO_0\[3\]/Y  GS_Readout_0/send_RNO\[3\]/A  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/B  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/B  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/C  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNINJQBD\[4\]/B  GS_Readout_0/state_RNINJQBD\[4\]/Y  GS_Readout_0/send_RNO_6\[1\]/B  GS_Readout_0/send_RNO_6\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/B  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/subState_0_RNIL7F71\[0\]/B  GS_Readout_0/subState_0_RNIL7F71\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/C  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/un3_s_vector_I_8/C  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/B  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/B  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/A  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/A  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNII0869\[0\]/A  GS_Readout_0/subState_RNII0869\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/B  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNIFAIN\[0\]/B  GS_Readout_0/subState_0_RNIFAIN\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/B  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/A  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_RNIJ1563\[3\]/A  General_Controller_0/uc_rx_state_RNIJ1563\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/B  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_tx_state_RNI705N9\[15\]/C  General_Controller_0/uc_tx_state_RNI705N9\[15\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/B  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/A  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/Y  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/C  General_Controller_0/uc_rx_state_RNIMNMM6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/B  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/A  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/A  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[1\]/S  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/A  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[2\]/S  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/A  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[3\]/S  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/A  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[6\]/S  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/A  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[7\]/S  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/un3_s_vector_I_7/B  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_1\[2\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/B  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/A  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/C  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/A  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/A  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[7\]/A  General_Controller_0/uc_tx_state_RNIP12G\[7\]/Y  General_Controller_0/uc_tx_state_RNI303O\[1\]/A  General_Controller_0/uc_tx_state_RNI303O\[1\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/B  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_68/A  Data_Saving_0/FPGA_Buffer_0/XOR2_68/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_68_RNIEE8F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/B  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNILT1G\[3\]/B  General_Controller_0/uc_tx_state_RNILT1G\[3\]/Y  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/B  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/A  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[6\]/CLK  General_Controller_0/constant_bias_probe_id\[6\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/A  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G\[3\]/Y  General_Controller_0/uc_tx_state_RNIK5401\[3\]/A  General_Controller_0/uc_tx_state_RNIK5401\[3\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/A  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/subState_0_RNIL7F71\[0\]/C  GS_Readout_0/subState_0_RNIL7F71\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/C  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/B  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[6\]/CLK  Timekeeper_0/milliseconds\[6\]/Q  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/C  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[4\]/B  General_Controller_0/uc_rx_state_RNICTP43\[4\]/Y  General_Controller_0/uc_rx_state_RNI795G6_0\[3\]/C  General_Controller_0/uc_rx_state_RNI795G6_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/A  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/A  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/B  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_tx_state_RNO_0\[16\]/A  General_Controller_0/uc_tx_state_RNO_0\[16\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/A  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/B  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIBBB82/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/A  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/B  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/B  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/A  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/un3_s_vector_I_10/C  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/A  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/B  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_13/C  GS_Readout_0/un3_s_vector_I_13/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/B  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/state_RNI2A5S3\[4\]/A  GS_Readout_0/state_RNI2A5S3\[4\]/Y  GS_Readout_0/send_RNO_3\[2\]/C  GS_Readout_0/send_RNO_3\[2\]/Y  GS_Readout_0/send_RNO_1\[2\]/C  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNO\[18\]/B  Timekeeper_0/milliseconds_RNO\[18\]/Y  Timekeeper_0/milliseconds\[18\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/S  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/A  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_0\[0\]/C  GS_Readout_0/send_RNO_0\[0\]/Y  GS_Readout_0/send_RNO\[0\]/A  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/S  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/B  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/C  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[7\]/CLK  General_Controller_0/state_seconds\[7\]/Q  General_Controller_0/state_seconds_RNI42CV1\[7\]/A  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/S  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNO\[13\]/B  General_Controller_0/state_seconds_RNO\[13\]/Y  General_Controller_0/state_seconds\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNIT52G\[6\]/B  General_Controller_0/uc_tx_state_RNIT52G\[6\]/Y  General_Controller_0/uc_tx_state_RNIK5401\[3\]/B  General_Controller_0/uc_tx_state_RNIK5401\[3\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/A  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/A  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/send_RNO_9\[1\]/A  GS_Readout_0/send_RNO_9\[1\]/Y  GS_Readout_0/send_RNO_7\[1\]/A  GS_Readout_0/send_RNO_7\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/A  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/send_RNO_7\[2\]/C  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[3\]/CLK  General_Controller_0/constant_bias_probe_id\[3\]/Q  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/B  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/B  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/state_RNI2A5S3\[4\]/A  GS_Readout_0/state_RNI2A5S3\[4\]/Y  GS_Readout_0/state_RNINJQBD\[4\]/C  GS_Readout_0/state_RNINJQBD\[4\]/Y  GS_Readout_0/send_RNO_0\[0\]/B  GS_Readout_0/send_RNO_0\[0\]/Y  GS_Readout_0/send_RNO\[0\]/A  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/Y  General_Controller_0/uc_tx_state_RNI705N9\[15\]/B  General_Controller_0/uc_tx_state_RNI705N9\[15\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/B  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_8/A  Data_Saving_0/FPGA_Buffer_0/INV_8/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32/B  Data_Saving_0/FPGA_Buffer_0/XOR2_32/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/A  Data_Saving_0/FPGA_Buffer_0/XOR2_32_RNI8GC92/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_4/A  Data_Saving_0/FPGA_Buffer_0/OR2A_4/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/A  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/A  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_rx_state_RNIDOVP\[4\]/A  General_Controller_0/uc_rx_state_RNIDOVP\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[4\]/A  General_Controller_0/uc_rx_state_RNICTP43\[4\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/C  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNI7MTT\[3\]/B  General_Controller_0/uc_rx_substate_RNI7MTT\[3\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/A  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/A  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/send_RNO_6\[2\]/A  GS_Readout_0/send_RNO_6\[2\]/Y  GS_Readout_0/send_RNO_3\[2\]/A  GS_Readout_0/send_RNO_3\[2\]/Y  GS_Readout_0/send_RNO_1\[2\]/C  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32_0/A  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIERE32_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/C  Data_Saving_0/FPGA_Buffer_0/INV_4_RNIPLCC9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/C  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/B  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/B  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/S  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIJ1563\[3\]/B  General_Controller_0/uc_rx_state_RNIJ1563\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/B  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/send_RNO_7\[1\]/B  GS_Readout_0/send_RNO_7\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/A  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[2\]/CLK  General_Controller_0/constant_bias_probe_id\[2\]/Q  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/A  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/B  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/A  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/un3_s_vector_I_9/B  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/B  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[6\]/CLK  General_Controller_0/uc_tx_state\[6\]/Q  General_Controller_0/uc_tx_state_RNIT52G\[6\]/A  General_Controller_0/uc_tx_state_RNIT52G\[6\]/Y  General_Controller_0/uc_tx_state_RNIK5401\[3\]/B  General_Controller_0/uc_tx_state_RNIK5401\[3\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/A  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNIK16Q1\[0\]/A  GS_Readout_0/subState_RNIK16Q1\[0\]/Y  GS_Readout_0/state_RNI83O32\[1\]/B  GS_Readout_0/state_RNI83O32\[1\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/B  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/A  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/B  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/send_RNO\[4\]/A  GS_Readout_0/send_RNO\[4\]/Y  GS_Readout_0/send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/B  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNIDA3O\[6\]/C  General_Controller_0/uc_tx_state_RNIDA3O\[6\]/Y  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/B  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/B  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/B  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNO\[17\]/A  Timekeeper_0/milliseconds_RNO\[17\]/Y  Timekeeper_0/milliseconds\[17\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/send_RNO_8\[2\]/B  GS_Readout_0/send_RNO_8\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/B  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[4\]/CLK  General_Controller_0/constant_bias_probe_id\[4\]/Q  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/C  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/A  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/state_RNINJQBD\[4\]/A  GS_Readout_0/state_RNINJQBD\[4\]/Y  GS_Readout_0/send_RNO_6\[1\]/B  GS_Readout_0/send_RNO_6\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/B  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNICI358\[0\]/B  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/B  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/Y  GS_Readout_0/subState_RNIK16Q1\[0\]/B  GS_Readout_0/subState_RNIK16Q1\[0\]/Y  GS_Readout_0/state_RNI83O32\[1\]/B  GS_Readout_0/state_RNI83O32\[1\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/B  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[7\]/CLK  General_Controller_0/uc_tx_state\[7\]/Q  General_Controller_0/uc_tx_state_RNIDA3O\[6\]/B  General_Controller_0/uc_tx_state_RNIDA3O\[6\]/Y  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/B  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/B  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[3\]/CLK  General_Controller_0/uc_tx_state\[3\]/Q  General_Controller_0/uc_tx_state_RNINV1G\[3\]/A  General_Controller_0/uc_tx_state_RNINV1G\[3\]/Y  General_Controller_0/uc_tx_state_RNIK5401\[3\]/A  General_Controller_0/uc_tx_state_RNIK5401\[3\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/A  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/A  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNI303O\[1\]/B  General_Controller_0/uc_tx_state_RNI303O\[1\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/B  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_49/A  Data_Saving_0/FPGA_Buffer_0/XOR2_49/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNIERE32/B  Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNIERE32/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNIFC3TD/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIVF6I\[0\]/A  General_Controller_0/uc_rx_state_RNIVF6I\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/B  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/C  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/B  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/B  General_Controller_0/uc_rx_state_0_RNI4N4BB2\[1\]/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/B  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/A  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/send_RNO_9\[1\]/B  GS_Readout_0/send_RNO_9\[1\]/Y  GS_Readout_0/send_RNO_7\[1\]/A  GS_Readout_0/send_RNO_7\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/A  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/A  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/A  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/A  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[5\]/CLK  General_Controller_0/constant_bias_probe_id\[5\]/Q  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/B  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/send_RNO_3\[2\]/B  GS_Readout_0/send_RNO_3\[2\]/Y  GS_Readout_0/send_RNO_1\[2\]/C  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[0\]/B  General_Controller_0/uc_rx_state_RNI2BPK\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[3\]/C  General_Controller_0/uc_rx_state_RNI795G6\[3\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/B  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_34/A  Data_Saving_0/FPGA_Buffer_0/AND2_34/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/C  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[5\]/CLK  Timing_0/m_count\[5\]/Q  Timing_0/m_count_RNIB3KJ\[2\]/B  Timing_0/m_count_RNIB3KJ\[2\]/Y  Timing_0/m_count_RNISC871\[7\]/B  Timing_0/m_count_RNISC871\[7\]/Y  Timing_0/m_count_RNICDGE2\[1\]/B  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIBG731\[2\]/A  General_Controller_0/uc_rx_state_0_RNIBG731\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/B  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[6\]/CLK  General_Controller_0/uc_tx_state\[6\]/Q  General_Controller_0/uc_tx_state_RNIDA3O\[6\]/A  General_Controller_0/uc_tx_state_RNIDA3O\[6\]/Y  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/B  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/B  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/B  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/state_RNIJ1C5H\[5\]/B  GS_Readout_0/state_RNIJ1C5H\[5\]/Y  GS_Readout_0/send_RNO\[6\]/B  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[7\]/CLK  General_Controller_0/uc_tx_state\[7\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[7\]/B  General_Controller_0/uc_tx_state_RNIP12G\[7\]/Y  General_Controller_0/uc_tx_state_RNI303O\[1\]/A  General_Controller_0/uc_tx_state_RNI303O\[1\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/B  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/C  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_6/A  Data_Saving_0/FPGA_Buffer_0/INV_6/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[0\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[0\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_61/A  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIBG731\[2\]/B  General_Controller_0/uc_rx_state_0_RNIBG731\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/B  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[1\]/CLK  General_Controller_0/constant_bias_probe_id\[1\]/Q  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/C  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[3\]/CLK  General_Controller_0/uc_tx_state\[3\]/Q  General_Controller_0/uc_tx_state_RNILT1G\[3\]/A  General_Controller_0/uc_tx_state_RNILT1G\[3\]/Y  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/B  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/A  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/send_RNO_7\[2\]/A  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/C  General_Controller_0/uc_tx_state_RNIQCBN2_0\[8\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/A  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/B  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[2\]/CLK  Timing_0/m_count\[2\]/Q  Timing_0/m_count_RNIB3KJ\[2\]/A  Timing_0/m_count_RNIB3KJ\[2\]/Y  Timing_0/m_count_RNISC871\[7\]/B  Timing_0/m_count_RNISC871\[7\]/Y  Timing_0/m_count_RNICDGE2\[1\]/B  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNIBG731\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBG731\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/B  General_Controller_0/uc_rx_state_0_RNIN5H54\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/B  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/state_RNILV684\[1\]/C  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_2\[0\]/C  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/S  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/A  General_Controller_0/uc_rx_state_0_RNI4CS11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/B  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/A  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/A  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/C  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/subState_RNID6II3\[0\]/S  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI7MTT\[3\]/A  General_Controller_0/uc_rx_substate_RNI7MTT\[3\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/A  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_wait\[31\]/CLK  General_Controller_0/sweep_table_read_wait\[31\]/Q  General_Controller_0/sweep_table_read_wait_RNI76CE\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI76CE\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/B  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/send_RNO_6\[2\]/B  GS_Readout_0/send_RNO_6\[2\]/Y  GS_Readout_0/send_RNO_3\[2\]/A  GS_Readout_0/send_RNO_3\[2\]/Y  GS_Readout_0/send_RNO_1\[2\]/C  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_3/A  Data_Saving_0/FPGA_Buffer_0/XOR2_3/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/A  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/C  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_6/A  Data_Saving_0/FPGA_Buffer_0/INV_6/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[8\]/CLK  General_Controller_0/state_seconds\[8\]/Q  General_Controller_0/state_seconds_RNI1N972\[8\]/A  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/A  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/A  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/A  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/C  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/A  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/A  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/uc_rx_substate_RNO\[2\]/A  General_Controller_0/uc_rx_substate_RNO\[2\]/Y  General_Controller_0/uc_rx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_5/B  Data_Saving_0/FPGA_Buffer_0/AO1_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[0\]/CLK  Timing_0/m_count\[0\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/B  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNO\[12\]/B  General_Controller_0/state_seconds_RNO\[12\]/Y  General_Controller_0/state_seconds\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_6/A  Data_Saving_0/FPGA_Buffer_0/INV_6/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_48/A  Data_Saving_0/FPGA_Buffer_0/XOR2_48/Y  Data_Saving_0/FPGA_Buffer_0/AND2_10/B  Data_Saving_0/FPGA_Buffer_0/AND2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52/B  Data_Saving_0/FPGA_Buffer_0/AND2_52/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/B  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/B  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/send_RNO_2\[3\]/B  GS_Readout_0/send_RNO_2\[3\]/Y  GS_Readout_0/send_RNO\[3\]/C  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/send_RNO_8\[1\]/A  GS_Readout_0/send_RNO_8\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/B  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_8/B  GS_Readout_0/un3_s_vector_I_8/Y  GS_Readout_0/un3_s_vector_I_9/A  GS_Readout_0/un3_s_vector_I_9/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/S  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/A  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_58/A  Data_Saving_0/FPGA_Buffer_0/XOR2_58/Y  Data_Saving_0/FPGA_Buffer_0/AND2_16/B  Data_Saving_0/FPGA_Buffer_0/AND2_16/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52/A  Data_Saving_0/FPGA_Buffer_0/AND2_52/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/B  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/C  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/A  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[8\]/CLK  Timekeeper_0/milliseconds\[8\]/Q  Timekeeper_0/milliseconds_RNIABE02\[8\]/C  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[7\]/CLK  Timekeeper_0/milliseconds\[7\]/Q  Timekeeper_0/milliseconds_RNIABE02\[8\]/A  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_15/A  Data_Saving_0/FPGA_Buffer_0/AND2_15/Y  Data_Saving_0/FPGA_Buffer_0/AO1_32/B  Data_Saving_0/FPGA_Buffer_0/AO1_32/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/C  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/C  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNII1NG\[0\]/S  GS_Readout_0/subState_0_RNII1NG\[0\]/Y  GS_Readout_0/subState_0_RNID8IN\[0\]/A  GS_Readout_0/subState_0_RNID8IN\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/B  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/send_RNO_4\[2\]/A  GS_Readout_0/send_RNO_4\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/A  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_45/A  Data_Saving_0/FPGA_Buffer_0/AND2_45/Y  Data_Saving_0/FPGA_Buffer_0/AO1_32/C  Data_Saving_0/FPGA_Buffer_0/AO1_32/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/C  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_0/A  Data_Saving_0/FPGA_Buffer_0/XOR2_0/Y  Data_Saving_0/FPGA_Buffer_0/AND2_10/A  Data_Saving_0/FPGA_Buffer_0/AND2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52/B  Data_Saving_0/FPGA_Buffer_0/AND2_52/Y  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/B  Data_Saving_0/FPGA_Buffer_0/AND2_52_RNISMD62/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/B  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/C  General_Controller_0/uc_rx_state_0_RNI3HMC3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/B  General_Controller_0/uc_rx_state_0_RNIUS1O6\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/C  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_tx_state_RNO_0\[13\]/B  General_Controller_0/uc_tx_state_RNO_0\[13\]/Y  General_Controller_0/uc_tx_state_RNO\[13\]/B  General_Controller_0/uc_tx_state_RNO\[13\]/Y  General_Controller_0/uc_tx_state\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[0\]/CLK  General_Controller_0/constant_bias_probe_id\[0\]/Q  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/A  General_Controller_0/constant_bias_probe_id_RNIACO5\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIN9QG\[0\]/S  GS_Readout_0/subState_0_RNIN9QG\[0\]/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/A  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIG1PG\[0\]/S  GS_Readout_0/subState_0_RNIG1PG\[0\]/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/B  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI9V695\[13\]/C  General_Controller_0/uc_tx_state_RNI9V695\[13\]/Y  General_Controller_0/uc_tx_state_RNIBP338\[13\]/B  General_Controller_0/uc_tx_state_RNIBP338\[13\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/A  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIGVMG\[0\]/S  GS_Readout_0/subState_0_RNIGVMG\[0\]/Y  GS_Readout_0/subState_0_RNIB6IN\[0\]/A  GS_Readout_0/subState_0_RNIB6IN\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/B  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/A  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_6/A  Data_Saving_0/FPGA_Buffer_0/INV_6/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/B  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIN7OG\[0\]/S  GS_Readout_0/subState_0_RNIN7OG\[0\]/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/B  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_73/A  Data_Saving_0/FPGA_Buffer_0/XOR2_73/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_73_RNIA86F2/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIQNFA5_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/C  Data_Saving_0/FPGA_Buffer_0/INV_6_RNI3S2IO/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/A  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/A  General_Controller_0/uc_tx_substate_RNIIEKU4\[1\]/Y  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/A  General_Controller_0/uc_tx_substate_RNI4T8T9\[1\]/Y  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/C  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_wen_RNO/A  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNIBBCIG/Y  Data_Saving_0/FPGA_Buffer_0/OR2A_1/A  Data_Saving_0/FPGA_Buffer_0/OR2A_1/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/C  Data_Saving_0/FPGA_Buffer_0/NAND3A_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_4/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/un3_s_vector_I_11/A  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIL7QG\[0\]/S  GS_Readout_0/subState_0_RNIL7QG\[0\]/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/A  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_1/A  Data_Saving_0/FPGA_Buffer_0/XOR2_1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_32/A  Data_Saving_0/FPGA_Buffer_0/AO1_32/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/C  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_1/A  Data_Saving_0/FPGA_Buffer_0/XOR2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_19/B  Data_Saving_0/FPGA_Buffer_0/AND2_19/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/A  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4_0\[4\]/B  General_Controller_0/uc_rx_state_RNIOFAQ4_0\[4\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/C  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_4\[2\]/B  General_Controller_0/uc_send_RNO_4\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/A  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/B  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/C  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNO\[16\]/B  Timekeeper_0/milliseconds_RNO\[16\]/Y  Timekeeper_0/milliseconds\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_0\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/C  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/A  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/A  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/C  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state_0\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/B  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_tx_state\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_0/A  Data_Saving_0/FPGA_Buffer_0/XOR2_0/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_0_RNIGJDQ2/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/B  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/B  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNII3PG\[0\]/S  GS_Readout_0/subState_0_RNII3PG\[0\]/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/B  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_31/B  Timing_0/un1_s_count_I_31/Y  Timing_0/s_count_RNO\[6\]/A  Timing_0/s_count_RNO\[6\]/Y  Timing_0/s_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/A  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/Y  General_Controller_0/uc_tx_state_RNIU85IR\[8\]/A  General_Controller_0/uc_tx_state_RNIU85IR\[8\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/B  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/B  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIHPAR\[3\]/B  General_Controller_0/uc_rx_state_RNIHPAR\[3\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[3\]/A  General_Controller_0/uc_rx_state_RNI795G6\[3\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/B  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/A  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/C  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIK3NG\[0\]/S  GS_Readout_0/subState_0_RNIK3NG\[0\]/Y  GS_Readout_0/subState_0_RNIFAIN\[0\]/A  GS_Readout_0/subState_0_RNIFAIN\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/B  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_6/A  Data_Saving_0/FPGA_Buffer_0/XOR2_6/Y  Data_Saving_0/FPGA_Buffer_0/AND2_19/A  Data_Saving_0/FPGA_Buffer_0/AND2_19/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/A  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIAHVH\[0\]/S  GS_Readout_0/subState_RNIAHVH\[0\]/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/A  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_state_RNIVF6I\[0\]/B  General_Controller_0/uc_rx_state_RNIVF6I\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/B  General_Controller_0/uc_rx_state_0_RNIKDHD1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/C  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_4\[1\]/A  General_Controller_0/uc_send_RNO_4\[1\]/Y  General_Controller_0/uc_send_RNO_1\[1\]/A  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/C  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/C  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state_0\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_wait\[30\]/CLK  General_Controller_0/sweep_table_read_wait\[30\]/Q  General_Controller_0/sweep_table_read_wait_RNI76CE\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI76CE\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/Y  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/B  General_Controller_0/uc_rx_substate_RNI4LQE7\[1\]/Y  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/A  General_Controller_0/uc_rx_substate_RNI0SBF8\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/B  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_43/A  Timing_0/un1_s_count_I_43/Y  Timing_0/un1_s_count_I_28/B  Timing_0/un1_s_count_I_28/Y  Timing_0/s_count_RNO\[5\]/A  Timing_0/s_count_RNO\[5\]/Y  Timing_0/s_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/un3_s_vector_I_12/B  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/B  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/A  GS_Readout_0/s_vector_m_i_a2_0_0\[60\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/C  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/A  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/un1_sweep_table_write_wait_1_I_1/B  General_Controller_0/un1_sweep_table_write_wait_1_I_1/Y  General_Controller_0/un1_sweep_table_write_wait_1_I_10/B  General_Controller_0/un1_sweep_table_write_wait_1_I_10/Y  General_Controller_0/sweep_table_write_wait_RNO\[1\]/A  General_Controller_0/sweep_table_write_wait_RNO\[1\]/Y  General_Controller_0/sweep_table_write_wait\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/C  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/S  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/C  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/S  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/C  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/S  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/C  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/S  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/C  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/S  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/S  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/S  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/S  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/S  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/S  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/S  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/S  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/C  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/A  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/S  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIP8EO3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHUITA\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/A  General_Controller_0/uc_rx_state_0_RNI5JBCO\[0\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/A  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIETMG\[0\]/S  GS_Readout_0/subState_0_RNIETMG\[0\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/A  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_state_RNIEO6L2\[0\]/B  General_Controller_0/uc_rx_state_RNIEO6L2\[0\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/C  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_4/A  Data_Saving_0/FPGA_Buffer_0/INV_4/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_21/B  Data_Saving_0/FPGA_Buffer_0/XOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/A  Data_Saving_0/FPGA_Buffer_0/XOR2_21_RNIS6S95/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_22/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_22/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[13\]/CLK  General_Controller_0/uc_tx_state\[13\]/Q  General_Controller_0/uc_tx_state_RNI678O2\[13\]/A  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/C  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/A  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/S  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_substate_cnst_1_0__m3_e/A  General_Controller_0/uc_tx_substate_cnst_1_0__m3_e/Y  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/B  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/B  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/state_RNILV684\[1\]/C  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_1\[1\]/C  GS_Readout_0/send_RNO_1\[1\]/Y  GS_Readout_0/send_RNO\[1\]/B  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[4\]/CLK  Timing_0/m_count\[4\]/Q  Timing_0/m_count_RNIG0871\[1\]/A  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIIVKG\[0\]/S  GS_Readout_0/subState_0_RNIIVKG\[0\]/Y  GS_Readout_0/subState_0_RNIL7F71\[0\]/A  GS_Readout_0/subState_0_RNIL7F71\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/C  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/C  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/B  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/Y  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/A  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[4\]/CLK  General_Controller_0/uc_rx_substate\[4\]/Q  General_Controller_0/uc_rx_substate_RNIOESC1\[4\]/A  General_Controller_0/uc_rx_substate_RNIOESC1\[4\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2\[3\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/A  General_Controller_0/uc_rx_state_RNI9PRS9\[3\]/Y  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/B  General_Controller_0/uc_rx_state_RNIEC7921\[3\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/B  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIHPAR\[3\]/B  General_Controller_0/uc_rx_state_RNIHPAR\[3\]/Y  General_Controller_0/uc_rx_state_RNI795G6_0\[3\]/A  General_Controller_0/uc_rx_state_RNI795G6_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/A  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/un3_s_vector_I_13/B  GS_Readout_0/un3_s_vector_I_13/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/B  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_9\[2\]/A  GS_Readout_0/send_RNO_9\[2\]/Y  GS_Readout_0/send_RNO_6\[2\]/C  GS_Readout_0/send_RNO_6\[2\]/Y  GS_Readout_0/send_RNO_3\[2\]/A  GS_Readout_0/send_RNO_3\[2\]/Y  GS_Readout_0/send_RNO_1\[2\]/C  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_55/B  Data_Saving_0/FPGA_Buffer_0/XOR2_55/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[8\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/B  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_30/B  Data_Saving_0/FPGA_Buffer_0/XOR2_30/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[9\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/un3_s_vector_I_13/A  GS_Readout_0/un3_s_vector_I_13/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/B  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/subState_RNIF8112\[0\]/A  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNI898O2\[15\]/A  General_Controller_0/uc_tx_state_RNI898O2\[15\]/Y  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/A  General_Controller_0/uc_tx_state_RNIGIGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/B  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/A  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_0/A  Data_Saving_0/FPGA_Buffer_0/INV_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_1/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNISU8L2_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/A  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNO\[15\]/A  Timekeeper_0/milliseconds_RNO\[15\]/Y  Timekeeper_0/milliseconds\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNII0869\[0\]/B  GS_Readout_0/subState_RNII0869\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/B  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIP2OR\[0\]/C  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/state_RNILNTKH\[4\]/A  GS_Readout_0/state_RNILNTKH\[4\]/Y  GS_Readout_0/send_RNO_1\[2\]/A  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/B  General_Controller_0/uc_tx_substate_RNIUPBU5\[4\]/Y  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/B  General_Controller_0/uc_tx_state_RNIO6NL8\[8\]/Y  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/C  General_Controller_0/uc_tx_state_RNIPJRCE\[1\]/Y  General_Controller_0/uc_tx_state_RNIU85IR\[8\]/B  General_Controller_0/uc_tx_state_RNIU85IR\[8\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/B  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/B  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/B  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/B  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/A  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNIF8112_0\[0\]/B  GS_Readout_0/subState_RNIF8112_0\[0\]/Y  GS_Readout_0/state_RNILV684\[1\]/B  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_2\[0\]/C  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_3/A  Data_Saving_0/FPGA_Buffer_0/AND2_3/Y  Data_Saving_0/FPGA_Buffer_0/AO1_10/B  Data_Saving_0/FPGA_Buffer_0/AO1_10/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/B  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIL5OG\[0\]/S  GS_Readout_0/subState_0_RNIL5OG\[0\]/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/B  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_48/A  Data_Saving_0/FPGA_Buffer_0/AND2_48/Y  Data_Saving_0/FPGA_Buffer_0/AO1_6/B  Data_Saving_0/FPGA_Buffer_0/AO1_6/Y  Data_Saving_0/FPGA_Buffer_0/AO1_37/B  Data_Saving_0/FPGA_Buffer_0/AO1_37/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/subState_0_RNIJ5QG\[0\]/S  GS_Readout_0/subState_0_RNIJ5QG\[0\]/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/A  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_1/A  Data_Saving_0/FPGA_Buffer_0/AND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_38/B  Data_Saving_0/FPGA_Buffer_0/AO1_38/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/C  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_13/A  Data_Saving_0/FPGA_Buffer_0/AND2_13/Y  Data_Saving_0/FPGA_Buffer_0/AO1_10/C  Data_Saving_0/FPGA_Buffer_0/AO1_10/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/B  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_50/A  Data_Saving_0/FPGA_Buffer_0/AND2_50/Y  Data_Saving_0/FPGA_Buffer_0/AO1_7/B  Data_Saving_0/FPGA_Buffer_0/AO1_7/Y  Data_Saving_0/FPGA_Buffer_0/AO1_37/C  Data_Saving_0/FPGA_Buffer_0/AO1_37/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/B  GS_Readout_0/gethalfbyte.un8_s_vector_291_1/Y  GS_Readout_0/subState_RNIMVNR\[0\]/B  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/send_RNO_0\[3\]/A  GS_Readout_0/send_RNO_0\[3\]/Y  GS_Readout_0/send_RNO\[3\]/A  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNIT52G\[6\]/B  General_Controller_0/uc_tx_state_RNIT52G\[6\]/Y  General_Controller_0/uc_tx_state_RNIG1401\[0\]/B  General_Controller_0/uc_tx_state_RNIG1401\[0\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/B  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_30/A  Data_Saving_0/FPGA_Buffer_0/AND2_30/Y  Data_Saving_0/FPGA_Buffer_0/AO1_38/C  Data_Saving_0/FPGA_Buffer_0/AO1_38/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/C  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3_0\[0\]/Y  General_Controller_0/uc_tx_state_RNO_1\[16\]/C  General_Controller_0/uc_tx_state_RNO_1\[16\]/Y  General_Controller_0/uc_tx_state_RNO_0\[16\]/B  General_Controller_0/uc_tx_state_RNO_0\[16\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/A  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_12/A  Data_Saving_0/FPGA_Buffer_0/AND2_12/Y  Data_Saving_0/FPGA_Buffer_0/AO1_7/C  Data_Saving_0/FPGA_Buffer_0/AO1_7/Y  Data_Saving_0/FPGA_Buffer_0/AO1_37/C  Data_Saving_0/FPGA_Buffer_0/AO1_37/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[9\]/CLK  General_Controller_0/state_seconds\[9\]/Q  General_Controller_0/state_seconds_RNIVC7F2\[9\]/A  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[6\]/CLK  Timing_0/m_count\[6\]/Q  Timing_0/m_count_RNISC871\[7\]/A  Timing_0/m_count_RNISC871\[7\]/Y  Timing_0/m_count_RNICDGE2\[1\]/B  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_48/A  Data_Saving_0/FPGA_Buffer_0/XOR2_48/Y  Data_Saving_0/FPGA_Buffer_0/AND2_10/B  Data_Saving_0/FPGA_Buffer_0/AND2_10/Y  Data_Saving_0/FPGA_Buffer_0/AO1_37/A  Data_Saving_0/FPGA_Buffer_0/AO1_37/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIH2431\[1\]/B  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/C  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNI55HK2\[10\]/B  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNO\[11\]/B  General_Controller_0/state_seconds_RNO\[11\]/Y  General_Controller_0/state_seconds\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_2/Y  Data_Saving_0/FPGA_Buffer_0/AO1_38/A  Data_Saving_0/FPGA_Buffer_0/AO1_38/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/C  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/m_count_RNIG0871\[1\]/C  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_48/A  Data_Saving_0/FPGA_Buffer_0/XOR2_48/Y  Data_Saving_0/FPGA_Buffer_0/AO1_7/A  Data_Saving_0/FPGA_Buffer_0/AO1_7/Y  Data_Saving_0/FPGA_Buffer_0/AO1_37/C  Data_Saving_0/FPGA_Buffer_0/AO1_37/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/C  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/send_RNO_3\[1\]/C  GS_Readout_0/send_RNO_3\[1\]/Y  GS_Readout_0/send_RNO_1\[1\]/A  GS_Readout_0/send_RNO_1\[1\]/Y  GS_Readout_0/send_RNO\[1\]/B  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_22/A  Data_Saving_0/FPGA_Buffer_0/XOR2_22/Y  Data_Saving_0/FPGA_Buffer_0/AO1_10/A  Data_Saving_0/FPGA_Buffer_0/AO1_10/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/B  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/uc_tx_state_RNO_1\[16\]/B  General_Controller_0/uc_tx_state_RNO_1\[16\]/Y  General_Controller_0/uc_tx_state_RNO_0\[16\]/B  General_Controller_0/uc_tx_state_RNO_0\[16\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/A  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_7_sqmuxa_3_i_a2/B  GS_Readout_0/send_7_sqmuxa_3_i_a2/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/B  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/send_RNO\[4\]/B  GS_Readout_0/send_RNO\[4\]/Y  GS_Readout_0/send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_2/A  Data_Saving_0/FPGA_Buffer_0/XOR2_2/Y  Data_Saving_0/FPGA_Buffer_0/AND2_51/B  Data_Saving_0/FPGA_Buffer_0/AND2_51/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/A  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_50/A  Data_Saving_0/FPGA_Buffer_0/AND2_50/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/A  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/B  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_52/A  Data_Saving_0/FPGA_Buffer_0/XOR2_52/Y  Data_Saving_0/FPGA_Buffer_0/AND2_51/A  Data_Saving_0/FPGA_Buffer_0/AND2_51/Y  Data_Saving_0/FPGA_Buffer_0/AO1_9/A  Data_Saving_0/FPGA_Buffer_0/AO1_9/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/C  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/Y  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/C  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_1/B  General_Controller_0/un1_sweep_table_read_wait_1_I_1/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_10/B  General_Controller_0/un1_sweep_table_read_wait_1_I_10/Y  General_Controller_0/sweep_table_read_wait_RNO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNO\[30\]/Y  General_Controller_0/sweep_table_read_wait\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI5KJV2\[2\]/A  General_Controller_0/uc_rx_state_RNI5KJV2\[2\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/A  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/A  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[4\]/A  General_Controller_0/uc_rx_state_RNICTP43_0\[4\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/A  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/A  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_22/A  Data_Saving_0/FPGA_Buffer_0/XOR2_22/Y  Data_Saving_0/FPGA_Buffer_0/AND2_17/B  Data_Saving_0/FPGA_Buffer_0/AND2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_47/A  Data_Saving_0/FPGA_Buffer_0/AND2_47/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/A  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_52/A  Data_Saving_0/FPGA_Buffer_0/XOR2_52/Y  Data_Saving_0/FPGA_Buffer_0/AND2_51/A  Data_Saving_0/FPGA_Buffer_0/AND2_51/Y  Data_Saving_0/FPGA_Buffer_0/AND2_47/B  Data_Saving_0/FPGA_Buffer_0/AND2_47/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/A  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI5KJV2\[2\]/A  General_Controller_0/uc_rx_state_RNI5KJV2\[2\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/A  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state_0\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/B  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_56/B  Data_Saving_0/FPGA_Buffer_0/XOR2_56/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[6\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/Y  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/C  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/B  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_1/A  Data_Saving_0/FPGA_Buffer_0/INV_1/Y  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/B  Data_Saving_0/FPGA_Buffer_0/INV_1_RNI41OKB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_21/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_30/A  Data_Saving_0/FPGA_Buffer_0/XOR2_30/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[9\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/B  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_66/A  Data_Saving_0/FPGA_Buffer_0/XOR2_66/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[10\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_write_wait\[0\]/CLK  General_Controller_0/sweep_table_write_wait\[0\]/Q  General_Controller_0/sweep_table_write_wait_RNIV7SS\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIV7SS\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/C  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_write_wait\[0\]/CLK  General_Controller_0/sweep_table_write_wait\[0\]/Q  General_Controller_0/sweep_table_write_wait_RNIV7SS\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIV7SS\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/B  General_Controller_0/sweep_table_write_wait_RNITHGI5\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/A  General_Controller_0/uc_rx_state_0_RNID6J08\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/A  General_Controller_0/uc_rx_state_0_RNID2VFG\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_1\[4\]/A  General_Controller_0/uc_send_RNO_1\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/B  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_1\[5\]/A  General_Controller_0/uc_send_RNO_1\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/B  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_1\[7\]/A  General_Controller_0/uc_send_RNO_1\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/B  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/A  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/C  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/send_RNO_6\[1\]/A  GS_Readout_0/send_RNO_6\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/B  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/B  General_Controller_0/uc_tx_state_RNIEGGG5\[15\]/Y  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/C  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_33/B  Timing_0/un1_s_count_I_33/Y  Timing_0/s_count_RNO\[4\]/A  Timing_0/s_count_RNO\[4\]/Y  Timing_0/s_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_17/A  Data_Saving_0/FPGA_Buffer_0/AND2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_47/A  Data_Saving_0/FPGA_Buffer_0/AND2_47/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/A  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/A  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un3_s_vector_I_6/B  GS_Readout_0/un3_s_vector_I_6/Y  GS_Readout_0/un3_s_vector_I_7/A  GS_Readout_0/un3_s_vector_I_7/Y  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/B  GS_Readout_0/gethalfbyte.un8_s_vector_1358_i_o3_0/Y  GS_Readout_0/subState_RNIF8112_0\[0\]/C  GS_Readout_0/subState_RNIF8112_0\[0\]/Y  GS_Readout_0/state_RNILV684\[1\]/B  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_2\[0\]/C  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNIK16Q1\[0\]/A  GS_Readout_0/subState_RNIK16Q1\[0\]/Y  GS_Readout_0/send_RNO_3\[0\]/B  GS_Readout_0/send_RNO_3\[0\]/Y  GS_Readout_0/send_RNO_2\[0\]/A  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[7\]/B  General_Controller_0/uc_tx_state_RNIR32G\[7\]/Y  General_Controller_0/uc_tx_state_RNIV0BDA\[7\]/A  General_Controller_0/uc_tx_state_RNIV0BDA\[7\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/B  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIG1401\[0\]/C  General_Controller_0/uc_tx_state_RNIG1401\[0\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/B  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/un1_sweep_table_write_wait_1_I_8/B  General_Controller_0/un1_sweep_table_write_wait_1_I_8/Y  General_Controller_0/sweep_table_write_wait_RNO\[0\]/A  General_Controller_0/sweep_table_write_wait_RNO\[0\]/Y  General_Controller_0/sweep_table_write_wait\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/B  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_3\[0\]/Y  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/C  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/A  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_state_RNI949N1\[2\]/B  General_Controller_0/uc_rx_state_RNI949N1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/C  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[3\]/CLK  Timing_0/s_count\[3\]/Q  Timing_0/s_count_RNIKC7H\[1\]/A  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[5\]/CLK  Timing_0/s_count\[5\]/Q  Timing_0/s_count_RNIRJ7H\[5\]/B  Timing_0/s_count_RNIRJ7H\[5\]/Y  Timing_0/s_count_RNIDUE21\[0\]/A  Timing_0/s_count_RNIDUE21\[0\]/Y  Timing_0/s_count_RNISUT42\[0\]/A  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_39/A  Data_Saving_0/FPGA_Buffer_0/XOR2_39/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/C  Data_Saving_0/FPGA_Buffer_0/XOR2_39_RNIJVA73/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/B  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIK3RG1\[2\]/B  General_Controller_0/uc_rx_state_0_RNIK3RG1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/C  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/subState_RNIR6R6_0\[0\]/A  GS_Readout_0/subState_RNIR6R6_0\[0\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/A  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/B  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state_0\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_substate_RNIAQSH3\[1\]/A  General_Controller_0/uc_rx_substate_RNIAQSH3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/B  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/A  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_write_wait\[1\]/CLK  General_Controller_0/sweep_table_write_wait\[1\]/Q  General_Controller_0/sweep_table_write_wait_RNIV7SS\[1\]/B  General_Controller_0/sweep_table_write_wait_RNIV7SS\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/C  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/C  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNIG1401\[0\]/A  General_Controller_0/uc_tx_state_RNIG1401\[0\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/B  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[3\]/CLK  General_Controller_0/constant_bias_probe_id\[3\]/Q  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/B  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/A  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/C  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/C  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/C  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/C  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/C  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/C  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/C  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_count\[6\]/CLK  Timing_0/s_count\[6\]/Q  Timing_0/s_count_RNIRJ7H\[5\]/A  Timing_0/s_count_RNIRJ7H\[5\]/Y  Timing_0/s_count_RNIDUE21\[0\]/A  Timing_0/s_count_RNIDUE21\[0\]/Y  Timing_0/s_count_RNISUT42\[0\]/A  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[10\]/CLK  Timekeeper_0/milliseconds\[10\]/Q  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/C  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIL0TV\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL0TV\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/B  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/B  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/B  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/Y  General_Controller_0/uc_tx_state_RNI705N9\[15\]/A  General_Controller_0/uc_tx_state_RNI705N9\[15\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/B  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/B  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_16/A  Data_Saving_0/FPGA_Buffer_0/XOR2_16/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[7\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/B  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[6\]/B  General_Controller_0/uc_tx_state_RNO\[6\]/Y  General_Controller_0/uc_tx_state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/B  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[4\]/B  General_Controller_0/uc_tx_state_RNO\[4\]/Y  General_Controller_0/uc_tx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/B  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[3\]/B  General_Controller_0/uc_tx_state_RNO\[3\]/Y  General_Controller_0/uc_tx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNI2TCU2\[2\]/B  General_Controller_0/uc_rx_prev_state_RNI2TCU2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIVIJF5\[16\]/B  General_Controller_0/uc_tx_state_RNIVIJF5\[16\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/C  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_16/B  Data_Saving_0/FPGA_Buffer_0/XOR2_16/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[7\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_36/B  Data_Saving_0/FPGA_Buffer_0/AO1_36/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI9V695\[13\]/C  General_Controller_0/uc_tx_state_RNI9V695\[13\]/Y  General_Controller_0/uc_tx_state_RNO_1\[16\]/A  General_Controller_0/uc_tx_state_RNO_1\[16\]/Y  General_Controller_0/uc_tx_state_RNO_0\[16\]/B  General_Controller_0/uc_tx_state_RNO_0\[16\]/Y  General_Controller_0/uc_tx_state_RNO\[16\]/A  General_Controller_0/uc_tx_state_RNO\[16\]/Y  General_Controller_0/uc_tx_state\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[4\]/S  General_Controller_0/uc_send_RNO_1\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/B  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[0\]/S  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[1\]/S  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/S  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[3\]/S  General_Controller_0/uc_send_RNO_1\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/B  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[5\]/S  General_Controller_0/uc_send_RNO_1\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/B  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[6\]/S  General_Controller_0/uc_send_RNO_1\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/B  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/C  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[7\]/S  General_Controller_0/uc_send_RNO_1\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/B  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIER7J3\[3\]/A  General_Controller_0/uc_rx_state_RNIER7J3\[3\]/Y  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/A  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/B  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/A  General_Controller_0/uc_rx_state_RNIAI0G2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIJ53N3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIJ53N3\[0\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/A  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/B  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/B  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_4\[0\]/B  GS_Readout_0/send_RNO_4\[0\]/Y  GS_Readout_0/send_RNO_2\[0\]/B  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/B  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/C  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNO\[14\]/B  Timekeeper_0/milliseconds_RNO\[14\]/Y  Timekeeper_0/milliseconds\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/A  General_Controller_0/uc_tx_state_RNIOJL2B\[15\]/Y  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/A  General_Controller_0/uc_tx_state_RNI7GS6S\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/A  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/C  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJE7H\[1\]/B  General_Controller_0/uc_rx_byte_RNIJE7H\[1\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/C  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[42\]/CLK  General_Controller_0/status_bits_1\[42\]/Q  GS_Readout_0/subState_0_RNII1NG\[0\]/A  GS_Readout_0/subState_0_RNII1NG\[0\]/Y  GS_Readout_0/subState_0_RNID8IN\[0\]/A  GS_Readout_0/subState_0_RNID8IN\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/B  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_45/A  Timing_0/un1_s_count_I_45/Y  Timing_0/un1_s_count_I_27/B  Timing_0/un1_s_count_I_27/Y  Timing_0/s_count_RNO\[3\]/A  Timing_0/s_count_RNO\[3\]/Y  Timing_0/s_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[1\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[1\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/A  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[46\]/CLK  General_Controller_0/status_bits_1\[46\]/Q  GS_Readout_0/subState_0_RNII1NG\[0\]/B  GS_Readout_0/subState_0_RNII1NG\[0\]/Y  GS_Readout_0/subState_0_RNID8IN\[0\]/A  GS_Readout_0/subState_0_RNID8IN\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/B  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIR6R6_0\[0\]/B  GS_Readout_0/subState_RNIR6R6_0\[0\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/A  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[58\]/CLK  General_Controller_0/status_bits_1\[58\]/Q  GS_Readout_0/subState_0_RNIN9QG\[0\]/A  GS_Readout_0/subState_0_RNIN9QG\[0\]/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/A  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/B  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/B  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[50\]/CLK  General_Controller_0/status_bits_1\[50\]/Q  GS_Readout_0/subState_0_RNIG1PG\[0\]/A  GS_Readout_0/subState_0_RNIG1PG\[0\]/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/B  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[62\]/CLK  General_Controller_0/status_bits_1\[62\]/Q  GS_Readout_0/subState_0_RNIN9QG\[0\]/B  GS_Readout_0/subState_0_RNIN9QG\[0\]/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/A  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[54\]/CLK  General_Controller_0/status_bits_1\[54\]/Q  GS_Readout_0/subState_0_RNIG1PG\[0\]/B  GS_Readout_0/subState_0_RNIG1PG\[0\]/Y  GS_Readout_0/subState_0_RNI2IE81\[0\]/B  GS_Readout_0/subState_0_RNI2IE81\[0\]/Y  GS_Readout_0/subState_0_RNI9M9A2\[0\]/A  GS_Readout_0/subState_0_RNI9M9A2\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/A  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[41\]/CLK  General_Controller_0/status_bits_1\[41\]/Q  GS_Readout_0/subState_0_RNIGVMG\[0\]/A  GS_Readout_0/subState_0_RNIGVMG\[0\]/Y  GS_Readout_0/subState_0_RNIB6IN\[0\]/A  GS_Readout_0/subState_0_RNIB6IN\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/B  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/subState_RNI029A\[4\]/B  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[45\]/CLK  General_Controller_0/status_bits_1\[45\]/Q  GS_Readout_0/subState_0_RNIGVMG\[0\]/B  GS_Readout_0/subState_0_RNIGVMG\[0\]/Y  GS_Readout_0/subState_0_RNIB6IN\[0\]/A  GS_Readout_0/subState_0_RNIB6IN\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/B  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_4\[2\]/B  GS_Readout_0/send_RNO_4\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/A  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[7\]/CLK  Timing_0/m_count\[7\]/Q  Timing_0/m_count_RNISC871\[7\]/C  Timing_0/m_count_RNISC871\[7\]/Y  Timing_0/m_count_RNICDGE2\[1\]/B  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/B  General_Controller_0/uc_tx_state_RNIDAIU2\[7\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/A  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[57\]/CLK  General_Controller_0/status_bits_1\[57\]/Q  GS_Readout_0/subState_0_RNIL7QG\[0\]/A  GS_Readout_0/subState_0_RNIL7QG\[0\]/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/A  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[49\]/CLK  General_Controller_0/status_bits_1\[49\]/Q  GS_Readout_0/subState_0_RNIN7OG\[0\]/A  GS_Readout_0/subState_0_RNIN7OG\[0\]/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/B  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[61\]/CLK  General_Controller_0/status_bits_1\[61\]/Q  GS_Readout_0/subState_0_RNIL7QG\[0\]/B  GS_Readout_0/subState_0_RNIL7QG\[0\]/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/A  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/A  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[14\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[14\]/Y  General_Controller_0/sweep_table_sweep_cnt\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[53\]/CLK  General_Controller_0/status_bits_1\[53\]/Q  GS_Readout_0/subState_0_RNIN7OG\[0\]/B  GS_Readout_0/subState_0_RNIN7OG\[0\]/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/B  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/C  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIP2OR\[0\]/A  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/A  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_1/B  General_Controller_0/un1_sweep_table_read_wait_1_I_1/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_10/B  General_Controller_0/un1_sweep_table_read_wait_1_I_10/Y  General_Controller_0/sweep_table_read_wait_RNO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNO\[30\]/Y  General_Controller_0/sweep_table_read_wait\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_WDIFF\[0\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_WDIFF\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/C  Data_Saving_0/FPGA_Buffer_0/NOR3A_2/Y  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/A  Data_Saving_0/FPGA_Buffer_0/NAND3A_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_6/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_3/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa_RNO/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/A  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/B  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_3/A  Data_Saving_0/FPGA_Buffer_0/AND2_3/Y  Data_Saving_0/FPGA_Buffer_0/AO1_10/B  Data_Saving_0/FPGA_Buffer_0/AO1_10/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/C  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/B  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[2\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[2\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/C  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/B  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/Y  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/B  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/B  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI6B6P2\[30\]/Y  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/C  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_8/B  General_Controller_0/un1_sweep_table_read_wait_1_I_8/Y  General_Controller_0/sweep_table_read_wait_RNO\[31\]/A  General_Controller_0/sweep_table_read_wait_RNO\[31\]/Y  General_Controller_0/sweep_table_read_wait\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIO1OR\[0\]/A  GS_Readout_0/subState_RNIO1OR\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/B  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/B  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/B  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[10\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[10\]/CLK  General_Controller_0/state_seconds\[10\]/Q  General_Controller_0/state_seconds_RNI55HK2\[10\]/A  General_Controller_0/state_seconds_RNI55HK2\[10\]/Y  General_Controller_0/state_seconds_RNICUQP2\[11\]/B  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/Y  General_Controller_0/led2_RNO_0/C  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/A  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIL0TV\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL0TV\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/B  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/B  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/Y  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/B  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/B  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state_0\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_substate_RNI3OUG2\[4\]/A  General_Controller_0/uc_tx_substate_RNI3OUG2\[4\]/Y  General_Controller_0/uc_tx_state_RNI9V695\[13\]/B  General_Controller_0/uc_tx_state_RNI9V695\[13\]/Y  General_Controller_0/uc_tx_state_RNIBP338\[13\]/B  General_Controller_0/uc_tx_state_RNIBP338\[13\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/A  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/A  General_Controller_0/uc_tx_state_RNIM8BN2\[4\]/Y  General_Controller_0/uc_wen_RNO_0/C  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/C  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/C  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/A  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/A  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/A  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIOD212\[0\]/C  General_Controller_0/uc_rx_state_RNIOD212\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/C  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/B  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/A  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNIVC7F2\[9\]/B  General_Controller_0/state_seconds_RNIVC7F2\[9\]/Y  General_Controller_0/state_seconds_RNO\[10\]/B  General_Controller_0/state_seconds_RNO\[10\]/Y  General_Controller_0/state_seconds\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/C  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/C  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[4\]/CLK  Timing_0/s_count\[4\]/Q  Timing_0/s_count_RNIF0F21\[7\]/A  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/B  General_Controller_0/uc_rx_state_RNIT9DQ2\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/Y  General_Controller_0/led2_RNO/B  General_Controller_0/led2_RNO/Y  General_Controller_0/led2/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/C  General_Controller_0/uc_tx_state_RNI0DH74\[1\]/Y  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/C  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIU85IR\[8\]/C  General_Controller_0/uc_tx_state_RNIU85IR\[8\]/Y  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/B  General_Controller_0/uc_tx_state_RNI66K7U3\[8\]/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/B  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_69/B  Data_Saving_0/FPGA_Buffer_0/XOR2_69/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[5\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/C  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIU7OR2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_55/A  Data_Saving_0/FPGA_Buffer_0/XOR2_55/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[8\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/C  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/B  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/C  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_22/A  Data_Saving_0/FPGA_Buffer_0/XOR2_22/Y  Data_Saving_0/FPGA_Buffer_0/AND2_17/B  Data_Saving_0/FPGA_Buffer_0/AND2_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/A  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/B  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_40/B  Timing_0/s_time_3_I_40/Y  Timing_0/s_time\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_5/B  Data_Saving_0/FPGA_Buffer_0/AO1_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_63/B  Data_Saving_0/FPGA_Buffer_0/XOR2_63/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[4\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/C  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/C  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIMVNR\[0\]/C  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[43\]/CLK  General_Controller_0/status_bits_1\[43\]/Q  GS_Readout_0/subState_0_RNIK3NG\[0\]/A  GS_Readout_0/subState_0_RNIK3NG\[0\]/Y  GS_Readout_0/subState_0_RNIFAIN\[0\]/A  GS_Readout_0/subState_0_RNIFAIN\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/B  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[47\]/CLK  General_Controller_0/status_bits_1\[47\]/Q  GS_Readout_0/subState_0_RNIK3NG\[0\]/B  GS_Readout_0/subState_0_RNIK3NG\[0\]/Y  GS_Readout_0/subState_0_RNIFAIN\[0\]/A  GS_Readout_0/subState_0_RNIFAIN\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/B  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF_0\[1\]/B  General_Controller_0/uc_rx_state_RNIOUIF_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/C  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/A  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIOD212\[0\]/C  General_Controller_0/uc_rx_state_RNIOD212\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/C  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[40\]/CLK  General_Controller_0/status_bits_1\[40\]/Q  GS_Readout_0/subState_0_RNIETMG\[0\]/A  GS_Readout_0/subState_0_RNIETMG\[0\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/A  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[44\]/CLK  General_Controller_0/status_bits_1\[44\]/Q  GS_Readout_0/subState_0_RNIETMG\[0\]/B  GS_Readout_0/subState_0_RNIETMG\[0\]/Y  GS_Readout_0/subState_0_RNICCCE1\[0\]/A  GS_Readout_0/subState_0_RNICCCE1\[0\]/Y  GS_Readout_0/subState_0_RNIGVO12\[0\]/C  GS_Readout_0/subState_0_RNIGVO12\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/B  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[59\]/CLK  General_Controller_0/status_bits_1\[59\]/Q  GS_Readout_0/subState_RNIAHVH\[0\]/A  GS_Readout_0/subState_RNIAHVH\[0\]/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/A  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/B  General_Controller_0/uc_tx_state_RNIFCUDA\[8\]/Y  General_Controller_0/uc_tx_state_RNIND30G\[8\]/B  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/C  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[51\]/CLK  General_Controller_0/status_bits_1\[51\]/Q  GS_Readout_0/subState_0_RNII3PG\[0\]/A  GS_Readout_0/subState_0_RNII3PG\[0\]/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/B  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[63\]/CLK  General_Controller_0/status_bits_1\[63\]/Q  GS_Readout_0/subState_RNIAHVH\[0\]/B  GS_Readout_0/subState_RNIAHVH\[0\]/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/A  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNI104C3\[12\]/B  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNO\[13\]/A  Timekeeper_0/milliseconds_RNO\[13\]/Y  Timekeeper_0/milliseconds\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[55\]/CLK  General_Controller_0/status_bits_1\[55\]/Q  GS_Readout_0/subState_0_RNII3PG\[0\]/B  GS_Readout_0/subState_0_RNII3PG\[0\]/Y  GS_Readout_0/subState_0_RNINRJ91\[0\]/B  GS_Readout_0/subState_0_RNINRJ91\[0\]/Y  GS_Readout_0/subState_0_RNI02FB2\[0\]/A  GS_Readout_0/subState_0_RNI02FB2\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/A  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_2\[1\]/B  General_Controller_0/uc_rx_state_RNIRBBB3_2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/A  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIGAKB1\[4\]/B  General_Controller_0/uc_rx_prev_state_RNIGAKB1\[4\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/C  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_substate_RNIAQSH3\[1\]/B  General_Controller_0/uc_rx_substate_RNIAQSH3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/B  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/C  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/subState_RNIF8112_0\[0\]/B  GS_Readout_0/subState_RNIF8112_0\[0\]/Y  GS_Readout_0/send_RNO_3\[1\]/B  GS_Readout_0/send_RNO_3\[1\]/Y  GS_Readout_0/send_RNO_1\[1\]/A  GS_Readout_0/send_RNO_1\[1\]/Y  GS_Readout_0/send_RNO\[1\]/B  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/A  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/B  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/C  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/B  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIGDTE1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIGDTE1\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/A  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_7/A  Data_Saving_0/FPGA_Buffer_0/INV_7/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/C  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/A  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/B  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/A  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/C  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_RNIAR331_1\[0\]/B  General_Controller_0/uc_rx_state_RNIAR331_1\[0\]/Y  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/A  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/C  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[1\]/CLK  General_Controller_0/constant_bias_probe_id\[1\]/Q  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/B  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/A  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIE7052\[0\]/B  General_Controller_0/uc_rx_state_RNIE7052\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[14\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[13\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[12\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[11\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[10\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[9\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[8\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_RNIOP8A\[0\]/A  GS_Readout_0/subState_RNIOP8A\[0\]/Y  GS_Readout_0/subState_RNIF8112_0\[0\]/A  GS_Readout_0/subState_RNIF8112_0\[0\]/Y  GS_Readout_0/state_RNILV684\[1\]/B  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_2\[0\]/C  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_wait\[31\]/CLK  General_Controller_0/sweep_table_read_wait\[31\]/Q  General_Controller_0/sweep_table_read_wait_RNI76CE\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI76CE\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI6B6P2_0\[30\]/B  General_Controller_0/sweep_table_read_wait_RNI6B6P2_0\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/A  General_Controller_0/sweep_table_read_wait_RNIS5V18\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNI98UHO\[30\]/Y  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/A  General_Controller_0/sweep_table_read_wait_RNINK5RQ1\[30\]/Y  General_Controller_0/un1_uc_rx_substate_I_1/B  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI7MD81\[0\]/S  GS_Readout_0/subState_0_RNI7MD81\[0\]/Y  GS_Readout_0/subState_0_RNICO8A2\[0\]/A  GS_Readout_0/subState_0_RNICO8A2\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/A  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/send_RNO_0\[1\]/A  GS_Readout_0/send_RNO_0\[1\]/Y  GS_Readout_0/send_RNO\[1\]/A  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/C  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[33\]/CLK  General_Controller_0/status_bits_1\[33\]/Q  GS_Readout_0/subState_0_RNIIVKG\[0\]/A  GS_Readout_0/subState_0_RNIIVKG\[0\]/Y  GS_Readout_0/subState_0_RNIL7F71\[0\]/A  GS_Readout_0/subState_0_RNIL7F71\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/C  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/A  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/C  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[37\]/CLK  General_Controller_0/status_bits_1\[37\]/Q  GS_Readout_0/subState_0_RNIIVKG\[0\]/B  GS_Readout_0/subState_0_RNIIVKG\[0\]/Y  GS_Readout_0/subState_0_RNIL7F71\[0\]/A  GS_Readout_0/subState_0_RNIL7F71\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/C  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_0\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/C  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/A  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/A  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/state_RNIVO7I1\[0\]/B  GS_Readout_0/state_RNIVO7I1\[0\]/Y  GS_Readout_0/send_RNO_2\[3\]/C  GS_Readout_0/send_RNO_2\[3\]/Y  GS_Readout_0/send_RNO\[3\]/C  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[13\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[13\]/Y  General_Controller_0/sweep_table_sweep_cnt\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/C  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/A  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/Y  General_Controller_0/uc_rx_state_RNIFMD81\[3\]/A  General_Controller_0/uc_rx_state_RNIFMD81\[3\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/B  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/B  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/B  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/Y  General_Controller_0/uc_tx_state_RNIBP338\[13\]/A  General_Controller_0/uc_tx_state_RNIBP338\[13\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/A  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_count\[2\]/CLK  Timing_0/s_count\[2\]/Q  Timing_0/s_count_RNIDUE21\[0\]/B  Timing_0/s_count_RNIDUE21\[0\]/Y  Timing_0/s_count_RNISUT42\[0\]/A  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/A  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/A  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/B  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/B  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNII38I\[7\]/B  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/B  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/A  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/B  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/A  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/B  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIM8DL1\[3\]/A  General_Controller_0/uc_rx_state_0_RNIM8DL1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/A  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/B  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNI303O\[5\]/C  General_Controller_0/uc_tx_state_RNI303O\[5\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/A  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/C  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[7\]/CLK  General_Controller_0/uc_tx_state\[7\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[7\]/A  General_Controller_0/uc_tx_state_RNIR32G\[7\]/Y  General_Controller_0/uc_tx_state_RNIV0BDA\[7\]/A  General_Controller_0/uc_tx_state_RNIV0BDA\[7\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/B  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF_0\[1\]/B  General_Controller_0/uc_rx_state_RNIOUIF_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/C  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/B  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/B  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/C  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[12\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[11\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[10\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[9\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[8\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/B  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_56/A  Data_Saving_0/FPGA_Buffer_0/XOR2_56/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[6\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[0\]/CLK  Timing_0/s_count\[0\]/Q  Timing_0/s_count_RNIDUE21\[0\]/C  Timing_0/s_count_RNIDUE21\[0\]/Y  Timing_0/s_count_RNISUT42\[0\]/A  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/A  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/Y  General_Controller_0/uc_rx_state_RNIFMD81\[3\]/A  General_Controller_0/uc_rx_state_RNIFMD81\[3\]/Y  General_Controller_0/uc_rx_state_RNIER7J3\[3\]/B  General_Controller_0/uc_rx_state_RNIER7J3\[3\]/Y  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/A  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/B  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/C  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/A  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/state_RNIVO7I1\[0\]/B  GS_Readout_0/state_RNIVO7I1\[0\]/Y  GS_Readout_0/send_RNO_0\[6\]/C  GS_Readout_0/send_RNO_0\[6\]/Y  GS_Readout_0/send_RNO\[6\]/C  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/B  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/B  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/S  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/send_RNO_8\[2\]/A  GS_Readout_0/send_RNO_8\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/B  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/B  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIE7052\[0\]/B  General_Controller_0/uc_rx_state_RNIE7052\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/B  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/C  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/A  General_Controller_0/sweep_table_write_wait_RNIQJ784\[1\]/Y  General_Controller_0/uc_rx_substate_RNO\[1\]/A  General_Controller_0/uc_rx_substate_RNO\[1\]/Y  General_Controller_0/uc_rx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/A  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/B  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/A  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/B  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[4\]/A  GS_Readout_0/subState_RNIKI3V\[4\]/Y  GS_Readout_0/state_RNIVO7I1\[1\]/C  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_5/B  Data_Saving_0/FPGA_Buffer_0/AO1_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_69/A  Data_Saving_0/FPGA_Buffer_0/XOR2_69/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[5\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/C  General_Controller_0/uc_tx_state_RNI9DR5H\[4\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/C  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/B  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/A  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_7/A  Data_Saving_0/FPGA_Buffer_0/INV_7/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/C  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR_0/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/C  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/A  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_2\[1\]/A  General_Controller_0/uc_rx_state_RNIRBBB3_2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/A  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/A  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/A  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/state_RNIQP3I1\[5\]/B  GS_Readout_0/state_RNIQP3I1\[5\]/Y  GS_Readout_0/send_RNO_1\[2\]/B  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/subState_RNIKI3V\[0\]/B  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/A  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/B  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIHPAR\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHPAR\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/B  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/A  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/A  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/C  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[0\]/CLK  General_Controller_0/constant_bias_probe_id\[0\]/Q  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/C  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/Y  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/A  General_Controller_0/constant_bias_probe_id_RNI8I2N\[0\]/Y  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/B  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHPAR\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[4\]/B  General_Controller_0/uc_rx_state_RNI795G6\[4\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/A  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/S  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_wdata\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_wdata\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_wdata\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3_0\[2\]/Y  General_Controller_0/st_waddr\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNIND30G\[8\]/S  General_Controller_0/uc_tx_state_RNIND30G\[8\]/Y  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/B  General_Controller_0/uc_tx_state_RNI7BRCT1\[4\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/A  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/B  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_4\[1\]/B  GS_Readout_0/send_RNO_4\[1\]/Y  GS_Readout_0/send_RNO_1\[1\]/B  GS_Readout_0/send_RNO_1\[1\]/Y  GS_Readout_0/send_RNO\[1\]/B  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIE32K1\[0\]/A  General_Controller_0/uc_rx_state_RNIE32K1\[0\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/B  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/A  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/B  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4_0\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4_0\[4\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/C  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[7\]/CLK  Timing_0/s_count\[7\]/Q  Timing_0/s_count_RNIF0F21\[7\]/B  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/B  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/C  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/C  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/Y  General_Controller_0/uc_rx_byte_RNI9TTK1\[1\]/A  General_Controller_0/uc_rx_byte_RNI9TTK1\[1\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/B  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_state_RNIM8BN2_0\[4\]/A  General_Controller_0/uc_tx_state_RNIM8BN2_0\[4\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/B  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/C  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_state_RNIKSAR\[4\]/A  General_Controller_0/uc_rx_state_RNIKSAR\[4\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/C  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[3\]/CLK  General_Controller_0/uc_tx_state\[3\]/Q  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/A  General_Controller_0/uc_tx_state_RNIFV7EA\[3\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/C  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/B  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/state_RNIQP3I1\[5\]/B  GS_Readout_0/state_RNIQP3I1\[5\]/Y  GS_Readout_0/send_RNO_0\[2\]/B  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[52\]/CLK  General_Controller_0/status_bits_1\[52\]/Q  GS_Readout_0/subState_0_RNIL5OG\[0\]/B  GS_Readout_0/subState_0_RNIL5OG\[0\]/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/B  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[48\]/CLK  General_Controller_0/status_bits_1\[48\]/Q  GS_Readout_0/subState_0_RNIL5OG\[0\]/A  GS_Readout_0/subState_0_RNIL5OG\[0\]/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/B  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[60\]/CLK  General_Controller_0/status_bits_1\[60\]/Q  GS_Readout_0/subState_0_RNIJ5QG\[0\]/B  GS_Readout_0/subState_0_RNIJ5QG\[0\]/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/A  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/B  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/C  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/A  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[56\]/CLK  General_Controller_0/status_bits_1\[56\]/Q  GS_Readout_0/subState_0_RNIJ5QG\[0\]/A  GS_Readout_0/subState_0_RNIJ5QG\[0\]/Y  GS_Readout_0/subState_0_RNI3ID81\[0\]/A  GS_Readout_0/subState_0_RNI3ID81\[0\]/Y  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/A  GS_Readout_0/subState_0_RNIIL5Q2\[0\]/Y  GS_Readout_0/subState_0_RNI2LUR4\[0\]/A  GS_Readout_0/subState_0_RNI2LUR4\[0\]/Y  GS_Readout_0/subState_0_RNIMRSR5\[0\]/B  GS_Readout_0/subState_0_RNIMRSR5\[0\]/Y  GS_Readout_0/state_RNIQ61O9\[4\]/C  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_substate_RNI4GBP\[2\]/B  General_Controller_0/uc_rx_substate_RNI4GBP\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/C  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/A  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2\[1\]/Y  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/B  General_Controller_0/uc_rx_substate_RNI1NH46\[1\]/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_1/B  General_Controller_0/un1_sweep_table_read_wait_1_I_1/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_10/B  General_Controller_0/un1_sweep_table_read_wait_1_I_10/Y  General_Controller_0/sweep_table_read_wait_RNO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNO\[30\]/Y  General_Controller_0/sweep_table_read_wait\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIE7052\[0\]/A  General_Controller_0/uc_rx_state_RNIE7052\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNIDU7I\[2\]/B  General_Controller_0/uc_rx_byte_RNIDU7I\[2\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/C  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/B  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIP5RC2\[1\]/C  General_Controller_0/uc_rx_state_RNIP5RC2\[1\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/B  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/A  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/Y  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/A  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/A  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/A  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/A  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/C  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/A  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/B  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO5351\[0\]/C  General_Controller_0/uc_rx_substate_RNIO5351\[0\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/B  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNINJI92\[1\]/C  General_Controller_0/uc_rx_state_0_RNINJI92\[1\]/Y  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/C  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/C  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[3\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/A  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/C  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNO\[31\]/B  General_Controller_0/sweep_table_read_wait_RNO\[31\]/Y  General_Controller_0/sweep_table_read_wait\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3_1\[2\]/Y  General_Controller_0/sweep_table_read_wait_RNO\[30\]/B  General_Controller_0/sweep_table_read_wait_RNO\[30\]/Y  General_Controller_0/sweep_table_read_wait\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_11\[4\]/S  General_Controller_0/uc_send_RNO_11\[4\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/B  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_11\[5\]/S  General_Controller_0/uc_send_RNO_11\[5\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/B  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_11\[6\]/S  General_Controller_0/uc_send_RNO_11\[6\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/B  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_13\[0\]/S  General_Controller_0/uc_send_RNO_13\[0\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/B  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_14\[1\]/S  General_Controller_0/uc_send_RNO_14\[1\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/B  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_13\[2\]/S  General_Controller_0/uc_send_RNO_13\[2\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/B  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_12\[3\]/S  General_Controller_0/uc_send_RNO_12\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/B  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_11\[7\]/S  General_Controller_0/uc_send_RNO_11\[7\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/B  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_35/B  Data_Saving_0/FPGA_Buffer_0/AO1_35/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893\[5\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/B  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_10\[6\]/S  General_Controller_0/uc_send_RNO_10\[6\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/A  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_10\[4\]/S  General_Controller_0/uc_send_RNO_10\[4\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/A  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_10\[5\]/S  General_Controller_0/uc_send_RNO_10\[5\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/A  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_12\[0\]/S  General_Controller_0/uc_send_RNO_12\[0\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/A  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_13\[1\]/S  General_Controller_0/uc_send_RNO_13\[1\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/A  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_12\[2\]/S  General_Controller_0/uc_send_RNO_12\[2\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/A  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_11\[3\]/S  General_Controller_0/uc_send_RNO_11\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/A  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_send_RNO_10\[7\]/S  General_Controller_0/uc_send_RNO_10\[7\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/A  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/C  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_6/A  Data_Saving_0/FPGA_Buffer_0/INV_6/Y  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIUO6L2/A  Data_Saving_0/FPGA_Buffer_0/INV_6_RNIUO6L2/Y  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/C  Data_Saving_0/FPGA_Buffer_0/INV_0_RNI53SSL/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_9/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/A  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_RNITP032\[0\]/C  General_Controller_0/uc_rx_state_RNITP032\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/C  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[1\]/Y  General_Controller_0/uc_tx_state_RNI678O2\[13\]/B  General_Controller_0/uc_tx_state_RNI678O2\[13\]/Y  General_Controller_0/uc_wen_RNO_0/A  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[12\]/CLK  Timekeeper_0/milliseconds\[12\]/Q  Timekeeper_0/milliseconds_RNI104C3\[12\]/C  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/A  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/B  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/B  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[4\]/B  General_Controller_0/uc_rx_state_RNICTP43\[4\]/Y  General_Controller_0/led1_RNO/B  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[30\]/C  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[26\]/C  Communications_0/UART_0/rx_clk_count_RNO\[26\]/Y  Communications_0/UART_0/rx_clk_count\[26\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[25\]/C  Communications_0/UART_0/rx_clk_count_RNO\[25\]/Y  Communications_0/UART_0/rx_clk_count\[25\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[24\]/C  Communications_0/UART_0/rx_clk_count_RNO\[24\]/Y  Communications_0/UART_0/rx_clk_count\[24\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[28\]/C  Communications_0/UART_0/rx_clk_count_RNO\[28\]/Y  Communications_0/UART_0/rx_clk_count\[28\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_RNIAR331\[0\]/B  General_Controller_0/uc_rx_state_RNIAR331\[0\]/Y  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/B  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/C  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/B  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[3\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/A  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/C  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[5\]/B  General_Controller_0/uc_rx_byte_RNIV893\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/B  General_Controller_0/uc_rx_byte_RNIJTA42_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/A  General_Controller_0/uc_rx_byte_RNILLV03\[5\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/B  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/A  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/B  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIIAQ76\[3\]/B  General_Controller_0/uc_rx_state_0_RNIIAQ76\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/B  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[29\]/B  Communications_0/UART_0/rx_clk_count_RNO\[29\]/Y  Communications_0/UART_0/rx_clk_count\[29\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/C  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/A  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/Y  General_Controller_0/uc_rx_state_RNIR7DQ2\[4\]/A  General_Controller_0/uc_rx_state_RNIR7DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/B  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/B  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_state_RNI949N1\[2\]/B  General_Controller_0/uc_rx_state_RNI949N1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/C  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[14\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[13\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[12\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[11\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[10\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[9\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[8\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/C  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIOD212\[0\]/B  General_Controller_0/uc_rx_state_RNIOD212\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/C  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[11\]/CLK  General_Controller_0/state_seconds\[11\]/Q  General_Controller_0/state_seconds_RNICUQP2\[11\]/A  General_Controller_0/state_seconds_RNICUQP2\[11\]/Y  General_Controller_0/state_seconds_RNIKO4V2\[12\]/B  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_substate_RNIS9351\[1\]/B  General_Controller_0/uc_rx_substate_RNIS9351\[1\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/B  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_35/B  Timing_0/s_time_3_I_35/Y  Timing_0/s_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/C  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/A  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/C  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[11\]/CLK  Timekeeper_0/milliseconds\[11\]/Q  Timekeeper_0/milliseconds_RNI104C3\[12\]/A  Timekeeper_0/milliseconds_RNI104C3\[12\]/Y  Timekeeper_0/milliseconds_RNIM1F44\[14\]/B  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_43/B  Data_Saving_0/FPGA_Buffer_0/XOR2_43/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[3\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNI1N972\[8\]/B  General_Controller_0/state_seconds_RNI1N972\[8\]/Y  General_Controller_0/state_seconds_RNO\[9\]/B  General_Controller_0/state_seconds_RNO\[9\]/Y  General_Controller_0/state_seconds\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/B  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[4\]/A  GS_Readout_0/subState_RNIKI3V\[4\]/Y  GS_Readout_0/state_RNIVO7I1\[2\]/A  GS_Readout_0/state_RNIVO7I1\[2\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/A  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/A  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[31\]/A  Communications_0/UART_0/rx_clk_count_RNO\[31\]/Y  Communications_0/UART_0/rx_clk_count\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[27\]/A  Communications_0/UART_0/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_0/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_substate_RNI6IBP\[0\]/B  General_Controller_0/uc_rx_substate_RNI6IBP\[0\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/A  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893\[5\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/A  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/A  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[25\]/CLK  Communications_0/UART_0/rx_clk_count\[25\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/B  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/B  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI2JL91\[3\]/B  General_Controller_0/uc_rx_state_0_RNI2JL91\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/B  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/B  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIBL271\[0\]/B  General_Controller_0/uc_rx_state_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIOD212\[0\]/C  General_Controller_0/uc_rx_state_RNIOD212\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/C  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI08S11\[3\]/B  General_Controller_0/uc_rx_state_0_RNI08S11\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/A  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/B  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/C  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNO\[12\]/B  Timekeeper_0/milliseconds_RNO\[12\]/Y  Timekeeper_0/milliseconds\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI7QRE1\[3\]/B  General_Controller_0/uc_rx_state_0_RNI7QRE1\[3\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/A  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/B  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/A  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/B  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/C  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIRBBB3_1\[0\]/Y  General_Controller_0/sweep_table_nof_steps\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNII38I\[7\]/A  General_Controller_0/uc_rx_byte_RNII38I\[7\]/Y  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/A  General_Controller_0/uc_rx_byte_RNI2OKS\[7\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/B  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[3\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[3\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/A  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/B  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/B  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[1\]/S  Communications_0/UART_0/rx_count_RNO\[1\]/Y  Communications_0/UART_0/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[2\]/S  Communications_0/UART_0/rx_count_RNO\[2\]/Y  Communications_0/UART_0/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/B  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/C  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[25\]/CLK  Communications_0/UART_0/rx_clk_count\[25\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/B  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNI2VHL\[24\]/B  Communications_0/UART_0/rx_clk_count_RNI2VHL\[24\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/S  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/B  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/C  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/A  General_Controller_0/uc_rx_substate_RNIMCSC1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/B  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/B  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/A  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_1_I_1/B  Timing_0/s_time_1_I_1/Y  Timing_0/s_time_1_I_27/A  Timing_0/s_time_1_I_27/Y  Timing_0/s_time_1_I_33/A  Timing_0/s_time_1_I_33/Y  Timing_0/s_time_1_I_29/A  Timing_0/s_time_1_I_29/Y  Timing_0/s_time_1_I_26/B  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNITKP11\[2\]/C  General_Controller_0/uc_rx_state_RNITKP11\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/A  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/A  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/B  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[4\]/Y  General_Controller_0/st_raddr\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/Y  General_Controller_0/uc_rx_state_RNITKP11\[2\]/A  General_Controller_0/uc_rx_state_RNITKP11\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/A  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_5\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/C  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIMV83_0\[0\]/A  General_Controller_0/uc_rx_byte_RNIMV83_0\[0\]/Y  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/C  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/Y  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/A  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIDOVP\[4\]/B  General_Controller_0/uc_rx_state_RNIDOVP\[4\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[4\]/A  General_Controller_0/uc_rx_state_RNICTP43\[4\]/Y  General_Controller_0/uc_rx_state_RNIH322A\[4\]/C  General_Controller_0/uc_rx_state_RNIH322A\[4\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/A  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[29\]/CLK  Communications_0/UART_0/rx_clk_count\[29\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/A  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/state_RNILNTKH\[4\]/B  GS_Readout_0/state_RNILNTKH\[4\]/Y  GS_Readout_0/send_RNO_1\[2\]/A  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/B  General_Controller_0/uc_rx_substate_RNIRBBB3\[2\]/Y  General_Controller_0/st_wdata\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/B  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/A  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/B  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/A  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/C  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[26\]/CLK  Communications_0/UART_0/rx_clk_count\[26\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/A  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/B  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI7QRE1\[3\]/A  General_Controller_0/uc_rx_state_0_RNI7QRE1\[3\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/A  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/C  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/B  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/Y  General_Controller_0/uc_rx_state_RNIP2RL2\[1\]/B  General_Controller_0/uc_rx_state_RNIP2RL2\[1\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/A  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_write_wait_RNO\[0\]/B  General_Controller_0/sweep_table_write_wait_RNO\[0\]/Y  General_Controller_0/sweep_table_write_wait\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/A  General_Controller_0/uc_rx_substate_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_write_wait_RNO\[1\]/B  General_Controller_0/sweep_table_write_wait_RNO\[1\]/Y  General_Controller_0/sweep_table_write_wait\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_state_RNITP032\[0\]/B  General_Controller_0/uc_rx_state_RNITP032\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/C  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[16\]/CLK  General_Controller_0/uc_tx_state\[16\]/Q  General_Controller_0/uc_tx_state_RNIVIJF5\[16\]/C  General_Controller_0/uc_tx_state_RNIVIJF5\[16\]/Y  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/C  General_Controller_0/uc_tx_state_RNIJH0DG\[0\]/Y  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/A  General_Controller_0/uc_tx_state_RNI1IJ851\[3\]/Y  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/B  General_Controller_0/uc_tx_state_RNI8TEL23\[3\]/Y  General_Controller_0/un1_uc_tx_substate_I_1/B  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_3\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_3\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/C  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_0/B  Data_Saving_0/FPGA_Buffer_0/AO1_0/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/B  General_Controller_0/uc_rx_substate_RNI4T2I1\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/A  General_Controller_0/uc_rx_substate_RNI7F0G2\[2\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/B  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/C  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNID5KO1\[1\]/C  General_Controller_0/uc_rx_state_0_RNID5KO1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/A  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/B  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIC12K1\[0\]/C  General_Controller_0/uc_rx_state_0_RNIC12K1\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/B  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[28\]/CLK  Communications_0/UART_0/rx_clk_count\[28\]/Q  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/C  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/C  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/A  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/A  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/B  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/B  General_Controller_0/uc_rx_state_RNIOUIF_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/C  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[4\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[4\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/C  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/B  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/A  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/A  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[2\]/B  General_Controller_0/uc_rx_state_RNIS6H01\[2\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/C  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIST8A\[0\]/A  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[4\]/A  GS_Readout_0/subState_RNIKI3V\[4\]/Y  GS_Readout_0/state_RNIVO7I1\[1\]/C  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/A  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/Y  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/A  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/B  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIAQSH3\[0\]/Y  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/C  General_Controller_0/uc_rx_state_RNIT0S6D\[3\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/B  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_5/B  Data_Saving_0/FPGA_Buffer_0/AO1_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/B  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[30\]/C  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_state_RNIP2RL2\[1\]/A  General_Controller_0/uc_rx_state_RNIP2RL2\[1\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/A  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_29/B  Timing_0/un1_s_count_I_29/Y  Timing_0/s_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_0\[4\]/B  GS_Readout_0/send_RNO_0\[4\]/Y  GS_Readout_0/send_RNO\[4\]/C  GS_Readout_0/send_RNO\[4\]/Y  GS_Readout_0/send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/A  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/Y  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/C  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/B  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/B  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/B  General_Controller_0/uc_rx_byte_RNIJTA42\[5\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_4\[2\]/Y  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/A  General_Controller_0/uc_rx_substate_RNIG72L3\[2\]/Y  General_Controller_0/sweep_table_write_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/A  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/B  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIAR331_0\[0\]/B  General_Controller_0/uc_rx_state_RNIAR331_0\[0\]/Y  General_Controller_0/uc_rx_state_RNIEO6L2\[0\]/A  General_Controller_0/uc_rx_state_RNIEO6L2\[0\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/C  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/A  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/subState_RNIVAR6\[4\]/B  GS_Readout_0/subState_RNIVAR6\[4\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/A  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[4\]/A  GS_Readout_0/subState_RNIKI3V\[4\]/Y  GS_Readout_0/state_RNIVO7I1\[1\]/C  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/B  General_Controller_0/uc_rx_state_RNI9EEB2\[1\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/A  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_0_I_1/B  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_63/A  Data_Saving_0/FPGA_Buffer_0/XOR2_63/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[4\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_46/A  Timing_0/s_time_3_I_46/Y  Timing_0/s_time_3_I_33/B  Timing_0/s_time_3_I_33/Y  Timing_0/s_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_1\[0\]/C  Communications_0/UART_1/rx_count_RNO_1\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/S  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_6\[2\]/Y  General_Controller_0/led1_RNO_1/C  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/subState_RNIR6R6\[0\]/B  GS_Readout_0/subState_RNIR6R6\[0\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/A  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_0_RNO\[1\]/C  General_Controller_0/uc_rx_prev_state_0_0_RNO\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/C  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/B  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/C  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI2JL91\[3\]/B  General_Controller_0/uc_rx_state_0_RNI2JL91\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/B  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/B  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/A  General_Controller_0/uc_rx_substate_RNIHDJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNIDU7I\[2\]/B  General_Controller_0/uc_rx_byte_RNIDU7I\[2\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/C  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/Y  General_Controller_0/uc_rx_byte_RNI9TTK1\[1\]/B  General_Controller_0/uc_rx_byte_RNI9TTK1\[1\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/B  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/C  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/C  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/B  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/B  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/C  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[17\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[16\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNIID77\[1\]/A  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[0\]/CLK  Communications_0/UART_1/tx_state\[0\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/A  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/A  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/A  General_Controller_0/uc_rx_substate_RNIGQ6L2\[1\]/Y  General_Controller_0/uc_rx_state_RNIQ6DQ2\[3\]/A  General_Controller_0/uc_rx_state_RNIQ6DQ2\[3\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/A  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/A  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[29\]/B  Communications_0/UART_1/rx_clk_count_RNO\[29\]/Y  Communications_0/UART_1/rx_clk_count\[29\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNI303O\[5\]/B  General_Controller_0/uc_tx_state_RNI303O\[5\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/A  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/B  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/C  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_0\[6\]/B  GS_Readout_0/send_RNO_0\[6\]/Y  GS_Readout_0/send_RNO\[6\]/C  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/A  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[6\]/CLK  General_Controller_0/uc_tx_state\[6\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/A  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/A  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/A  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/A  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/C  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/Y  General_Controller_0/st_wen0/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[39\]/CLK  General_Controller_0/status_bits_1\[39\]/Q  GS_Readout_0/subState_RNIP2OR\[0\]/B  GS_Readout_0/subState_RNIP2OR\[0\]/Y  GS_Readout_0/subState_RNIB5JI3\[0\]/B  GS_Readout_0/subState_RNIB5JI3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/A  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/B  Timekeeper_0/milliseconds_RNIG2PJ2\[10\]/Y  Timekeeper_0/milliseconds_RNO\[11\]/A  Timekeeper_0/milliseconds_RNO\[11\]/Y  Timekeeper_0/milliseconds\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[26\]/CLK  Communications_0/UART_1/rx_clk_count\[26\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/A  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_7/A  Data_Saving_0/FPGA_Buffer_0/INV_7/Y  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/B  Data_Saving_0/FPGA_Buffer_0/INV_7_RNIBCEVR/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_2/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_2/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/A  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIR6R6\[0\]/A  GS_Readout_0/subState_RNIR6R6\[0\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/A  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[27\]/A  Communications_0/UART_1/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_1/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[31\]/A  Communications_0/UART_1/rx_clk_count_RNO\[31\]/Y  Communications_0/UART_1/rx_clk_count\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_9/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_9/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNI2BPK\[0\]/A  General_Controller_0/uc_rx_state_RNI2BPK\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43\[0\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[3\]/C  General_Controller_0/uc_rx_state_RNI795G6\[3\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/B  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_1\[3\]/B  GS_Readout_0/send_RNO_1\[3\]/Y  GS_Readout_0/send_RNO\[3\]/B  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/A  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/A  General_Controller_0/uc_rx_state_RNI5EPK\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/A  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/C  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[7\]/CLK  General_Controller_0/uc_tx_state\[7\]/Q  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/A  General_Controller_0/uc_tx_state_RNIOM3V\[7\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/B  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIMV83_0\[0\]/B  General_Controller_0/uc_rx_byte_RNIMV83_0\[0\]/Y  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/C  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/Y  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/A  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/B  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/B  General_Controller_0/uc_rx_state_0_RNIK2563\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/C  General_Controller_0/uc_rx_state_0_RNIP8D3A\[2\]/Y  General_Controller_0/temp_first_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[29\]/CLK  Communications_0/UART_1/rx_clk_count\[29\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[38\]/CLK  General_Controller_0/status_bits_1\[38\]/Q  GS_Readout_0/subState_RNIO1OR\[0\]/B  GS_Readout_0/subState_RNIO1OR\[0\]/Y  GS_Readout_0/subState_RNID6II3\[0\]/B  GS_Readout_0/subState_RNID6II3\[0\]/Y  GS_Readout_0/subState_RNICI358\[0\]/C  GS_Readout_0/subState_RNICI358\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/B  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/un1_subState_I_1/B  GS_Readout_0/un1_subState_I_1/Y  GS_Readout_0/un1_subState_I_23/A  GS_Readout_0/un1_subState_I_23/Y  GS_Readout_0/un1_subState_I_24/A  GS_Readout_0/un1_subState_I_24/Y  GS_Readout_0/un1_subState_I_21/B  GS_Readout_0/un1_subState_I_21/Y  GS_Readout_0/subState_RNO\[3\]/A  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/un1_subState_I_1/B  GS_Readout_0/un1_subState_I_1/Y  GS_Readout_0/un1_subState_I_23/A  GS_Readout_0/un1_subState_I_23/Y  GS_Readout_0/un1_subState_I_26/A  GS_Readout_0/un1_subState_I_26/Y  GS_Readout_0/un1_subState_I_20/B  GS_Readout_0/un1_subState_I_20/Y  GS_Readout_0/subState_RNO\[4\]/A  GS_Readout_0/subState_RNO\[4\]/Y  GS_Readout_0/subState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[3\]/CLK  General_Controller_0/uc_tx_state\[3\]/Q  General_Controller_0/uc_tx_state_RNI303O\[5\]/A  General_Controller_0/uc_tx_state_RNI303O\[5\]/Y  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/A  General_Controller_0/uc_tx_state_RNIRM6N1\[5\]/Y  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/B  General_Controller_0/uc_tx_substate_RNITVIM4\[1\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/A  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/A  General_Controller_0/uc_tx_substate_RNICBNV\[4\]/Y  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/A  General_Controller_0/uc_tx_substate_RNIVTIF1\[0\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/A  General_Controller_0/uc_tx_substate_RNI97AF2\[0\]/Y  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/C  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/C  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNO_0\[13\]/A  General_Controller_0/uc_tx_state_RNO_0\[13\]/Y  General_Controller_0/uc_tx_state_RNO\[13\]/B  General_Controller_0/uc_tx_state_RNO\[13\]/Y  General_Controller_0/uc_tx_state\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/A  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/A  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3_0\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/C  General_Controller_0/uc_rx_state_0_RNI0IJ8A\[0\]/Y  General_Controller_0/uc_rx_state_RNITR03D\[4\]/A  General_Controller_0/uc_rx_state_RNITR03D\[4\]/Y  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/A  General_Controller_0/uc_rx_state_RNIINNCD\[4\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/A  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/A  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI9N452\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/A  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNICOL81_0\[5\]/B  GS_Readout_0/state_RNICOL81_0\[5\]/Y  GS_Readout_0/state_RNIJ1C5H\[5\]/C  GS_Readout_0/state_RNIJ1C5H\[5\]/Y  GS_Readout_0/send_RNO\[6\]/B  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIU793\[3\]/A  General_Controller_0/uc_rx_byte_RNIU793\[3\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/B  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/B  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_3\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/B  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/C  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[11\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[11\]/Y  General_Controller_0/sweep_table_sweep_cnt\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/A  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[28\]/CLK  Communications_0/UART_1/rx_clk_count\[28\]/Q  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/C  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNIK2A3\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIK2A3\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIUB351\[2\]/C  General_Controller_0/uc_rx_state_0_RNIUB351\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/B  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNICOL81\[5\]/B  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO_7\[2\]/B  GS_Readout_0/send_RNO_7\[2\]/Y  GS_Readout_0/send_RNO_5\[2\]/A  GS_Readout_0/send_RNO_5\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/C  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[1\]/CLK  Science_0/DAC_SET_0/cnt\[1\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/B  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_0_I_1/B  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/A  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/C  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/A  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNI80NI1\[2\]/C  General_Controller_0/uc_rx_state_RNI80NI1\[2\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/B  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/C  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/B  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/B  General_Controller_0/uc_rx_substate_RNISISC1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_2\[2\]/Y  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/Y  General_Controller_0/st_wen1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIU793\[3\]/B  General_Controller_0/uc_rx_byte_RNIU793\[3\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/B  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/B  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/B  General_Controller_0/uc_tx_substate_RNI98NV\[3\]/Y  General_Controller_0/uc_tx_state_RNIQCBN2\[8\]/A  General_Controller_0/uc_tx_state_RNIQCBN2\[8\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/C  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/B  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/B  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_state_RNI80NI1\[2\]/B  General_Controller_0/uc_rx_state_RNI80NI1\[2\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/B  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/S  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/S  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/S  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/S  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/S  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/S  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/S  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/S  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/S  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/S  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/S  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/S  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/S  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/S  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/S  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/S  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_9/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_9/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_RNIH2431\[1\]/A  General_Controller_0/uc_rx_state_RNIH2431\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/A  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/A  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_1/B  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_30/B  Timing_0/un1_s_count_I_30/Y  Timing_0/s_count_RNO\[1\]/A  Timing_0/s_count_RNO\[1\]/Y  Timing_0/s_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/A  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/B  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/status_bits_1\[36\]/CLK  General_Controller_0/status_bits_1\[36\]/Q  GS_Readout_0/subState_RNIMVNR\[0\]/A  GS_Readout_0/subState_RNIMVNR\[0\]/Y  GS_Readout_0/subState_RNIVDOJ3\[0\]/B  GS_Readout_0/subState_RNIVDOJ3\[0\]/Y  GS_Readout_0/subState_RNIJKMJ4\[0\]/A  GS_Readout_0/subState_RNIJKMJ4\[0\]/Y  GS_Readout_0/state_RNIMBC2D\[4\]/A  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_36/B  Data_Saving_0/FPGA_Buffer_0/AO1_36/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_41/B  Data_Saving_0/FPGA_Buffer_0/XOR2_41/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[2\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/B  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_1/A  Data_Saving_0/FPGA_Buffer_0/AND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/C  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/A  General_Controller_0/uc_rx_state_0_RNI7QRE1_0\[3\]/Y  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/B  General_Controller_0/uc_rx_state_RNI1JT68\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/B  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/A  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4\[0\]/A  General_Controller_0/uc_rx_byte_RNIKIT4\[0\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/A  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/subState_RNIKI3V_0\[0\]/B  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNICOL81_0\[5\]/B  GS_Readout_0/state_RNICOL81_0\[5\]/Y  GS_Readout_0/send_RNO_0\[0\]/A  GS_Readout_0/send_RNO_0\[0\]/Y  GS_Readout_0/send_RNO\[0\]/A  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/\BUFF_RBINSYNC\[10\]\/A  Data_Saving_0/FPGA_Buffer_0/\BUFF_RBINSYNC\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/INV_3/A  Data_Saving_0/FPGA_Buffer_0/INV_3/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/B  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[29\]/CLK  Communications_0/UART_0/rx_clk_count\[29\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIOUIF_0\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/C  General_Controller_0/uc_rx_state_RNIVOEU1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[7\]/A  Communications_0/UART_0/tx_clk_count_RNO\[7\]/Y  Communications_0/UART_0/tx_clk_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_RNI5KJV2\[2\]/B  General_Controller_0/uc_rx_state_RNI5KJV2\[2\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/A  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_15/A  Data_Saving_0/FPGA_Buffer_0/AND2_15/Y  Data_Saving_0/FPGA_Buffer_0/AO1_36/C  Data_Saving_0/FPGA_Buffer_0/AO1_36/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4\[0\]/B  General_Controller_0/uc_rx_byte_RNIKIT4\[0\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/A  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_9/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_9/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/B  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/B  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893\[5\]/Y  General_Controller_0/uc_rx_state_RNI7JF8\[1\]/A  General_Controller_0/uc_rx_state_RNI7JF8\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/B  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/A  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/B  General_Controller_0/uc_rx_state_RNIBH4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIBL271\[0\]/A  General_Controller_0/uc_rx_state_RNIBL271\[0\]/Y  General_Controller_0/uc_rx_state_RNIOD212\[0\]/C  General_Controller_0/uc_rx_state_RNIOD212\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/C  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_20/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_14/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_14/Y  Data_Saving_0/FPGA_Buffer_0/AND3_3/B  Data_Saving_0/FPGA_Buffer_0/AND3_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/B  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNIIGHN\[6\]/B  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/un1_subState_I_1/B  GS_Readout_0/un1_subState_I_1/Y  GS_Readout_0/un1_subState_I_23/A  GS_Readout_0/un1_subState_I_23/Y  GS_Readout_0/un1_subState_I_24/A  GS_Readout_0/un1_subState_I_24/Y  GS_Readout_0/un1_subState_I_21/B  GS_Readout_0/un1_subState_I_21/Y  GS_Readout_0/subState_RNO\[3\]/A  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[12\]/CLK  General_Controller_0/state_seconds\[12\]/Q  General_Controller_0/state_seconds_RNIKO4V2\[12\]/A  General_Controller_0/state_seconds_RNIKO4V2\[12\]/Y  General_Controller_0/state_seconds_RNITJE43\[13\]/B  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/C  General_Controller_0/uc_tx_state_RNILGHN2\[2\]/Y  General_Controller_0/uc_wen_RNO_1/C  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/C  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/A  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIEV331\[4\]/B  General_Controller_0/uc_rx_state_RNIEV331\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJGD1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJGD1\[4\]/Y  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/A  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/A  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_52/A  Data_Saving_0/FPGA_Buffer_0/XOR2_52/Y  Data_Saving_0/FPGA_Buffer_0/AO1_19/A  Data_Saving_0/FPGA_Buffer_0/AO1_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_3/A  Data_Saving_0/FPGA_Buffer_0/AND2_3/Y  Data_Saving_0/FPGA_Buffer_0/AO1_5/C  Data_Saving_0/FPGA_Buffer_0/AO1_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_0_RNINJI92\[1\]/B  General_Controller_0/uc_rx_state_0_RNINJI92\[1\]/Y  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/C  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/C  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNI3K6I\[4\]/B  General_Controller_0/uc_rx_state_RNI3K6I\[4\]/Y  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/A  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/B  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIOESC1\[4\]/B  General_Controller_0/uc_rx_substate_RNIOESC1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/B  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[1\]/B  Communications_0/UART_1/rx_state_RNO\[1\]/Y  Communications_0/UART_1/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIAQ76\[3\]/A  General_Controller_0/uc_rx_state_0_RNIIAQ76\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/B  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIK16Q1\[0\]/C  GS_Readout_0/subState_RNIK16Q1\[0\]/Y  GS_Readout_0/state_RNI83O32\[1\]/B  GS_Readout_0/state_RNI83O32\[1\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/B  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/Y  General_Controller_0/uc_rx_state_RNIQ0JF\[3\]/B  General_Controller_0/uc_rx_state_RNIQ0JF\[3\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/A  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/C  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNI42CV1\[7\]/B  General_Controller_0/state_seconds_RNI42CV1\[7\]/Y  General_Controller_0/state_seconds_RNO\[8\]/B  General_Controller_0/state_seconds_RNO\[8\]/Y  General_Controller_0/state_seconds\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIP293_0\[3\]/B  General_Controller_0/uc_rx_byte_RNIP293_0\[3\]/Y  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/C  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/C  General_Controller_0/uc_tx_state_RNICSIV2\[1\]/Y  General_Controller_0/uc_wen_RNO_1/B  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO\[6\]/A  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/C  General_Controller_0/uc_tx_substate_RNI0VIF1\[4\]/Y  General_Controller_0/uc_tx_state_RNIQCBN2\[8\]/B  General_Controller_0/uc_tx_state_RNIQCBN2\[8\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/C  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIP293_1\[3\]/A  General_Controller_0/uc_rx_byte_RNIP293_1\[3\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/B  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/A  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_RNINE8P1\[2\]/B  General_Controller_0/uc_rx_state_RNINE8P1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/A  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/subState_RNIVAR6\[4\]/A  GS_Readout_0/subState_RNIVAR6\[4\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/A  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[4\]/A  GS_Readout_0/subState_RNIKI3V\[4\]/Y  GS_Readout_0/state_RNIVO7I1\[1\]/C  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/A  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/C  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/C  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/A  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/C  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/B  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_6/A  Data_Saving_0/FPGA_Buffer_0/XOR2_6/Y  Data_Saving_0/FPGA_Buffer_0/AO1_36/A  Data_Saving_0/FPGA_Buffer_0/AO1_36/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/Y  General_Controller_0/st_ren1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/C  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/subState_RNO\[1\]/B  GS_Readout_0/subState_RNO\[1\]/Y  GS_Readout_0/subState\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/C  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/subState_RNO\[2\]/B  GS_Readout_0/subState_RNO\[2\]/Y  GS_Readout_0/subState\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/C  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/subState_RNO\[3\]/B  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/C  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/subState_RNO\[4\]/B  GS_Readout_0/subState_RNO\[4\]/Y  GS_Readout_0/subState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIO193\[1\]/B  General_Controller_0/uc_rx_byte_RNIO193\[1\]/Y  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/A  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/Y  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/B  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/C  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte_0\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte_0\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte_0\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte_0\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/rx_state_RNO\[1\]/A  Communications_0/UART_0/rx_state_RNO\[1\]/Y  Communications_0/UART_0/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_20/A  Data_Saving_0/FPGA_Buffer_0/AND2_20/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/C  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIDU7I\[2\]/A  General_Controller_0/uc_rx_byte_RNIDU7I\[2\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/C  General_Controller_0/uc_rx_byte_RNIAFQO\[2\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/B  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[27\]/CLK  Communications_0/UART_1/rx_clk_count\[27\]/Q  Communications_0/UART_1/rx_clk_count_RNIK2A3\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIK2A3\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/Y  General_Controller_0/st_ren0/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[29\]/CLK  Communications_0/UART_1/rx_clk_count\[29\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AO1_5/A  Data_Saving_0/FPGA_Buffer_0/AO1_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNIPIIA_0\[15\]/B  General_Controller_0/uc_tx_state_RNIPIIA_0\[15\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/Y  General_Controller_0/uc_tx_state_RNI705N9\[15\]/A  General_Controller_0/uc_tx_state_RNI705N9\[15\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/B  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[7\]/A  General_Controller_0/uc_tx_state_RNIP12G\[7\]/Y  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/B  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/C  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIK6DL1\[4\]/C  General_Controller_0/uc_rx_state_0_RNIK6DL1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/C  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIQ35K\[0\]/A  General_Controller_0/uc_rx_state_RNIQ35K\[0\]/Y  General_Controller_0/uc_rx_state_RNITP032\[0\]/A  General_Controller_0/uc_rx_state_RNITP032\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/C  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[7\]/A  Communications_0/UART_1/tx_clk_count_RNO\[7\]/Y  Communications_0/UART_1/tx_clk_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/A  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/A  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[28\]/C  Communications_0/UART_1/rx_clk_count_RNO\[28\]/Y  Communications_0/UART_1/rx_clk_count\[28\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_RNIDU331\[3\]/B  General_Controller_0/uc_rx_state_RNIDU331\[3\]/Y  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/A  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/A  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/A  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/Y  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/B  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/B  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/B  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/B  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIO193\[1\]/A  General_Controller_0/uc_rx_byte_RNIO193\[1\]/Y  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/A  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/Y  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/B  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/C  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/Y  General_Controller_0/uc_rx_state_RNI7JF8_0\[1\]/A  General_Controller_0/uc_rx_state_RNI7JF8_0\[1\]/Y  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/B  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/B  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/B  General_Controller_0/uc_rx_state_0_RNI5A731\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/C  General_Controller_0/uc_rx_state_0_RNIET9A2\[0\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/A  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNO\[0\]/B  Communications_0/UART_0/rx_state_RNO\[0\]/Y  Communications_0/UART_0/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/A  General_Controller_0/uc_rx_substate_RNISISC1_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/C  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/A  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNI2VHL\[24\]/A  Communications_0/UART_0/rx_clk_count_RNI2VHL\[24\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/S  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIP293_0\[3\]/A  General_Controller_0/uc_rx_byte_RNIP293_0\[3\]/Y  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/C  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_10/B  GS_Readout_0/un3_s_vector_I_10/Y  GS_Readout_0/un3_s_vector_I_11/B  GS_Readout_0/un3_s_vector_I_11/Y  GS_Readout_0/un3_s_vector_I_12/A  GS_Readout_0/un3_s_vector_I_12/Y  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/A  GS_Readout_0/gethalfbyte.un8_s_vector_453_i_o3/Y  GS_Readout_0/send_RNO_0\[1\]/B  GS_Readout_0/send_RNO_0\[1\]/Y  GS_Readout_0/send_RNO\[1\]/A  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNI4GBP\[2\]/A  General_Controller_0/uc_rx_substate_RNI4GBP\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/C  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/A  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_1_I_5/B  Science_0/DAC_SET_0/un1_ADR_1_I_5/Y  Science_0/DAC_SET_0/ADR_RNO\[0\]/A  Science_0/DAC_SET_0/ADR_RNO\[0\]/Y  Science_0/DAC_SET_0/ADR\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_18/B  Data_Saving_0/FPGA_Buffer_0/AO1_18/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_2\[0\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/C  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIQ35K\[0\]/B  General_Controller_0/uc_rx_state_RNIQ35K\[0\]/Y  General_Controller_0/uc_rx_state_RNITP032\[0\]/A  General_Controller_0/uc_rx_state_RNITP032\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/C  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_13/A  Data_Saving_0/FPGA_Buffer_0/XOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/AO1_26/A  Data_Saving_0/FPGA_Buffer_0/AO1_26/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/B  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[1\]/A  Communications_0/UART_0/rx_count_RNO\[1\]/Y  Communications_0/UART_0/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/B  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[2\]/A  Communications_0/UART_0/rx_count_RNO\[2\]/Y  Communications_0/UART_0/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_state_RNI80NI1\[2\]/A  General_Controller_0/uc_rx_state_RNI80NI1\[2\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/B  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIAR331_1\[0\]/A  General_Controller_0/uc_rx_state_RNIAR331_1\[0\]/Y  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/A  General_Controller_0/uc_rx_state_RNIR7DQ2\[0\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/C  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_42/B  Timing_0/s_time_3_I_42/Y  Timing_0/s_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIJNCA_0\[2\]/A  General_Controller_0/uc_rx_state_RNIJNCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNI949N1\[2\]/A  General_Controller_0/uc_rx_state_RNI949N1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/C  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_substate_cnst_1_0__m3_e/B  General_Controller_0/uc_tx_substate_cnst_1_0__m3_e/Y  General_Controller_0/uc_tx_substate_cnst_1_0__m4/C  General_Controller_0/uc_tx_substate_cnst_1_0__m4/Y  General_Controller_0/uc_tx_substate_RNO\[1\]/A  General_Controller_0/uc_tx_substate_RNO\[1\]/Y  General_Controller_0/uc_tx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[4\]/Y  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/C  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/A  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_36/B  Data_Saving_0/FPGA_Buffer_0/AO1_36/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_43/A  Data_Saving_0/FPGA_Buffer_0/XOR2_43/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[3\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_1\[0\]/A  General_Controller_0/uc_rx_state_RNIFJCA_1\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/A  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/B  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[14\]/CLK  Timekeeper_0/milliseconds\[14\]/Q  Timekeeper_0/milliseconds_RNIM1F44\[14\]/C  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/B  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/A  General_Controller_0/uc_rx_state_RNIGKCA\[2\]/Y  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/B  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/Y  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/C  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/A  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNIPIIA_0\[15\]/A  General_Controller_0/uc_tx_state_RNIPIIA_0\[15\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2_0\[15\]/Y  General_Controller_0/uc_tx_state_RNI705N9\[15\]/A  General_Controller_0/uc_tx_state_RNI705N9\[15\]/Y  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/B  General_Controller_0/uc_rx_state_RNIQ64CJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/A  General_Controller_0/uc_rx_state_RNIN70J01\[0\]/Y  General_Controller_0/uc_tx_state_RNO\[5\]/B  General_Controller_0/uc_tx_state_RNO\[5\]/Y  General_Controller_0/uc_tx_state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIHPAR\[3\]/A  General_Controller_0/uc_rx_state_RNIHPAR\[3\]/Y  General_Controller_0/uc_rx_state_RNI795G6\[3\]/A  General_Controller_0/uc_rx_state_RNI795G6\[3\]/Y  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/B  General_Controller_0/uc_rx_state_RNI4A1NJ\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/A  General_Controller_0/uc_rx_state_0_RNIQ1ODQ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIO193\[1\]/B  General_Controller_0/uc_rx_byte_RNIO193\[1\]/Y  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/A  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6\[0\]/A  General_Controller_0/uc_rx_byte_RNIE1I6\[0\]/Y  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/A  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/B  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIP293_1\[3\]/B  General_Controller_0/uc_rx_byte_RNIP293_1\[3\]/Y  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/B  General_Controller_0/uc_rx_byte_RNIAFQO\[3\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/A  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNO_2\[0\]/B  Communications_0/UART_1/rx_state_RNO_2\[0\]/Y  Communications_0/UART_1/rx_state_RNO_1\[0\]/B  Communications_0/UART_1/rx_state_RNO_1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/B  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/B  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/B  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNI303O\[5\]/C  General_Controller_0/uc_tx_state_RNI303O\[5\]/Y  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/B  General_Controller_0/uc_tx_state_RNI4UG64\[5\]/Y  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/A  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/S  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIKDST\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST\[0\]/Y  Communications_0/UART_1/rx_state_RNO_1\[0\]/A  Communications_0/UART_1/rx_state_RNO_1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/B  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/B  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/B  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/B  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/C  General_Controller_0/uc_rx_state_0_RNINRVH2\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIK2EF7\[0\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/A  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/B  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_0\[0\]/A  Communications_0/UART_0/rx_count_RNO_0\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/A  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[13\]/CLK  Timekeeper_0/milliseconds\[13\]/Q  Timekeeper_0/milliseconds_RNIM1F44\[14\]/A  Timekeeper_0/milliseconds_RNIM1F44\[14\]/Y  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/B  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[1\]/CLK  Communications_0/UART_0/tx_clk_count\[1\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/A  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/B  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIO193\[1\]/B  General_Controller_0/uc_rx_byte_RNIO193\[1\]/Y  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/A  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6\[0\]/A  General_Controller_0/uc_rx_byte_RNIE1I6\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/A  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIG1401\[2\]/C  General_Controller_0/uc_tx_state_RNIG1401\[2\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/B  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIL0TV\[3\]/B  General_Controller_0/uc_rx_state_0_RNIL0TV\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/B  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/B  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/Y  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/A  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un3_s_vector_I_5/B  GS_Readout_0/un3_s_vector_I_5/Y  GS_Readout_0/send_RNO_3\[0\]/C  GS_Readout_0/send_RNO_3\[0\]/Y  GS_Readout_0/send_RNO_2\[0\]/A  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI19S11\[4\]/C  General_Controller_0/uc_rx_state_0_RNI19S11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/A  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/A  General_Controller_0/uc_rx_byte_RNID0I6\[3\]/Y  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/A  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[28\]/CLK  Communications_0/UART_0/rx_clk_count\[28\]/Q  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/A  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIMV83\[0\]/B  General_Controller_0/uc_rx_byte_RNIMV83\[0\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/A  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/Y  General_Controller_0/uc_rx_state_RNIODOB\[3\]/A  General_Controller_0/uc_rx_state_RNIODOB\[3\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/A  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/C  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/un1_subState_I_1/B  GS_Readout_0/un1_subState_I_1/Y  GS_Readout_0/un1_subState_I_23/A  GS_Readout_0/un1_subState_I_23/Y  GS_Readout_0/un1_subState_I_22/B  GS_Readout_0/un1_subState_I_22/Y  GS_Readout_0/subState_RNO\[2\]/A  GS_Readout_0/subState_RNO\[2\]/Y  GS_Readout_0/subState\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[27\]/CLK  Communications_0/UART_1/rx_clk_count\[27\]/Q  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIJNCA_0\[2\]/A  General_Controller_0/uc_rx_state_RNIJNCA_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIC12K1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIC12K1\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/B  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN\[0\]/Y  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/A  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/A  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[24\]/CLK  Communications_0/UART_0/rx_clk_count\[24\]/Q  Communications_0/UART_0/rx_clk_count_RNI2VHL\[24\]/C  Communications_0/UART_0/rx_clk_count_RNI2VHL\[24\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/S  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO\[5\]/S  GS_Readout_0/send_RNO\[5\]/Y  GS_Readout_0/send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/A  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/A  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_state_RNI3K6I\[4\]/A  General_Controller_0/uc_rx_state_RNI3K6I\[4\]/Y  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/A  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/B  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[25\]/CLK  Communications_0/UART_0/rx_clk_count\[25\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/B  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNID6BV\[24\]/A  Communications_0/UART_0/rx_clk_count_RNID6BV\[24\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/A  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNO\[10\]/B  Timekeeper_0/milliseconds_RNO\[10\]/Y  Timekeeper_0/milliseconds\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[5\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[5\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/A  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/B  General_Controller_0/uc_tx_substate_RNILJEV1\[4\]/Y  General_Controller_0/uc_wen_RNO_2/A  General_Controller_0/uc_wen_RNO_2/Y  General_Controller_0/uc_wen_RNO_1/A  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/A  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_substate_RNI3OUG2\[4\]/B  General_Controller_0/uc_tx_substate_RNI3OUG2\[4\]/Y  General_Controller_0/uc_tx_state_RNI9V695\[13\]/B  General_Controller_0/uc_tx_state_RNI9V695\[13\]/Y  General_Controller_0/uc_tx_state_RNIBP338\[13\]/B  General_Controller_0/uc_tx_state_RNIBP338\[13\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/A  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIHLCA_0\[2\]/A  General_Controller_0/uc_rx_state_RNIHLCA_0\[2\]/Y  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/A  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/A  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIBH4M\[3\]/A  General_Controller_0/uc_rx_state_0_RNIBH4M\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/A  General_Controller_0/uc_rx_state_0_RNIE32K1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/C  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_WADDR\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_59/A  Data_Saving_0/FPGA_Buffer_0/XOR2_59/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/C  Data_Saving_0/FPGA_Buffer_0/XOR2_59_RNI2HEQ2/Y  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/A  Data_Saving_0/FPGA_Buffer_0/INV_3_RNIUDTVU/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_5/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/C  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO_1/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/B  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull_RNO/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/B  General_Controller_0/constant_bias_probe_id_RNI49HB\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/C  General_Controller_0/uc_rx_state_0_RNIE3ET3\[0\]/Y  General_Controller_0/constant_bias_voltage_1\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/B  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/Y  General_Controller_0/uc_send_RNO_1\[6\]/A  General_Controller_0/uc_send_RNO_1\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/B  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/B  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_2\[2\]/A  GS_Readout_0/state_RNO_2\[2\]/Y  GS_Readout_0/state_RNO\[2\]/C  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_2\[1\]/A  GS_Readout_0/state_RNO_2\[1\]/Y  GS_Readout_0/state_RNO\[1\]/C  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_2\[4\]/A  GS_Readout_0/state_RNO_2\[4\]/Y  GS_Readout_0/state_RNO\[4\]/C  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_2\[3\]/A  GS_Readout_0/state_RNO_2\[3\]/Y  GS_Readout_0/state_RNO\[3\]/C  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIKI3V\[0\]/C  GS_Readout_0/subState_RNIKI3V\[0\]/Y  GS_Readout_0/state_RNICOL81\[5\]/A  GS_Readout_0/state_RNICOL81\[5\]/Y  GS_Readout_0/send_RNO\[7\]/B  GS_Readout_0/send_RNO\[7\]/Y  GS_Readout_0/send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNIG1401\[2\]/B  General_Controller_0/uc_tx_state_RNIG1401\[2\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/B  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIE32K1\[0\]/B  General_Controller_0/uc_rx_state_RNIE32K1\[0\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/B  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/A  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_2\[1\]/Y  General_Controller_0/uc_rx_state_RNINE8P1\[2\]/C  General_Controller_0/uc_rx_state_RNINE8P1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/A  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_1\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA_1\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/A  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/B  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNI949N1\[2\]/A  General_Controller_0/uc_rx_state_RNI949N1\[2\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/C  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893_0\[5\]/Y  General_Controller_0/uc_rx_byte_RNIK7I6\[1\]/B  General_Controller_0/uc_rx_byte_RNIK7I6\[1\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/A  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[2\]/A  General_Controller_0/uc_rx_substate_RNIV4QA2_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/B  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIAR331\[0\]/A  General_Controller_0/uc_rx_state_RNIAR331\[0\]/Y  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/B  General_Controller_0/uc_rx_state_RNIN3DQ2\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/C  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[1\]/CLK  Communications_0/UART_1/tx_clk_count\[1\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/A  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/B  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/C  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/B  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/B  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/A  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[30\]/C  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNO_2\[0\]/A  Communications_0/UART_1/rx_state_RNO_2\[0\]/Y  Communications_0/UART_1/rx_state_RNO_1\[0\]/B  Communications_0/UART_1/rx_state_RNO_1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/B  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_1\[2\]/Y  General_Controller_0/uc_rx_state_RNIUJGD1\[4\]/A  General_Controller_0/uc_rx_state_RNIUJGD1\[4\]/Y  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/A  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/A  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4\[0\]/C  General_Controller_0/uc_rx_byte_RNIKIT4\[0\]/Y  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/A  General_Controller_0/uc_rx_byte_RNIBQPN\[0\]/Y  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/C  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/A  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_1_RNO\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1_RNO\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/B  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[3\]/CLK  General_Controller_0/uc_tx_state\[3\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[6\]/A  General_Controller_0/uc_tx_state_RNIR32G\[6\]/Y  General_Controller_0/uc_tx_state_RNIG1401\[2\]/A  General_Controller_0/uc_tx_state_RNIG1401\[2\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/B  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/B  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/B  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/C  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/Y  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/B  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/A  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/state_RNICNE02\[5\]/B  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[6\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[6\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/C  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[3\]/CLK  Communications_0/UART_1/tx_clk_count\[3\]/Q  Communications_0/UART_1/tx_clk_count_RNIFUKN\[2\]/B  Communications_0/UART_1/tx_clk_count_RNIFUKN\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_rx_state_RNIMRLS\[2\]/B  General_Controller_0/uc_rx_state_RNIMRLS\[2\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/A  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/A  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/Y  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/C  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/C  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[28\]/CLK  Communications_0/UART_1/rx_clk_count\[28\]/Q  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/state_RNICNE02\[5\]/B  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState_0\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[5\]/A  General_Controller_0/uc_rx_byte_RNIV893\[5\]/Y  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/B  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/C  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/B  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/B  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[6\]/CLK  General_Controller_0/uc_tx_state\[6\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[6\]/B  General_Controller_0/uc_tx_state_RNIR32G\[6\]/Y  General_Controller_0/uc_tx_state_RNIG1401\[2\]/A  General_Controller_0/uc_tx_state_RNIG1401\[2\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/B  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[2\]/B  Communications_0/UART_1/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_1/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[24\]/CLK  Communications_0/UART_1/rx_clk_count\[24\]/Q  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/C  Communications_0/UART_1/rx_clk_count_RNI63K6\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIOP8A\[0\]/B  GS_Readout_0/subState_RNIOP8A\[0\]/Y  GS_Readout_0/subState_RNIF8112_0\[0\]/A  GS_Readout_0/subState_RNIF8112_0\[0\]/Y  GS_Readout_0/state_RNILV684\[1\]/B  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_2\[0\]/C  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIMV83\[0\]/A  General_Controller_0/uc_rx_byte_RNIMV83\[0\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/A  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/Y  General_Controller_0/uc_rx_state_RNIODOB\[3\]/A  General_Controller_0/uc_rx_state_RNIODOB\[3\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/A  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[5\]/C  Communications_0/UART_1/tx_clk_count_RNO\[5\]/Y  Communications_0/UART_1/tx_clk_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[6\]/C  Communications_0/UART_1/tx_clk_count_RNO\[6\]/Y  Communications_0/UART_1/tx_clk_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[7\]/C  Communications_0/UART_1/tx_clk_count_RNO\[7\]/Y  Communications_0/UART_1/tx_clk_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[2\]/CLK  Science_0/DAC_SET_0/cnt\[2\]/Q  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/A  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_0_I_1/B  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/B  General_Controller_0/uc_rx_substate_RNI9OTT\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/C  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIKSAR\[4\]/C  General_Controller_0/uc_rx_state_RNIKSAR\[4\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/C  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_3/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_3/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/state_RNICNE02\[5\]/B  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/subState_RNO\[1\]/C  GS_Readout_0/subState_RNO\[1\]/Y  GS_Readout_0/subState\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/state_RNICNE02\[5\]/B  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/subState_RNO\[2\]/C  GS_Readout_0/subState_RNO\[2\]/Y  GS_Readout_0/subState\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/state_RNICNE02\[5\]/B  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/subState_RNO\[3\]/C  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/subState_RNIR84H\[0\]/B  GS_Readout_0/subState_RNIR84H\[0\]/Y  GS_Readout_0/state_RNICNE02\[5\]/B  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/subState_RNO\[4\]/C  GS_Readout_0/subState_RNO\[4\]/Y  GS_Readout_0/subState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_20/A  Data_Saving_0/FPGA_Buffer_0/AND2_20/Y  Data_Saving_0/FPGA_Buffer_0/AO1_34/B  Data_Saving_0/FPGA_Buffer_0/AO1_34/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/C  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_11/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_11/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/A  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_0\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_0\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/Y  General_Controller_0/uc_rx_state_RNIOD212\[0\]/A  General_Controller_0/uc_rx_state_RNIOD212\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/C  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNIV7MS\[2\]/C  GS_Readout_0/state_RNIV7MS\[2\]/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/A  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/B  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNI2JL91\[3\]/A  General_Controller_0/uc_rx_state_0_RNI2JL91\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/B  General_Controller_0/uc_rx_state_0_RNIKOVH2\[3\]/Y  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/B  General_Controller_0/uc_rx_state_RNIPCJH5\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/C  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/B  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/AND2_32/A  Data_Saving_0/FPGA_Buffer_0/AND2_32/Y  Data_Saving_0/FPGA_Buffer_0/AO1_34/C  Data_Saving_0/FPGA_Buffer_0/AO1_34/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/C  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_substate_RNIO5351\[0\]/A  General_Controller_0/uc_rx_substate_RNIO5351\[0\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/B  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[3\]/CLK  Communications_0/UART_0/tx_clk_count\[3\]/Q  Communications_0/UART_0/tx_clk_count_RNIDU3G\[2\]/A  Communications_0/UART_0/tx_clk_count_RNIDU3G\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/A  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/un1_s_count_I_24/B  Timing_0/un1_s_count_I_24/Y  Timing_0/s_count_RNO\[0\]/A  Timing_0/s_count_RNO\[0\]/Y  Timing_0/s_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/B  General_Controller_0/uc_rx_byte_RNIKIT4\[2\]/Y  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/B  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/C  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/recv\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/state_RNIV7MS\[2\]/B  GS_Readout_0/state_RNIV7MS\[2\]/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/A  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/B  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/C  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/B  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/B  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/recv\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_1\[6\]/B  GS_Readout_0/state_RNO_1\[6\]/Y  GS_Readout_0/state_RNO\[6\]/C  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_substate_RNIS9351\[1\]/A  General_Controller_0/uc_rx_substate_RNIS9351\[1\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/B  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_64/A  Data_Saving_0/FPGA_Buffer_0/XOR2_64/Y  Data_Saving_0/FPGA_Buffer_0/AO1_34/A  Data_Saving_0/FPGA_Buffer_0/AO1_34/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/C  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIF8112\[0\]/B  GS_Readout_0/subState_RNIF8112\[0\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/C  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNI029A\[4\]/A  GS_Readout_0/subState_RNI029A\[4\]/Y  GS_Readout_0/state_RNIJEMQ\[5\]/B  GS_Readout_0/state_RNIJEMQ\[5\]/Y  GS_Readout_0/state_RNICNE02\[5\]/A  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/C  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/Y  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/B  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/Y  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/A  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/C  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/B  General_Controller_0/uc_rx_substate_RNI3ITT_1\[1\]/Y  General_Controller_0/uc_rx_state_RNIP2RL2\[1\]/C  General_Controller_0/uc_rx_state_RNIP2RL2\[1\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/A  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[0\]/CLK  Timing_0/s_count\[0\]/Q  Timing_0/un1_s_count_I_1/A  Timing_0/un1_s_count_I_1/Y  Timing_0/un1_s_count_I_36/A  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[4\]/Y  General_Controller_0/uc_tx_state_RNI898O2\[15\]/B  General_Controller_0/uc_tx_state_RNI898O2\[15\]/Y  General_Controller_0/uc_tx_substate_cnst_1_0__m4/A  General_Controller_0/uc_tx_substate_cnst_1_0__m4/Y  General_Controller_0/uc_tx_substate_RNO\[1\]/A  General_Controller_0/uc_tx_substate_RNO\[1\]/Y  General_Controller_0/uc_tx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_RNIKSAR\[4\]/B  General_Controller_0/uc_rx_state_RNIKSAR\[4\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/C  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[2\]/B  Communications_0/UART_0/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_0/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIAR331_0\[0\]/A  General_Controller_0/uc_rx_state_RNIAR331_0\[0\]/Y  General_Controller_0/uc_rx_state_RNIEO6L2\[0\]/A  General_Controller_0/uc_rx_state_RNIEO6L2\[0\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/C  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[6\]/A  Communications_0/UART_0/tx_clk_count_RNO\[6\]/Y  Communications_0/UART_0/tx_clk_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[5\]/C  Communications_0/UART_0/tx_clk_count_RNO\[5\]/Y  Communications_0/UART_0/tx_clk_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[6\]/C  Communications_0/UART_0/tx_clk_count_RNO\[6\]/Y  Communications_0/UART_0/tx_clk_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[7\]/C  Communications_0/UART_0/tx_clk_count_RNO\[7\]/Y  Communications_0/UART_0/tx_clk_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNI04UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/A  General_Controller_0/uc_rx_state_0_RNIMRLS\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIJ53N3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIJ53N3\[0\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/A  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNINE8P1\[2\]/A  General_Controller_0/uc_rx_state_RNINE8P1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/A  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/B  Communications_0/UART_0/rx_clk_count_RNI43KL\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/B  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/rx_rdy/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_2\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_prev_state_0_a2_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_a2_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNIH57I\[24\]/A  Communications_0/UART_1/rx_clk_count_RNIH57I\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/B  General_Controller_0/uc_rx_state_0_RNII6M91\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/B  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/C  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNIV7MS\[2\]/A  GS_Readout_0/state_RNIV7MS\[2\]/Y  GS_Readout_0/state_RNIHT9Q2\[2\]/A  GS_Readout_0/state_RNIHT9Q2\[2\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/B  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[5\]/C  Science_0/ADC_READ_0/cnt_RNO\[5\]/Y  Science_0/ADC_READ_0/cnt\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIM8DL1\[3\]/C  General_Controller_0/uc_rx_state_0_RNIM8DL1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/A  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/B  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNIABE02\[8\]/B  Timekeeper_0/milliseconds_RNIABE02\[8\]/Y  Timekeeper_0/milliseconds_RNO\[9\]/A  Timekeeper_0/milliseconds_RNO\[9\]/Y  Timekeeper_0/milliseconds\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIP293\[3\]/B  General_Controller_0/uc_rx_byte_RNIP293\[3\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/B  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/B  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNI5QIJ\[3\]/C  General_Controller_0/uc_rx_prev_state_RNI5QIJ\[3\]/Y  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/A  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/C  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[13\]/CLK  General_Controller_0/state_seconds\[13\]/Q  General_Controller_0/state_seconds_RNITJE43\[13\]/A  General_Controller_0/state_seconds_RNITJE43\[13\]/Y  General_Controller_0/state_seconds_RNI7GO93\[14\]/B  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/A  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_clk_count_RNIAON31\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIAON31\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/C  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/S  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/S  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/S  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/S  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/S  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/S  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/S  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/S  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBNC61\[1\]/C  General_Controller_0/uc_rx_state_0_RNIBNC61\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/A  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIBKMQ\[2\]/A  General_Controller_0/uc_rx_state_0_RNIBKMQ\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/A  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_64/A  Data_Saving_0/FPGA_Buffer_0/XOR2_64/Y  Data_Saving_0/FPGA_Buffer_0/AND2_18/B  Data_Saving_0/FPGA_Buffer_0/AND2_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/A  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/B  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[1\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/B  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_3/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_3/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIP293\[3\]/B  General_Controller_0/uc_rx_byte_RNIP293\[3\]/Y  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/A  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/A  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNI08S11\[3\]/C  General_Controller_0/uc_rx_state_0_RNI08S11\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/A  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_11/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNO\[7\]/B  General_Controller_0/state_seconds_RNO\[7\]/Y  General_Controller_0/state_seconds\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/B  General_Controller_0/uc_rx_substate_RNIV4QA2\[2\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/A  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/B  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/B  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_13/A  Data_Saving_0/FPGA_Buffer_0/XOR2_13/Y  Data_Saving_0/FPGA_Buffer_0/AND2_18/A  Data_Saving_0/FPGA_Buffer_0/AND2_18/Y  Data_Saving_0/FPGA_Buffer_0/AO1_22/A  Data_Saving_0/FPGA_Buffer_0/AO1_22/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/A  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/Y  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/A  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/C  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/S  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/S  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/S  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/S  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/S  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/S  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/S  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/B  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/S  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIU793\[3\]/A  General_Controller_0/uc_rx_byte_RNIU793\[3\]/Y  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/A  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/B  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNID5KO1\[1\]/A  General_Controller_0/uc_rx_state_0_RNID5KO1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/A  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/B  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNIV7MS\[2\]/C  GS_Readout_0/state_RNIV7MS\[2\]/Y  GS_Readout_0/send_RNO_9\[2\]/B  GS_Readout_0/send_RNO_9\[2\]/Y  GS_Readout_0/send_RNO_6\[2\]/C  GS_Readout_0/send_RNO_6\[2\]/Y  GS_Readout_0/send_RNO_3\[2\]/A  GS_Readout_0/send_RNO_3\[2\]/Y  GS_Readout_0/send_RNO_1\[2\]/C  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNIO5351\[0\]/B  General_Controller_0/uc_rx_substate_RNIO5351\[0\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/B  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/A  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIO193\[1\]/B  General_Controller_0/uc_rx_byte_RNIO193\[1\]/Y  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/A  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/Y  General_Controller_0/uc_rx_state_RNID20H1\[4\]/B  General_Controller_0/uc_rx_state_RNID20H1\[4\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/A  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/A  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/prevState_RNIU9VB1\[5\]/A  GS_Readout_0/prevState_RNIU9VB1\[5\]/Y  GS_Readout_0/state_RNO_1\[1\]/C  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/B  General_Controller_0/uc_rx_byte_RNI1JFB\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/B  General_Controller_0/uc_rx_byte_RNIJMNT\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIH57O3\[0\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/C  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[6\]/CLK  Science_0/ADC_READ_0/cnt\[6\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/A  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/AO1_36/B  Data_Saving_0/FPGA_Buffer_0/AO1_36/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/B  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_i_a2_0\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_a2_0\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/C  General_Controller_0/uc_rx_state_RNIRBBB3_1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/A  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[2\]/B  Science_0/DAC_SET_0/state_RNO\[2\]/Y  Science_0/DAC_SET_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[2\]/CLK  Communications_0/UART_0/tx_clk_count\[2\]/Q  Communications_0/UART_0/tx_clk_count_RNIDU3G\[2\]/B  Communications_0/UART_0/tx_clk_count_RNIDU3G\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/A  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4_0\[0\]/A  General_Controller_0/uc_rx_byte_RNIKIT4_0\[0\]/Y  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/C  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/B  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/B  Communications_0/UART_1/rx_clk_count_RNI87M6\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHDAD\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIKDST\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST\[0\]/Y  Communications_0/UART_1/rx_rdy_RNO/B  Communications_0/UART_1/rx_rdy_RNO/Y  Communications_0/UART_1/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[9\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[9\]/Y  General_Controller_0/sweep_table_sweep_cnt\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_1\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_1\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/A  General_Controller_0/uc_rx_byte_RNIPNT4\[1\]/Y  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/B  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/A  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/uc_rx_byte_0_RNIVDCU\[3\]/B  General_Controller_0/uc_rx_byte_0_RNIVDCU\[3\]/Y  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/B  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/Y  General_Controller_0/uc_rx_state_RNID20H1\[4\]/B  General_Controller_0/uc_rx_state_RNID20H1\[4\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/A  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_14/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_14/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/A  General_Controller_0/uc_rx_state_0_RNI5KCN1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/B  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_5/C  Data_Saving_0/FPGA_Buffer_0/XOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_3/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_3/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_11/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_11/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_substate_RNID3GH\[0\]/B  General_Controller_0/uc_tx_substate_RNID3GH\[0\]/Y  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/A  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/Y  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/C  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[1\]/CLK  General_Controller_0/uc_rx_prev_state\[1\]/Q  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/B  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/Y  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/B  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/A  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIMV83\[0\]/B  General_Controller_0/uc_rx_byte_RNIMV83\[0\]/Y  General_Controller_0/uc_rx_byte_RNIKIT4\[4\]/B  General_Controller_0/uc_rx_byte_RNIKIT4\[4\]/Y  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/A  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/C  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[6\]/A  Communications_0/UART_1/tx_clk_count_RNO\[6\]/Y  Communications_0/UART_1/tx_clk_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/uc_rx_byte_0_RNIVDCU\[3\]/A  General_Controller_0/uc_rx_byte_0_RNIVDCU\[3\]/Y  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/B  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/Y  General_Controller_0/uc_rx_state_RNID20H1\[4\]/B  General_Controller_0/uc_rx_state_RNID20H1\[4\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/A  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_6/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_0/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_0/Y  Data_Saving_0/FPGA_Buffer_0/AND3_2/B  Data_Saving_0/FPGA_Buffer_0/AND3_2/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/C  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/A  General_Controller_0/uc_rx_substate_RNI3ITT_0\[1\]/Y  General_Controller_0/uc_rx_state_RNIP5RC2\[1\]/A  General_Controller_0/uc_rx_state_RNIP5RC2\[1\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/B  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/prevState_RNIU9VB1\[5\]/A  GS_Readout_0/prevState_RNIU9VB1\[5\]/Y  GS_Readout_0/state_RNO_0\[0\]/B  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_16/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_3/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_2/C  Data_Saving_0/FPGA_Buffer_0/AND3_2/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/C  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_substate_RNIR45K\[0\]/A  General_Controller_0/uc_rx_substate_RNIR45K\[0\]/Y  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/A  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/Y  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/B  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/B  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_0\[1\]/B  GS_Readout_0/state_RNO_0\[1\]/Y  GS_Readout_0/state_RNO\[1\]/A  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_0\[2\]/B  GS_Readout_0/state_RNO_0\[2\]/Y  GS_Readout_0/state_RNO\[2\]/A  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO_0\[3\]/B  GS_Readout_0/state_RNO_0\[3\]/Y  GS_Readout_0/state_RNO\[3\]/A  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_tx_state_RNIQCBN2\[8\]/C  General_Controller_0/uc_tx_state_RNIQCBN2\[8\]/Y  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/C  General_Controller_0/uc_tx_state_RNIJLP66\[2\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/A  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/B  General_Controller_0/uc_rx_state_0_RNIDJ4M_0\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_a2_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0_a2_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNI7D4M\[0\]/B  General_Controller_0/uc_rx_state_RNI7D4M\[0\]/Y  General_Controller_0/uc_rx_state_RNIE7052\[0\]/A  General_Controller_0/uc_rx_state_RNIE7052\[0\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/C  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_1\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_1\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[2\]/CLK  Communications_0/UART_1/tx_clk_count\[2\]/Q  Communications_0/UART_1/tx_clk_count_RNIFUKN\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIFUKN\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNIM8DL1\[3\]/B  General_Controller_0/uc_rx_state_0_RNIM8DL1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/A  General_Controller_0/uc_rx_state_0_RNIR6G73\[3\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/B  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIJE7H\[1\]/A  General_Controller_0/uc_rx_byte_RNIJE7H\[1\]/Y  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/C  General_Controller_0/uc_rx_byte_RNI7DS22\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/A  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNIAON31\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIAON31\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/C  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIHFT4\[1\]/A  General_Controller_0/uc_rx_byte_RNIHFT4\[1\]/Y  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/C  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/A  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/C  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/A  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_1\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/B  General_Controller_0/uc_tx_substate_RNI3OUG2\[1\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_4\[2\]/B  General_Controller_0/uc_send_RNO_4\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/A  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/uc_rx_byte_0_RNIVDCU\[3\]/S  General_Controller_0/uc_rx_byte_0_RNIVDCU\[3\]/Y  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/B  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/Y  General_Controller_0/uc_rx_state_RNID20H1\[4\]/B  General_Controller_0/uc_rx_state_RNID20H1\[4\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/A  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNI08S11\[3\]/A  General_Controller_0/uc_rx_state_0_RNI08S11\[3\]/Y  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/A  General_Controller_0/uc_rx_state_RNI6BT63\[4\]/Y  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/B  General_Controller_0/uc_rx_substate_RNICTR76\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/A  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_substate_RNIBS7I\[0\]/C  General_Controller_0/uc_rx_substate_RNIBS7I\[0\]/Y  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/B  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/B  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[2\]/CLK  Science_0/ADC_READ_0/cnt\[2\]/Q  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/B  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/C  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/B  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/B  General_Controller_0/uc_rx_substate_RNIM6O31\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/A  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[3\]/CLK  General_Controller_0/uc_rx_prev_state\[3\]/Q  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/A  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/Y  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/B  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/Y  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/A  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/C  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIC12K1\[0\]/B  General_Controller_0/uc_rx_state_0_RNIC12K1\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/B  General_Controller_0/uc_rx_state_0_RNIV1RQ4\[0\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/A  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIHFT4\[1\]/C  General_Controller_0/uc_rx_byte_RNIHFT4\[1\]/Y  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/C  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/A  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNILU83_1\[1\]/B  General_Controller_0/uc_rx_byte_RNILU83_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/A  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/B  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/uc_rx_byte_RNIUEGN\[0\]/C  General_Controller_0/uc_rx_byte_RNIUEGN\[0\]/Y  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/A  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/Y  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/C  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/A  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[24\]/CLK  Communications_0/UART_0/rx_clk_count\[24\]/Q  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/S  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/B  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/prevState_RNIU9VB1\[5\]/A  GS_Readout_0/prevState_RNIU9VB1\[5\]/Y  GS_Readout_0/state_RNO_0\[4\]/C  GS_Readout_0/state_RNO_0\[4\]/Y  GS_Readout_0/state_RNO\[4\]/A  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_13/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_13/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_0_RNID5KO1\[1\]/B  General_Controller_0/uc_rx_state_0_RNID5KO1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/C  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/A  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/B  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/C  General_Controller_0/uc_tx_state_RNIVN9F2\[2\]/Y  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/B  General_Controller_0/uc_tx_state_RNI5V6L9\[2\]/Y  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/B  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNILU83_1\[1\]/A  General_Controller_0/uc_rx_byte_RNILU83_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/A  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/B  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[4\]/CLK  Science_0/ADC_READ_0/cnt\[4\]/Q  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/A  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/C  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/B  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4_0\[0\]/C  General_Controller_0/uc_rx_byte_RNIKIT4_0\[0\]/Y  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/C  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/B  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF\[2\]/Y  General_Controller_0/uc_oen_RNO/C  General_Controller_0/uc_oen_RNO/Y  General_Controller_0/uc_oen/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_substate_RNIU75K\[3\]/B  General_Controller_0/uc_rx_substate_RNIU75K\[3\]/Y  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/B  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/A  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/C  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[1\]/B  Communications_0/UART_1/tx_state_RNO\[1\]/Y  Communications_0/UART_1/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_67/A  Data_Saving_0/FPGA_Buffer_0/XOR2_67/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIM8BN2_0\[4\]/B  General_Controller_0/uc_tx_state_RNIM8BN2_0\[4\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/B  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/A  General_Controller_0/uc_tx_substate_RNIA9NV\[3\]/Y  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/B  General_Controller_0/uc_tx_substate_RNI97AF2\[3\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/B  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/Y  General_Controller_0/uc_tx_substate_RNO\[2\]/A  General_Controller_0/uc_tx_substate_RNO\[2\]/Y  General_Controller_0/uc_tx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_clk_count_RNIAON31\[23\]/C  Communications_0/UART_0/rx_clk_count_RNIAON31\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/C  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[2\]/CLK  General_Controller_0/uc_rx_prev_state\[2\]/Q  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/A  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/Y  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/B  General_Controller_0/uc_rx_prev_state_RNI53C81\[1\]/Y  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/A  General_Controller_0/uc_rx_substate_RNI4MJ33\[0\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/A  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIUEGN\[0\]/B  General_Controller_0/uc_rx_byte_RNIUEGN\[0\]/Y  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/A  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/Y  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/C  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/A  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[3\]/CLK  General_Controller_0/uc_rx_prev_state\[3\]/Q  General_Controller_0/uc_rx_prev_state_RNI5QIJ\[3\]/A  General_Controller_0/uc_rx_prev_state_RNI5QIJ\[3\]/Y  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/A  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/C  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/A  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/A  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNI8EEN1\[6\]/B  General_Controller_0/state_seconds_RNI8EEN1\[6\]/Y  General_Controller_0/state_seconds_RNO\[6\]/A  General_Controller_0/state_seconds_RNO\[6\]/Y  General_Controller_0/state_seconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_51/A  Data_Saving_0/FPGA_Buffer_0/XOR2_51/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNILU83_0\[1\]/A  General_Controller_0/uc_rx_byte_RNILU83_0\[1\]/Y  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/B  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/A  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_5/B  Data_Saving_0/FPGA_Buffer_0/XOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNIB64J\[2\]/B  GS_Readout_0/state_RNIB64J\[2\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/A  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/B  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/A  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_14/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_14/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_0/C  Data_Saving_0/FPGA_Buffer_0/XOR3_0/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4_0\[0\]/B  General_Controller_0/uc_rx_byte_RNIKIT4_0\[0\]/Y  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/C  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/B  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_14/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_14/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_18/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_1/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND3_3/A  Data_Saving_0/FPGA_Buffer_0/AND3_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/B  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_33/A  Data_Saving_0/FPGA_Buffer_0/XOR2_33/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[2\]/CLK  General_Controller_0/uc_rx_prev_state\[2\]/Q  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/B  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/Y  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/B  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/Y  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/A  General_Controller_0/uc_rx_state_RNIMJTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/C  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNI83O32\[1\]/A  GS_Readout_0/state_RNI83O32\[1\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/B  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_17/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_17/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNIBS7I\[0\]/A  General_Controller_0/uc_rx_substate_RNIBS7I\[0\]/Y  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/B  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/B  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI52C71\[2\]/C  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un1_subState_I_1/A  GS_Readout_0/un1_subState_I_1/Y  GS_Readout_0/un1_subState_I_23/A  GS_Readout_0/un1_subState_I_23/Y  GS_Readout_0/un1_subState_I_24/A  GS_Readout_0/un1_subState_I_24/Y  GS_Readout_0/un1_subState_I_21/B  GS_Readout_0/un1_subState_I_21/Y  GS_Readout_0/subState_RNO\[3\]/A  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_state_RNIS55K\[2\]/B  General_Controller_0/uc_rx_state_RNIS55K\[2\]/Y  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/B  General_Controller_0/uc_rx_state_RNIG8J38\[2\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/C  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_71/A  Data_Saving_0/FPGA_Buffer_0/XOR2_71/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_byte_0_RNIHQSL\[1\]/B  General_Controller_0/uc_rx_byte_0_RNIHQSL\[1\]/Y  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/C  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/C  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/uc_rx_byte_0_RNIHQSL\[1\]/A  General_Controller_0/uc_rx_byte_0_RNIHQSL\[1\]/Y  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/C  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/C  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/A  General_Controller_0/uc_rx_state_0_RNIK3RG1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/A  General_Controller_0/uc_rx_state_0_RNI0EMC3\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_clk_count_RNID15S\[23\]/B  Communications_0/UART_1/rx_clk_count_RNID15S\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/C  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNIR45K\[0\]/B  General_Controller_0/uc_rx_substate_RNIR45K\[0\]/Y  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/A  General_Controller_0/uc_rx_substate_RNIH0RG1\[0\]/Y  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/B  General_Controller_0/uc_rx_substate_RNIOQMV2\[0\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/B  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[2\]/CLK  Communications_0/UART_0/tx_clk_count\[2\]/Q  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/C  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_5/A  Data_Saving_0/FPGA_Buffer_0/XOR3_5/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNILU83_0\[1\]/B  General_Controller_0/uc_rx_byte_RNILU83_0\[1\]/Y  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/B  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/A  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIP293\[3\]/A  General_Controller_0/uc_rx_byte_RNIP293\[3\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/B  General_Controller_0/uc_rx_byte_RNIE1I6_1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/B  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/C  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/Y  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/B  General_Controller_0/uc_rx_state_RNIB2PO\[1\]/Y  General_Controller_0/uc_rx_state_RNIP5RC2\[1\]/B  General_Controller_0/uc_rx_state_RNIP5RC2\[1\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/B  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/A  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/A  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[26\]/C  Communications_0/UART_1/rx_clk_count_RNO\[26\]/Y  Communications_0/UART_1/rx_clk_count\[26\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/A  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[25\]/C  Communications_0/UART_1/rx_clk_count_RNO\[25\]/Y  Communications_0/UART_1/rx_clk_count\[25\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/A  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[24\]/C  Communications_0/UART_1/rx_clk_count_RNO\[24\]/Y  Communications_0/UART_1/rx_clk_count\[24\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/C  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/Y  Communications_0/UART_1/tx_count_RNO\[0\]/A  Communications_0/UART_1/tx_count_RNO\[0\]/Y  Communications_0/UART_1/tx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/C  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/Y  Communications_0/UART_1/tx_count_RNO\[1\]/A  Communications_0/UART_1/tx_count_RNO\[1\]/Y  Communications_0/UART_1/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNI15DD\[1\]/B  General_Controller_0/uc_rx_byte_RNI15DD\[1\]/Y  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/A  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/B  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_clk_count_RNID6BV\[24\]/B  Communications_0/UART_0/rx_clk_count_RNID6BV\[24\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/A  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_21/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_RBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_18/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_18/Y  Data_Saving_0/FPGA_Buffer_0/AND3_3/C  Data_Saving_0/FPGA_Buffer_0/AND3_3/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/B  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/state_RNIB64J\[2\]/A  GS_Readout_0/state_RNIB64J\[2\]/Y  GS_Readout_0/subState_RNI2ITN4\[0\]/A  GS_Readout_0/subState_RNI2ITN4\[0\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/C  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/uc_rx_byte_RNI15DD\[1\]/A  General_Controller_0/uc_rx_byte_RNI15DD\[1\]/Y  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/A  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/B  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[4\]/CLK  General_Controller_0/uc_rx_prev_state\[4\]/Q  General_Controller_0/uc_rx_prev_state_RNI5QIJ\[3\]/B  General_Controller_0/uc_rx_prev_state_RNI5QIJ\[3\]/Y  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/A  General_Controller_0/uc_rx_prev_state_RNIQJVT\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVT612\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/C  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIU793\[3\]/A  General_Controller_0/uc_rx_byte_RNIU793\[3\]/Y  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/A  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/C  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_substate_RNI6IBP\[0\]/A  General_Controller_0/uc_rx_substate_RNI6IBP\[0\]/Y  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/A  General_Controller_0/uc_rx_substate_RNIM3P63\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/C  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_13/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_13/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/un1_s_count_I_36/B  Timing_0/un1_s_count_I_36/Y  Timing_0/un1_s_count_I_35/A  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_13/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_13/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/subState_RNIKI3V_0\[0\]/A  GS_Readout_0/subState_RNIKI3V_0\[0\]/Y  GS_Readout_0/state_RNI0BP72\[5\]/B  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/A  General_Controller_0/uc_rx_state_RNIU4JF_0\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIBL271_0\[0\]/Y  General_Controller_0/uc_tx_nextstate\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_clk_count_RNID15S\[23\]/C  Communications_0/UART_1/rx_clk_count_RNID15S\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/C  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_substate_RNIBS7I\[0\]/B  General_Controller_0/uc_rx_substate_RNIBS7I\[0\]/Y  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/B  General_Controller_0/uc_rx_substate_RNI94HL\[0\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/B  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIBKMQ\[2\]/B  General_Controller_0/uc_rx_state_0_RNIBKMQ\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/A  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_41/A  Data_Saving_0/FPGA_Buffer_0/XOR2_41/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRY\[2\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/B  Communications_0/UART_1/rx_clk_count_RNI2DKG\[23\]/Y  Communications_0/UART_1/rx_state_RNO_0\[0\]/B  Communications_0/UART_1/rx_state_RNO_0\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/A  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_1/B  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_37/B  Timing_0/s_time_3_I_37/Y  Timing_0/s_time\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_72/A  Data_Saving_0/FPGA_Buffer_0/XOR2_72/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[0\]/CLK  Timing_0/s_time\[0\]/Q  Timing_0/s_time_3_I_1/A  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[0\]/CLK  Timing_0/s_time\[0\]/Q  Timing_0/s_time_3_I_1/A  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_51/A  Timing_0/s_time_3_I_51/Y  Timing_0/s_time_3_I_52/A  Timing_0/s_time_3_I_52/Y  Timing_0/s_time_3_I_39/B  Timing_0/s_time_3_I_39/Y  Timing_0/s_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_25/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_25/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_0/B  Data_Saving_0/FPGA_Buffer_0/XOR3_0/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNI2A5S3\[4\]/B  GS_Readout_0/state_RNI2A5S3\[4\]/Y  GS_Readout_0/state_RNINJQBD\[4\]/C  GS_Readout_0/state_RNINJQBD\[4\]/Y  GS_Readout_0/send_RNO_6\[1\]/B  GS_Readout_0/send_RNO_6\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/B  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/B  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[4\]/A  Communications_0/UART_0/tx_clk_count_RNO_0\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[4\]/A  Communications_0/UART_0/tx_clk_count_RNO\[4\]/Y  Communications_0/UART_0/tx_clk_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/A  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_0_I_1/B  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNILU83\[1\]/B  General_Controller_0/uc_rx_byte_RNILU83\[1\]/Y  General_Controller_0/uc_rx_byte_RNIK7I6\[1\]/A  General_Controller_0/uc_rx_byte_RNIK7I6\[1\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/A  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[24\]/CLK  Communications_0/UART_0/rx_clk_count\[24\]/Q  Communications_0/UART_0/rx_clk_count_RNID6BV\[24\]/C  Communications_0/UART_0/rx_clk_count_RNID6BV\[24\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/A  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/A  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNILU83\[1\]/A  General_Controller_0/uc_rx_byte_RNILU83\[1\]/Y  General_Controller_0/uc_rx_byte_RNIK7I6\[1\]/A  General_Controller_0/uc_rx_byte_RNIK7I6\[1\]/Y  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/A  General_Controller_0/uc_rx_byte_RNI2QSG1\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/A  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_2\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO_2\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/C  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[2\]/CLK  Timing_0/s_count\[2\]/Q  Timing_0/un1_s_count_I_46/A  Timing_0/un1_s_count_I_46/Y  Timing_0/un1_s_count_I_35/B  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_62/A  Data_Saving_0/FPGA_Buffer_0/XOR2_62/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/A  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/B  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[0\]/B  Science_0/ADC_READ_0/cnt_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/B  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[1\]/B  Science_0/ADC_READ_0/cnt_RNO\[1\]/Y  Science_0/ADC_READ_0/cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/B  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[2\]/B  Science_0/ADC_READ_0/cnt_RNO\[2\]/Y  Science_0/ADC_READ_0/cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/B  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[3\]/B  Science_0/ADC_READ_0/cnt_RNO\[3\]/Y  Science_0/ADC_READ_0/cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/B  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[4\]/B  Science_0/ADC_READ_0/cnt_RNO\[4\]/Y  Science_0/ADC_READ_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/B  General_Controller_0/uc_tx_substate_RNIF4312\[4\]/Y  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/A  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[1\]/C  General_Controller_0/uc_tx_nextstate_RNO\[1\]/Y  General_Controller_0/uc_tx_nextstate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNIV7MS\[2\]/C  GS_Readout_0/state_RNIV7MS\[2\]/Y  GS_Readout_0/send_RNO_8\[1\]/B  GS_Readout_0/send_RNO_8\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/B  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_0\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_0\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/subState_RNIR6R6_0\[0\]/A  GS_Readout_0/subState_RNIR6R6_0\[0\]/Y  GS_Readout_0/state_RNIJEMQ\[5\]/A  GS_Readout_0/state_RNIJEMQ\[5\]/Y  GS_Readout_0/state_RNICNE02\[5\]/A  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_22/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_RBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_16/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_16/Y  Data_Saving_0/FPGA_Buffer_0/AND3_2/A  Data_Saving_0/FPGA_Buffer_0/AND3_2/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/C  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_17/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_17/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time_RNO\[0\]/B  Timing_0/m_time_RNO\[0\]/Y  Timing_0/m_time\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[23\]/Y  Communications_0/UART_0/rx_state_RNO_0\[0\]/B  Communications_0/UART_0/rx_state_RNO_0\[0\]/Y  Communications_0/UART_0/rx_state_RNO\[0\]/A  Communications_0/UART_0/rx_state_RNO\[0\]/Y  Communications_0/UART_0/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[3\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_15/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_15/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_byte_RNIFBJG\[2\]/A  General_Controller_0/uc_rx_byte_RNIFBJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/B  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/C  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNID15S\[23\]/A  Communications_0/UART_1/rx_clk_count_RNID15S\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/C  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIHFT4\[1\]/B  General_Controller_0/uc_rx_byte_RNIHFT4\[1\]/Y  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/C  General_Controller_0/uc_rx_byte_RNIVGFB\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/A  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/A  General_Controller_0/uc_rx_substate_RNINCMB1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/B  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[16\]/CLK  Timekeeper_0/milliseconds\[16\]/Q  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/C  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIEV331\[4\]/A  General_Controller_0/uc_rx_state_RNIEV331\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJGD1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJGD1\[4\]/Y  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/A  General_Controller_0/uc_rx_substate_RNID6M64\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/A  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[2\]/CLK  Communications_0/UART_1/tx_clk_count\[2\]/Q  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/C  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[24\]/B  Communications_0/UART_0/rx_clk_count_RNO\[24\]/Y  Communications_0/UART_0/rx_clk_count\[24\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[24\]/B  Communications_0/UART_1/rx_clk_count_RNO\[24\]/Y  Communications_0/UART_1/rx_clk_count\[24\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_state_RNITKP11\[2\]/B  General_Controller_0/uc_rx_state_RNITKP11\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/A  General_Controller_0/uc_rx_state_0_RNI12LN4\[4\]/Y  General_Controller_0/uc_rx_state_RNI8475B\[2\]/C  General_Controller_0/uc_rx_state_RNI8475B\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/A  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[24\]/CLK  Communications_0/UART_1/rx_clk_count\[24\]/Q  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/S  Communications_0/UART_1/rx_clk_count_RNI2DKG\[24\]/Y  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/B  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/B  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIK6DL1\[4\]/A  General_Controller_0/uc_rx_state_0_RNIK6DL1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/C  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/S  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/S  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/S  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/S  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/S  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/S  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/S  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNIP12G\[6\]/B  General_Controller_0/uc_tx_state_RNIP12G\[6\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/S  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_clk_count_RNIH57I\[24\]/B  Communications_0/UART_1/rx_clk_count_RNIH57I\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_byte_RNIUEGN\[0\]/A  General_Controller_0/uc_rx_byte_RNIUEGN\[0\]/Y  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/A  General_Controller_0/uc_rx_byte_RNIE3T11\[0\]/Y  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/C  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/A  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_tx_substate_RNID3GH\[0\]/A  General_Controller_0/uc_tx_substate_RNID3GH\[0\]/Y  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/A  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/Y  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/C  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR3_0/A  Data_Saving_0/FPGA_Buffer_0/XOR3_0/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[3\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_11/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/A  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIFMD81\[3\]/B  General_Controller_0/uc_rx_state_RNIFMD81\[3\]/Y  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/B  General_Controller_0/uc_rx_state_RNIAGE67\[3\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/C  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[3\]/CLK  Science_0/DAC_SET_0/cnt\[3\]/Q  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/A  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_0_I_1/B  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[12\]/CLK  Timekeeper_0/milliseconds\[12\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_6\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_6\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[0\]/CLK  Science_0/ADC_READ_0/cnt\[0\]/Q  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/A  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/C  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[5\]/CLK  Science_0/ADC_READ_0/cnt\[5\]/Q  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/B  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/B  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIQHMD\[0\]/C  GS_Readout_0/subState_RNIQHMD\[0\]/Y  GS_Readout_0/state_RNO_2\[6\]/B  GS_Readout_0/state_RNO_2\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/A  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/un1_subState_I_1/B  GS_Readout_0/un1_subState_I_1/Y  GS_Readout_0/un1_subState_I_18/B  GS_Readout_0/un1_subState_I_18/Y  GS_Readout_0/subState_RNO\[1\]/A  GS_Readout_0/subState_RNO\[1\]/Y  GS_Readout_0/subState\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_17/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_17/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/A  Timekeeper_0/milliseconds_RNIF7QS4\[16\]/Y  Timekeeper_0/milliseconds_RNICH5L5\[18\]/B  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[7\]/B  General_Controller_0/uc_rx_byte_RNIV893\[7\]/Y  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/A  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/B  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIFBJG\[2\]/B  General_Controller_0/uc_rx_byte_RNIFBJG\[2\]/Y  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/B  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/C  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/old_1Hz_RNIHU4G1/C  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[19\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNO\[2\]/C  Communications_0/UART_1/tx_count_RNO\[2\]/Y  Communications_0/UART_1/tx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[10\]/CLK  Timekeeper_0/milliseconds\[10\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_0\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/subState_RNIR84H\[4\]/B  GS_Readout_0/subState_RNIR84H\[4\]/Y  GS_Readout_0/state_RNO\[0\]/A  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/uc_rx_substate_RNIS9351\[1\]/C  General_Controller_0/uc_rx_substate_RNIS9351\[1\]/Y  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/B  General_Controller_0/uc_rx_substate_RNIUBCE5\[1\]/Y  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/A  General_Controller_0/uc_rx_state_RNI7B3BB\[0\]/Y  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/C  General_Controller_0/uc_rx_state_RNI4LG5E\[2\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/A  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIK3RG1\[2\]/A  General_Controller_0/uc_rx_state_0_RNIK3RG1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/C  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/en_sensors_RNO_0/C  General_Controller_0/en_sensors_RNO_0/Y  General_Controller_0/en_sensors_RNO/A  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/uc_rx_byte_RNIKIT4\[4\]/A  General_Controller_0/uc_rx_byte_RNIKIT4\[4\]/Y  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/A  General_Controller_0/uc_rx_byte_RNICJ4D\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/B  General_Controller_0/uc_rx_state_0_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/C  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[17\]/CLK  Timekeeper_0/milliseconds\[17\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIGKCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIOUIF\[1\]/A  General_Controller_0/uc_rx_state_RNIOUIF\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/A  General_Controller_0/uc_tx_state_RNIGBD73\[5\]/Y  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/C  General_Controller_0/uc_tx_state_RNIP9I5C\[4\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/S  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[3\]/CLK  General_Controller_0/uc_tx_state\[3\]/Q  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/A  General_Controller_0/uc_tx_state_RNINV1G_0\[3\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/S  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/A  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_rx_state_RNIDOVP\[4\]/A  General_Controller_0/uc_rx_state_RNIDOVP\[4\]/Y  General_Controller_0/uc_tx_nextstate\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_state_RNO_0\[0\]/B  Communications_0/UART_1/tx_state_RNO_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/A  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[4\]/CLK  Communications_0/UART_1/tx_clk_count\[4\]/Q  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/C  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[4\]/CLK  Communications_0/UART_0/tx_clk_count\[4\]/Q  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/C  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[4\]/A  Communications_0/UART_1/tx_clk_count_RNO_0\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[4\]/A  Communications_0/UART_1/tx_clk_count_RNO\[4\]/Y  Communications_0/UART_1/tx_clk_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_25/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_25/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/B  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/Y  General_Controller_0/uc_rx_state_RNIODOB\[3\]/A  General_Controller_0/uc_rx_state_RNIODOB\[3\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/A  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNILU83\[1\]/B  General_Controller_0/uc_rx_byte_RNILU83\[1\]/Y  General_Controller_0/uc_rx_byte_RNI9TTK1\[1\]/C  General_Controller_0/uc_rx_byte_RNI9TTK1\[1\]/Y  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/B  General_Controller_0/uc_rx_byte_RNICG7HB\[1\]/Y  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/B  General_Controller_0/uc_rx_state_RNIHLBMS\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/C  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/un1_uc_rx_substate_I_1/A  General_Controller_0/un1_uc_rx_substate_I_1/Y  General_Controller_0/un1_uc_rx_substate_I_23/A  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_25/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_25/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_35/A  Data_Saving_0/FPGA_Buffer_0/XOR2_35/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/B  General_Controller_0/uc_rx_state_0_RNIV2UG\[2\]/Y  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/B  General_Controller_0/uc_rx_state_RNIAG4M\[4\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[4\]/Y  General_Controller_0/uc_tx_nextstate\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[21\]/CLK  Timekeeper_0/milliseconds\[21\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_6\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_6\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/uc_rx_byte_RNIV893\[7\]/A  General_Controller_0/uc_rx_byte_RNIV893\[7\]/Y  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/A  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/B  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_count\[3\]/CLK  Timing_0/s_count\[3\]/Q  Timing_0/un1_s_count_I_46/B  Timing_0/un1_s_count_I_46/Y  Timing_0/un1_s_count_I_35/B  Timing_0/un1_s_count_I_35/Y  Timing_0/un1_s_count_I_41/A  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/uc_rx_byte_0_RNIHQSL\[1\]/C  General_Controller_0/uc_rx_byte_0_RNIHQSL\[1\]/Y  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/C  General_Controller_0/uc_rx_byte_RNIUDP91\[2\]/Y  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/C  General_Controller_0/uc_rx_state_0_RNISS844\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/B  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNIT52G\[6\]/B  General_Controller_0/uc_tx_state_RNIT52G\[6\]/Y  General_Controller_0/uc_tx_state_RNI55111\[15\]/A  General_Controller_0/uc_tx_state_RNI55111\[15\]/Y  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/B  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/B  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[7\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[7\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/A  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_prev_state_0_a2_1_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0_a2_1_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_a2_1\[1\]/B  General_Controller_0/uc_rx_prev_state_0_a2_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNO\[8\]/B  Timekeeper_0/milliseconds_RNO\[8\]/Y  Timekeeper_0/milliseconds\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_15/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_15/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNO\[2\]/A  General_Controller_0/uc_rx_prev_state_RNO\[2\]/Y  General_Controller_0/uc_rx_prev_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNO\[3\]/A  General_Controller_0/uc_rx_prev_state_RNO\[3\]/Y  General_Controller_0/uc_rx_prev_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[13\]/CLK  Timekeeper_0/milliseconds\[13\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_5\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_5\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_15/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_15/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/A  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/state_RNIT70V\[1\]/B  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNO\[4\]/A  General_Controller_0/uc_rx_prev_state_RNO\[4\]/Y  General_Controller_0/uc_rx_prev_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/A  General_Controller_0/uc_rx_state_RNIR1JF\[2\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[2\]/C  General_Controller_0/uc_tx_nextstate_RNO\[2\]/Y  General_Controller_0/uc_tx_nextstate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNINJI92\[1\]/A  General_Controller_0/uc_rx_state_0_RNINJI92\[1\]/Y  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/C  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/C  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/A  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[5\]/A  Communications_0/UART_0/tx_clk_count_RNO\[5\]/Y  Communications_0/UART_0/tx_clk_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNO\[2\]/C  Communications_0/UART_0/tx_count_RNO\[2\]/Y  Communications_0/UART_0/tx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_count_RNO\[0\]/B  Timing_0/m_count_RNO\[0\]/Y  Timing_0/m_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[6\]/CLK  Communications_0/UART_0/tx_clk_count\[6\]/Q  Communications_0/UART_0/tx_clk_count_RNIE86O\[5\]/C  Communications_0/UART_0/tx_clk_count_RNIE86O\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNO_0\[6\]/B  General_Controller_0/state_seconds_RNO_0\[6\]/Y  General_Controller_0/state_seconds_RNO\[6\]/C  General_Controller_0/state_seconds_RNO\[6\]/Y  General_Controller_0/state_seconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA_0\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA_0\[2\]/Y  General_Controller_0/uc_rx_state_RNIS6H01\[2\]/A  General_Controller_0/uc_rx_state_RNIS6H01\[2\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/C  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNI15DD\[1\]/C  General_Controller_0/uc_rx_byte_RNI15DD\[1\]/Y  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/A  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/B  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[7\]/CLK  Communications_0/UART_0/tx_clk_count\[7\]/Q  Communications_0/UART_0/tx_clk_count_RNIE86O\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIE86O\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[6\]/CLK  Communications_0/UART_1/tx_clk_count\[6\]/Q  Communications_0/UART_1/tx_clk_count_RNIHOF31\[5\]/C  Communications_0/UART_1/tx_clk_count_RNIHOF31\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_tx_state_RNI55111\[15\]/C  General_Controller_0/uc_tx_state_RNI55111\[15\]/Y  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/B  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/B  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNI7JF8_0\[1\]/B  General_Controller_0/uc_rx_state_RNI7JF8_0\[1\]/Y  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/B  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/B  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNI7JF8\[1\]/B  General_Controller_0/uc_rx_state_RNI7JF8\[1\]/Y  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/B  General_Controller_0/uc_rx_state_RNI8SJG1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/A  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNIK6DL1\[4\]/B  General_Controller_0/uc_rx_state_0_RNIK6DL1\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/C  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[1\]/CLK  General_Controller_0/sweep_table_probe_id\[1\]/Q  General_Controller_0/sweep_table_probe_id_RNI2KFC\[1\]/C  General_Controller_0/sweep_table_probe_id_RNI2KFC\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/C  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_state_RNO_0\[0\]/B  Communications_0/UART_0/tx_state_RNO_0\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/A  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[20\]/CLK  Timekeeper_0/milliseconds\[20\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_1\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_1\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[14\]/CLK  General_Controller_0/state_seconds\[14\]/Q  General_Controller_0/state_seconds_RNI7GO93\[14\]/A  General_Controller_0/state_seconds_RNI7GO93\[14\]/Y  General_Controller_0/state_seconds_RNIID2F3\[15\]/B  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[7\]/CLK  Communications_0/UART_1/tx_clk_count\[7\]/Q  Communications_0/UART_1/tx_clk_count_RNIHOF31\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIHOF31\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/A  General_Controller_0/uc_rx_state_RNI2BPK\[2\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[6\]/A  General_Controller_0/uc_tx_nextstate_RNO\[6\]/Y  General_Controller_0/uc_tx_nextstate\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[5\]/CLK  General_Controller_0/uc_tx_state\[5\]/Q  General_Controller_0/uc_tx_state_RNIR32G\[5\]/A  General_Controller_0/uc_tx_state_RNIR32G\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/S  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/B  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[2\]/CLK  General_Controller_0/sweep_table_probe_id\[2\]/Q  General_Controller_0/sweep_table_probe_id_RNI2KFC\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI2KFC\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/C  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[13\]/CLK  General_Controller_0/uc_tx_state\[13\]/Q  General_Controller_0/uc_tx_state_RNI9V695\[13\]/A  General_Controller_0/uc_tx_state_RNI9V695\[13\]/Y  General_Controller_0/uc_tx_state_RNIBP338\[13\]/B  General_Controller_0/uc_tx_state_RNIBP338\[13\]/Y  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/A  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIVOIC2\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[2\]/B  Communications_0/UART_0/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_0/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_1\[3\]/A  General_Controller_0/flight_state_RNO_1\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/B  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[19\]/CLK  Timekeeper_0/milliseconds\[19\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_1\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_1\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[11\]/CLK  Timekeeper_0/milliseconds\[11\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_5\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_5\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/B  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[8\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNI9E731\[3\]/A  General_Controller_0/uc_rx_state_0_RNI9E731\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/A  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/C  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/A  General_Controller_0/uc_rx_substate_RNI05QO\[2\]/Y  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/B  General_Controller_0/uc_rx_substate_RNIUJ9J3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/C  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[29\]/CLK  Communications_0/UART_0/rx_clk_count\[29\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[29\]/CLK  Communications_0/UART_1/rx_clk_count\[29\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/B  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNIMBC2D\[4\]/C  GS_Readout_0/state_RNIMBC2D\[4\]/Y  GS_Readout_0/state_RNIJ1C5H\[4\]/A  GS_Readout_0/state_RNIJ1C5H\[4\]/Y  GS_Readout_0/send_RNO_2\[1\]/C  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/un1_uc_tx_substate_I_1/A  General_Controller_0/un1_uc_tx_substate_I_1/Y  General_Controller_0/un1_uc_tx_substate_I_23/A  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[24\]/CLK  Communications_0/UART_1/rx_clk_count\[24\]/Q  Communications_0/UART_1/rx_clk_count_RNIH57I\[24\]/C  Communications_0/UART_1/rx_clk_count_RNIH57I\[24\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/A  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[8\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[8\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/C  General_Controller_0/sweep_table_sweep_cnt_RNIS3VC1\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/C  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/S  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/uc_rx_substate_RNIU75K\[3\]/A  General_Controller_0/uc_rx_substate_RNIU75K\[3\]/Y  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/B  General_Controller_0/uc_rx_substate_RNI7UPV1\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/A  General_Controller_0/uc_rx_state_0_RNIJJ325\[4\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/B  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[0\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[0\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_8/C  Data_Saving_0/FPGA_Buffer_0/XNOR3_8/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_15\[5\]/S  General_Controller_0/uc_send_RNO_15\[5\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/B  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_17\[0\]/S  General_Controller_0/uc_send_RNO_17\[0\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/B  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_18\[1\]/S  General_Controller_0/uc_send_RNO_18\[1\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/B  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_17\[2\]/S  General_Controller_0/uc_send_RNO_17\[2\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/B  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_16\[3\]/S  General_Controller_0/uc_send_RNO_16\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/B  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_15\[6\]/S  General_Controller_0/uc_send_RNO_15\[6\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/B  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_15\[7\]/S  General_Controller_0/uc_send_RNO_15\[7\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/B  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_15\[4\]/S  General_Controller_0/uc_send_RNO_15\[4\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/B  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[5\]/CLK  Communications_0/UART_0/tx_clk_count\[5\]/Q  Communications_0/UART_0/tx_clk_count_RNIE86O\[5\]/A  Communications_0/UART_0/tx_clk_count_RNIE86O\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/A  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/C  General_Controller_0/uc_rx_byte_RNIE1I6\[1\]/Y  General_Controller_0/uc_rx_state_RNIODOB\[3\]/A  General_Controller_0/uc_rx_state_RNIODOB\[3\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/A  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI19S11\[4\]/B  General_Controller_0/uc_rx_state_0_RNI19S11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/A  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIUB351\[2\]/A  General_Controller_0/uc_rx_state_0_RNIUB351\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/B  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_8/A  Data_Saving_0/FPGA_Buffer_0/XNOR3_8/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/B  General_Controller_0/uc_rx_state_RNIHLCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/A  General_Controller_0/uc_rx_state_0_RNI7D4M\[0\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[0\]/A  General_Controller_0/uc_tx_nextstate_RNO\[0\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[8\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[8\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[5\]/CLK  General_Controller_0/sweep_table_probe_id\[5\]/Q  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/B  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNI9E731\[3\]/B  General_Controller_0/uc_rx_state_0_RNI9E731\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/A  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/C  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_9\[6\]/S  General_Controller_0/uc_send_RNO_9\[6\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/B  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_9\[4\]/S  General_Controller_0/uc_send_RNO_9\[4\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/B  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_11\[0\]/S  General_Controller_0/uc_send_RNO_11\[0\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/B  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_12\[1\]/S  General_Controller_0/uc_send_RNO_12\[1\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/B  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_11\[2\]/S  General_Controller_0/uc_send_RNO_11\[2\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/B  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_10\[3\]/S  General_Controller_0/uc_send_RNO_10\[3\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/B  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_9\[5\]/S  General_Controller_0/uc_send_RNO_9\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/B  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[0\]/CLK  General_Controller_0/uc_tx_state\[0\]/Q  General_Controller_0/uc_send_RNO_9\[7\]/S  General_Controller_0/uc_send_RNO_9\[7\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/B  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[5\]/CLK  Communications_0/UART_1/tx_clk_count\[5\]/Q  Communications_0/UART_1/tx_clk_count_RNIHOF31\[5\]/A  Communications_0/UART_1/tx_clk_count_RNIHOF31\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/A  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/A  General_Controller_0/uc_tx_substate_RNIBANV\[2\]/Y  General_Controller_0/uc_send_RNO_9\[0\]/A  General_Controller_0/uc_send_RNO_9\[0\]/Y  General_Controller_0/uc_send_RNO_4\[0\]/C  General_Controller_0/uc_send_RNO_4\[0\]/Y  General_Controller_0/uc_send_RNO_1\[0\]/A  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIHPAR\[3\]/A  General_Controller_0/uc_rx_state_0_RNIHPAR\[3\]/Y  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/C  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/B  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_count_RNO\[6\]/B  Timing_0/m_count_RNO\[6\]/Y  Timing_0/m_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_count_RNO\[5\]/B  Timing_0/m_count_RNO\[5\]/Y  Timing_0/m_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_count_RNO\[4\]/B  Timing_0/m_count_RNO\[4\]/Y  Timing_0/m_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_count_RNO\[3\]/B  Timing_0/m_count_RNO\[3\]/Y  Timing_0/m_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_count_RNO\[2\]/B  Timing_0/m_count_RNO\[2\]/Y  Timing_0/m_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIK3RG1\[2\]/C  General_Controller_0/uc_rx_state_0_RNIK3RG1\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/C  General_Controller_0/uc_rx_state_0_RNIITDV4\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/C  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/A  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[5\]/A  Communications_0/UART_1/tx_clk_count_RNO\[5\]/Y  Communications_0/UART_1/tx_clk_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/C  General_Controller_0/uc_rx_byte_RNI05QO\[0\]/Y  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/C  General_Controller_0/uc_rx_byte_RNIUJ9J3\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/C  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/B  General_Controller_0/uc_rx_state_0_RNIIIGQ2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/B  General_Controller_0/uc_rx_state_0_RNIHUD88\[3\]/Y  General_Controller_0/uc_rx_state_RNI1779D\[0\]/A  General_Controller_0/uc_rx_state_RNI1779D\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/A  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/A  Communications_0/UART_0/tx_clk_count_RNI6B6S\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[3\]/A  Communications_0/UART_0/tx_clk_count_RNO_0\[3\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[3\]/A  Communications_0/UART_0/tx_clk_count_RNO\[3\]/Y  Communications_0/UART_0/tx_clk_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/B  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/S  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNIE1I6\[0\]/B  General_Controller_0/uc_rx_byte_RNIE1I6\[0\]/Y  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/A  General_Controller_0/uc_rx_state_RNINCMB1\[1\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/B  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/C  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNI19S11\[4\]/A  General_Controller_0/uc_rx_state_0_RNI19S11\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/A  General_Controller_0/uc_rx_state_0_RNI5TOJ4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/B  General_Controller_0/uc_rx_state_0_RNIVUDOK\[2\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/A  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/S  General_Controller_0/uc_rx_byte_0_RNI2LPB1\[2\]/Y  General_Controller_0/uc_rx_state_RNID20H1\[4\]/B  General_Controller_0/uc_rx_state_RNID20H1\[4\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/A  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un1_subState_I_23/B  GS_Readout_0/un1_subState_I_23/Y  GS_Readout_0/un1_subState_I_24/A  GS_Readout_0/un1_subState_I_24/Y  GS_Readout_0/un1_subState_I_21/B  GS_Readout_0/un1_subState_I_21/Y  GS_Readout_0/subState_RNO\[3\]/A  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/uc_rx_byte_RNILU83_1\[1\]/B  General_Controller_0/uc_rx_byte_RNILU83_1\[1\]/Y  General_Controller_0/uc_rx_byte_RNITL1F\[3\]/A  General_Controller_0/uc_rx_byte_RNITL1F\[3\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/A  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[7\]/CLK  General_Controller_0/sweep_table_probe_id\[7\]/Q  General_Controller_0/sweep_table_probe_id_RNILMA8\[6\]/B  General_Controller_0/sweep_table_probe_id_RNILMA8\[6\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/A  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  Timing_0/s_time_3_I_59/B  Timing_0/s_time_3_I_59/Y  Timing_0/s_time_3_I_55/B  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/A  Communications_0/UART_0/rx_clk_count_RNII0PA\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/A  Communications_0/UART_0/rx_clk_count_RNI956B1\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/B  Communications_0/UART_0/rx_clk_count_RNIO2VL1\[24\]/Y  Communications_0/UART_0/rx_state_RNI9N452\[0\]/A  Communications_0/UART_0/rx_state_RNI9N452\[0\]/Y  Communications_0/UART_0/rx_rdy_RNO/B  Communications_0/UART_0/rx_rdy_RNO/Y  Communications_0/UART_0/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_WBINSYNC\[7\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_WBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[3\]/CLK  General_Controller_0/sweep_table_probe_id\[3\]/Q  General_Controller_0/sweep_table_probe_id_RNI2KFC\[1\]/A  General_Controller_0/sweep_table_probe_id_RNI2KFC\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/C  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/A  General_Controller_0/uc_rx_state_0_RNIQA8H3\[1\]/Y  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/A  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/B  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_15\[0\]/S  General_Controller_0/uc_send_RNO_15\[0\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/B  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_16\[1\]/S  General_Controller_0/uc_send_RNO_16\[1\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/B  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_15\[2\]/S  General_Controller_0/uc_send_RNO_15\[2\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/B  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_14\[3\]/S  General_Controller_0/uc_send_RNO_14\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/B  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_13\[5\]/S  General_Controller_0/uc_send_RNO_13\[5\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/B  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_13\[6\]/S  General_Controller_0/uc_send_RNO_13\[6\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/B  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_13\[7\]/S  General_Controller_0/uc_send_RNO_13\[7\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/B  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_13\[4\]/S  General_Controller_0/uc_send_RNO_13\[4\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/B  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIQ0JF\[3\]/A  General_Controller_0/uc_rx_state_RNIQ0JF\[3\]/Y  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/A  General_Controller_0/uc_rx_state_RNI1GJV2\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/C  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI9E731\[3\]/C  General_Controller_0/uc_rx_state_0_RNI9E731\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/A  General_Controller_0/uc_rx_state_0_RNIP8EO3\[3\]/Y  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/C  General_Controller_0/uc_rx_state_RNIB1GF8\[1\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/B  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[1\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[1\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/A  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNO\[2\]/C  General_Controller_0/uc_rx_prev_state_RNO\[2\]/Y  General_Controller_0/uc_rx_prev_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIDU331\[3\]/A  General_Controller_0/uc_rx_state_RNIDU331\[3\]/Y  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/A  General_Controller_0/uc_rx_state_RNIVCMC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/A  General_Controller_0/uc_rx_state_RNIE7BF9\[2\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/B  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/state_RNO_1\[4\]/C  Science_0/DAC_SET_0/state_RNO_1\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/C  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_12\[4\]/S  General_Controller_0/uc_send_RNO_12\[4\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/A  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_14\[0\]/S  General_Controller_0/uc_send_RNO_14\[0\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/A  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_15\[1\]/S  General_Controller_0/uc_send_RNO_15\[1\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/A  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_14\[2\]/S  General_Controller_0/uc_send_RNO_14\[2\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/A  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_13\[3\]/S  General_Controller_0/uc_send_RNO_13\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/A  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_12\[5\]/S  General_Controller_0/uc_send_RNO_12\[5\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/A  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_12\[6\]/S  General_Controller_0/uc_send_RNO_12\[6\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/A  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_send_RNO_12\[7\]/S  General_Controller_0/uc_send_RNO_12\[7\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/A  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNIA1KA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[2\]/B  Communications_0/UART_1/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_1/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[4\]/CLK  General_Controller_0/sweep_table_probe_id\[4\]/Q  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/A  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_1\[0\]/A  General_Controller_0/uc_rx_state_RNIFJCA_1\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/A  General_Controller_0/uc_rx_state_RNICTP43_0\[0\]/Y  General_Controller_0/uc_rx_state_RNISITJE\[2\]/C  General_Controller_0/uc_rx_state_RNISITJE\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[23\]/CLK  Timekeeper_0/milliseconds\[23\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_0\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_0\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_10\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/B  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/C  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/Y  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/B  General_Controller_0/uc_rx_state_RNICTP43_4\[0\]/Y  General_Controller_0/constant_bias_probe_id\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[25\]/CLK  Communications_0/UART_0/rx_clk_count\[25\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/B  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[25\]/Y  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/B  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/B  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[25\]/Y  Communications_0/UART_1/rx_state_RNI85IG\[1\]/B  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/B  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_19/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_4/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/B  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[0\]/CLK  Science_0/ADC_READ_0/cnt\[0\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/A  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/C  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[6\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_WBINSYNC\[6\]\/C  Data_Saving_0/FPGA_Buffer_0/\XOR3_WBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/A  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNINV1G\[3\]/B  General_Controller_0/uc_tx_state_RNINV1G\[3\]/Y  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/A  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/B  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_time\[1\]/CLK  Timing_0/s_time\[1\]/Q  Timing_0/s_time_3_I_56/B  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/B  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/Y  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/C  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[0\]/A  Communications_0/UART_1/tx_clk_count_RNO\[0\]/Y  Communications_0/UART_1/tx_clk_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/AO1_17/B  Data_Saving_0/FPGA_Buffer_0/AO1_17/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[2\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/B  General_Controller_0/constant_bias_probe_id_RNIFGS2\[6\]/Y  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/A  General_Controller_0/constant_bias_probe_id_RNIQSO5\[4\]/Y  General_Controller_0/un22_uc_tx_rdy/A  General_Controller_0/un22_uc_tx_rdy/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[6\]/CLK  General_Controller_0/sweep_table_probe_id\[6\]/Q  General_Controller_0/sweep_table_probe_id_RNILMA8\[6\]/A  General_Controller_0/sweep_table_probe_id_RNILMA8\[6\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/A  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/A  General_Controller_0/sweep_table_probe_id_RNITOR61\[1\]/Y  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/A  General_Controller_0/uc_rx_substate_RNIO47I4\[2\]/Y  General_Controller_0/sweep_table_read_value\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/A  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/S  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/B  Timekeeper_0/milliseconds_RNIFQ3I1\[6\]/Y  Timekeeper_0/milliseconds_RNO\[7\]/A  Timekeeper_0/milliseconds_RNO\[7\]/Y  Timekeeper_0/milliseconds\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_14\[5\]/S  General_Controller_0/uc_send_RNO_14\[5\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/A  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_14\[4\]/S  General_Controller_0/uc_send_RNO_14\[4\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/A  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_16\[0\]/S  General_Controller_0/uc_send_RNO_16\[0\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/A  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_17\[1\]/S  General_Controller_0/uc_send_RNO_17\[1\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/A  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_16\[2\]/S  General_Controller_0/uc_send_RNO_16\[2\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/A  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_15\[3\]/S  General_Controller_0/uc_send_RNO_15\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/A  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_14\[6\]/S  General_Controller_0/uc_send_RNO_14\[6\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/A  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_send_RNO_14\[7\]/S  General_Controller_0/uc_send_RNO_14\[7\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/A  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/XNOR3_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR3_8/Y  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/C  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_8/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/A  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[0\]/CLK  Timing_0/s_time\[0\]/Q  Timing_0/s_time_3_I_1/A  Timing_0/s_time_3_I_1/Y  Timing_0/s_time_3_I_56/A  Timing_0/s_time_3_I_56/Y  Timing_0/s_time_3_I_55/A  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_51/A  Timing_0/s_time_3_I_51/Y  Timing_0/s_time_3_I_36/B  Timing_0/s_time_3_I_36/Y  Timing_0/s_time\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/C  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/Y  Communications_0/UART_1/tx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[3\]/CLK  Communications_0/UART_0/tx_clk_count\[3\]/Q  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/B  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_prev_state_0_a2_1_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0_a2_1_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_a2_1\[1\]/B  General_Controller_0/uc_rx_prev_state_0_a2_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIOUIF\[1\]/B  General_Controller_0/uc_rx_state_RNIOUIF\[1\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/C  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_8\[4\]/S  General_Controller_0/uc_send_RNO_8\[4\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/A  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_8\[6\]/S  General_Controller_0/uc_send_RNO_8\[6\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/A  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_10\[0\]/S  General_Controller_0/uc_send_RNO_10\[0\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/A  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_11\[1\]/S  General_Controller_0/uc_send_RNO_11\[1\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/A  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_10\[2\]/S  General_Controller_0/uc_send_RNO_10\[2\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/A  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_9\[3\]/S  General_Controller_0/uc_send_RNO_9\[3\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/A  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_8\[5\]/S  General_Controller_0/uc_send_RNO_8\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/A  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_send_RNO_8\[7\]/S  General_Controller_0/uc_send_RNO_8\[7\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/A  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_state_RNO\[1\]/A  Communications_0/UART_0/tx_state_RNO\[1\]/Y  Communications_0/UART_0/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/A  Communications_0/UART_1/tx_clk_count_RNIBJK31\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[3\]/A  Communications_0/UART_1/tx_clk_count_RNO_0\[3\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[3\]/A  Communications_0/UART_1/tx_clk_count_RNO\[3\]/Y  Communications_0/UART_1/tx_clk_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/subState_RNIQHMD\[0\]/B  GS_Readout_0/subState_RNIQHMD\[0\]/Y  GS_Readout_0/state_RNO_2\[6\]/B  GS_Readout_0/state_RNO_2\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/A  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[4\]/C  Science_0/DAC_SET_0/state_RNO_0\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/A  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[2\]/CLK  Timing_0/s_time\[2\]/Q  Timing_0/s_time_3_I_59/A  Timing_0/s_time_3_I_59/Y  Timing_0/s_time_3_I_55/B  Timing_0/s_time_3_I_55/Y  Timing_0/s_time_3_I_53/A  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/C  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/Y  Communications_0/UART_0/rx_state_RNI0OMQ\[1\]/B  Communications_0/UART_0/rx_state_RNI0OMQ\[1\]/Y  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/A  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/B  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[7\]/CLK  General_Controller_0/constant_bias_probe_id\[7\]/Q  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/B  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/C  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNIJ9J71\[4\]/B  General_Controller_0/state_seconds_RNIJ9J71\[4\]/Y  General_Controller_0/state_seconds_RNO\[5\]/B  General_Controller_0/state_seconds_RNO\[5\]/Y  General_Controller_0/state_seconds\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/B  General_Controller_0/uc_rx_state_0_RNIDJ4M\[2\]/Y  General_Controller_0/uc_rx_prev_state_0_1_RNO\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1_RNO\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/B  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIJE4J\[7\]/B  GS_Readout_0/state_RNIJE4J\[7\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/B  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIJE4J\[7\]/B  GS_Readout_0/state_RNIJE4J\[7\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/B  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIJE4J\[7\]/B  GS_Readout_0/state_RNIJE4J\[7\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/B  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/B  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/C  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[7\]/B  Science_0/ADC_READ_0/cnt_RNO_0\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/A  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNI9N452\[0\]/B  Communications_0/UART_0/rx_state_RNI9N452\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/A  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[2\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[2\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/C  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/uc_rx_state_0_RNIUB351\[2\]/B  General_Controller_0/uc_rx_state_0_RNIUB351\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/B  General_Controller_0/uc_rx_state_0_RNIBU456\[2\]/Y  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/A  General_Controller_0/uc_rx_state_RNIL97AC\[1\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/B  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[0\]/A  Communications_0/UART_0/tx_clk_count_RNO\[0\]/Y  Communications_0/UART_0/tx_clk_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIT2V21\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[7\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[7\]/Y  General_Controller_0/sweep_table_sweep_cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/state_RNIAUUQ\[0\]/B  GS_Readout_0/state_RNIAUUQ\[0\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/A  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/C  General_Controller_0/uc_rx_prev_state_RNI1MIJ\[1\]/Y  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/B  General_Controller_0/uc_rx_state_0_RNITNUH3\[1\]/Y  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/C  General_Controller_0/uc_rx_substate_RNI3FUK6\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/A  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/uc_wen_RNO_3/B  General_Controller_0/uc_wen_RNO_3/Y  General_Controller_0/uc_wen_RNO_2/C  General_Controller_0/uc_wen_RNO_2/Y  General_Controller_0/uc_wen_RNO_1/A  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/C  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/Y  Communications_0/UART_0/tx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/A  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/C  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNIQ61O9\[4\]/B  GS_Readout_0/state_RNIQ61O9\[4\]/Y  GS_Readout_0/state_RNIEP6MN\[4\]/A  GS_Readout_0/state_RNIEP6MN\[4\]/Y  GS_Readout_0/send_RNO_5\[1\]/C  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_time_3_I_26/B  Timing_0/s_time_3_I_26/Y  Timing_0/s_time\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNO_1\[0\]/B  Communications_0/UART_0/tx_state_RNO_1\[0\]/Y  Communications_0/UART_0/tx_state_RNO_0\[0\]/C  Communications_0/UART_0/tx_state_RNO_0\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/A  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[1\]/CLK  General_Controller_0/uc_tx_state\[1\]/Q  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/B  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[25\]/B  Communications_0/UART_0/rx_clk_count_RNO\[25\]/Y  Communications_0/UART_0/rx_clk_count\[25\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[25\]/B  Communications_0/UART_1/rx_clk_count_RNO\[25\]/Y  Communications_0/UART_1/rx_clk_count\[25\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[7\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_WBINSYNC\[6\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR3_WBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/A  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ\[0\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/A  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[1\]/B  Communications_0/UART_1/rx_state_RNO\[1\]/Y  Communications_0/UART_1/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[2\]/CLK  General_Controller_0/constant_bias_probe_id\[2\]/Q  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/A  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/C  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/B  General_Controller_0/uc_tx_state_RNI2QSP2\[15\]/Y  General_Controller_0/uc_send_RNO_4\[2\]/B  General_Controller_0/uc_send_RNO_4\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/A  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/B  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/C  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/C  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/C  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[9\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINSYNC\[9\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_5/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_5/Y  Data_Saving_0/FPGA_Buffer_0/AND2_28/B  Data_Saving_0/FPGA_Buffer_0/AND2_28/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/A  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[3\]/CLK  General_Controller_0/flight_state\[3\]/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/B  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/old_1Hz_RNIHU4G1/C  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[19\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[2\]/CLK  General_Controller_0/constant_bias_probe_id\[2\]/Q  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/A  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/C  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[2\]/CLK  General_Controller_0/constant_bias_probe_id\[2\]/Q  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/A  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/C  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[2\]/CLK  General_Controller_0/constant_bias_probe_id\[2\]/Q  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/A  General_Controller_0/constant_bias_probe_id_RNIBCS2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/C  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[3\]/CLK  General_Controller_0/constant_bias_probe_id\[3\]/Q  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/B  General_Controller_0/constant_bias_probe_id_RNI78S2\[2\]/Y  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/A  General_Controller_0/constant_bias_probe_id_RNIACO5_0\[0\]/Y  General_Controller_0/un22_uc_tx_rdy/B  General_Controller_0/un22_uc_tx_rdy/Y  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/B  General_Controller_0/constant_bias_voltage_0_1_sqmuxa/Y  General_Controller_0/constant_bias_voltage_0\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIJ53N3\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ53N3\[0\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/A  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[7\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[7\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/subState_RNIQHMD\[0\]/A  GS_Readout_0/subState_RNIQHMD\[0\]/Y  GS_Readout_0/state_RNO_2\[6\]/B  GS_Readout_0/state_RNO_2\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/A  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR2_WBINSYNC\[5\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_7/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/C  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[4\]/CLK  Science_0/DAC_SET_0/cnt\[4\]/Q  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/A  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/B  Science_0/DAC_SET_0/state_RNI1MK4\[3\]/Y  Science_0/DAC_SET_0/un1_ADR_0_I_1/B  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[3\]/CLK  Communications_0/UART_1/tx_clk_count\[3\]/Q  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[36\]/S  General_Controller_0/status_bits_1_RNO\[36\]/Y  General_Controller_0/status_bits_1\[36\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[37\]/S  General_Controller_0/status_bits_1_RNO\[37\]/Y  General_Controller_0/status_bits_1\[37\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[44\]/S  General_Controller_0/status_bits_1_RNO\[44\]/Y  General_Controller_0/status_bits_1\[44\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[41\]/S  General_Controller_0/status_bits_1_RNO\[41\]/Y  General_Controller_0/status_bits_1\[41\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[40\]/S  General_Controller_0/status_bits_1_RNO\[40\]/Y  General_Controller_0/status_bits_1\[40\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[49\]/S  General_Controller_0/status_bits_1_RNO\[49\]/Y  General_Controller_0/status_bits_1\[49\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[48\]/S  General_Controller_0/status_bits_1_RNO\[48\]/Y  General_Controller_0/status_bits_1\[48\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[47\]/S  General_Controller_0/status_bits_1_RNO\[47\]/Y  General_Controller_0/status_bits_1\[47\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[46\]/S  General_Controller_0/status_bits_1_RNO\[46\]/Y  General_Controller_0/status_bits_1\[46\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[45\]/S  General_Controller_0/status_bits_1_RNO\[45\]/Y  General_Controller_0/status_bits_1\[45\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[43\]/S  General_Controller_0/status_bits_1_RNO\[43\]/Y  General_Controller_0/status_bits_1\[43\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[33\]/S  General_Controller_0/status_bits_1_RNO\[33\]/Y  General_Controller_0/status_bits_1\[33\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[51\]/S  General_Controller_0/status_bits_1_RNO\[51\]/Y  General_Controller_0/status_bits_1\[51\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[42\]/S  General_Controller_0/status_bits_1_RNO\[42\]/Y  General_Controller_0/status_bits_1\[42\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[50\]/S  General_Controller_0/status_bits_1_RNO\[50\]/Y  General_Controller_0/status_bits_1\[50\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/A  General_Controller_0/uc_rx_state_0_RNI12VJ2\[4\]/Y  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/B  General_Controller_0/uc_rx_state_0_RNI2B6M9\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/B  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNIA9NV_0\[3\]/B  General_Controller_0/uc_tx_substate_RNIA9NV_0\[3\]/Y  General_Controller_0/uc_send_RNO_9\[1\]/A  General_Controller_0/uc_send_RNO_9\[1\]/Y  General_Controller_0/uc_send_RNO_4\[1\]/B  General_Controller_0/uc_send_RNO_4\[1\]/Y  General_Controller_0/uc_send_RNO_1\[1\]/A  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[2\]/CLK  Science_0/ADC_READ_0/cnt\[2\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/C  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/C  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/subState_RNIKI3V\[4\]/B  GS_Readout_0/subState_RNIKI3V\[4\]/Y  GS_Readout_0/state_RNIVO7I1\[1\]/C  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[4\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/B  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[5\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[4\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_20/Y  Data_Saving_0/FPGA_Buffer_0/AND3_5/B  Data_Saving_0/FPGA_Buffer_0/AND3_5/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/C  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_WBINSYNC\[7\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_WBINSYNC\[7\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_17/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/B  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/un1_subState_I_16/B  GS_Readout_0/un1_subState_I_16/Y  GS_Readout_0/state_RNICGQI4\[2\]/C  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/A  General_Controller_0/uc_rx_state_RNIRBBB3_0\[1\]/Y  General_Controller_0/sweep_table_probe_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/A  General_Controller_0/uc_rx_state_RNIRBBB3\[1\]/Y  General_Controller_0/sweep_table_step_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[5\]/CLK  General_Controller_0/sweep_table_probe_id\[5\]/Q  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/B  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[63\]/S  General_Controller_0/status_bits_1_RNO\[63\]/Y  General_Controller_0/status_bits_1\[63\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[54\]/S  General_Controller_0/status_bits_1_RNO\[54\]/Y  General_Controller_0/status_bits_1\[54\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[55\]/S  General_Controller_0/status_bits_1_RNO\[55\]/Y  General_Controller_0/status_bits_1\[55\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[57\]/S  General_Controller_0/status_bits_1_RNO\[57\]/Y  General_Controller_0/status_bits_1\[57\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[59\]/S  General_Controller_0/status_bits_1_RNO\[59\]/Y  General_Controller_0/status_bits_1\[59\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[61\]/S  General_Controller_0/status_bits_1_RNO\[61\]/Y  General_Controller_0/status_bits_1\[61\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[62\]/S  General_Controller_0/status_bits_1_RNO\[62\]/Y  General_Controller_0/status_bits_1\[62\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[60\]/S  General_Controller_0/status_bits_1_RNO\[60\]/Y  General_Controller_0/status_bits_1\[60\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[58\]/S  General_Controller_0/status_bits_1_RNO\[58\]/Y  General_Controller_0/status_bits_1\[58\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[56\]/S  General_Controller_0/status_bits_1_RNO\[56\]/Y  General_Controller_0/status_bits_1\[56\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[53\]/S  General_Controller_0/status_bits_1_RNO\[53\]/Y  General_Controller_0/status_bits_1\[53\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1_RNO\[52\]/S  General_Controller_0/status_bits_1_RNO\[52\]/Y  General_Controller_0/status_bits_1\[52\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/un1_uc_rx_substate_I_28/A  General_Controller_0/un1_uc_rx_substate_I_28/Y  General_Controller_0/un1_uc_rx_substate_I_26/B  General_Controller_0/un1_uc_rx_substate_I_26/Y  General_Controller_0/un1_uc_rx_substate_I_20/B  General_Controller_0/un1_uc_rx_substate_I_20/Y  General_Controller_0/uc_rx_substate_RNO\[4\]/A  General_Controller_0/uc_rx_substate_RNO\[4\]/Y  General_Controller_0/uc_rx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/S  Communications_0/UART_0/rx_state_RNI1Q3R3\[0\]/Y  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/B  Communications_0/UART_0/rx_state_RNIOJPB6\[0\]/Y  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/B  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_WBINSYNC\[6\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR3_WBINSYNC\[6\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_15/Y  Data_Saving_0/FPGA_Buffer_0/AND2_63/A  Data_Saving_0/FPGA_Buffer_0/AND2_63/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/A  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/B  General_Controller_0/uc_rx_state_RNIFJCA\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_a2_0\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i_a2_0\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/B  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_wen_RNO_3/A  General_Controller_0/uc_wen_RNO_3/Y  General_Controller_0/uc_wen_RNO_2/C  General_Controller_0/uc_wen_RNO_2/Y  General_Controller_0/uc_wen_RNO_1/A  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[5\]/CLK  General_Controller_0/sweep_table_probe_id\[5\]/Q  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/B  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/B  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNI55111\[15\]/B  General_Controller_0/uc_tx_state_RNI55111\[15\]/Y  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/B  General_Controller_0/uc_tx_state_RNIB96I3\[15\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/B  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/C  General_Controller_0/uc_rx_prev_state_RNI3OIJ\[2\]/Y  General_Controller_0/uc_rx_prev_state_RNI2TCU2\[2\]/A  General_Controller_0/uc_rx_prev_state_RNI2TCU2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/A  General_Controller_0/uc_rx_state_0_RNIHA1D7\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/C  General_Controller_0/uc_rx_state_0_RNIEQ7OJ\[0\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/B  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/B  Communications_0/UART_0/rx_state_RNI9N452_0\[0\]/Y  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/B  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/C  Data_Saving_0/FPGA_Buffer_0/\XOR3_RBINSYNC\[8\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_12/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_12/Y  Data_Saving_0/FPGA_Buffer_0/AND2_28/A  Data_Saving_0/FPGA_Buffer_0/AND2_28/Y  Data_Saving_0/FPGA_Buffer_0/AND3_1/A  Data_Saving_0/FPGA_Buffer_0/AND3_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNI0BP72\[5\]/A  GS_Readout_0/state_RNI0BP72\[5\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/C  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[4\]/CLK  Communications_0/UART_0/tx_clk_count\[4\]/Q  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/C  Communications_0/UART_0/tx_clk_count_RNILBAC1\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/B  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/B  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNIAUUQ\[0\]/A  GS_Readout_0/state_RNIAUUQ\[0\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/A  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[2\]/B  General_Controller_0/uc_tx_substate_RNI98NV\[2\]/Y  General_Controller_0/uc_send_RNO_9\[2\]/A  General_Controller_0/uc_send_RNO_9\[2\]/Y  General_Controller_0/uc_send_RNO_4\[2\]/A  General_Controller_0/uc_send_RNO_4\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/A  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/C  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/B  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[18\]/CLK  Timekeeper_0/milliseconds\[18\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/B  Communications_0/UART_1/tx_clk_count_RNIJ94R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/B  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[1\]/A  Communications_0/UART_1/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_1/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/B  Communications_0/UART_1/rx_state_RNIKDST_0\[0\]/Y  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/B  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/C  General_Controller_0/uc_rx_byte_RNIIFEP\[2\]/Y  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/B  General_Controller_0/uc_rx_byte_RNI75EQ3\[2\]/Y  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/B  General_Controller_0/uc_rx_byte_RNI88M2E\[2\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/B  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[2\]/CLK  General_Controller_0/uc_tx_state\[2\]/Q  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/B  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[4\]/S  General_Controller_0/uc_send_RNO_1\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/B  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO_1\[0\]/B  Communications_0/UART_1/tx_state_RNO_1\[0\]/Y  Communications_0/UART_1/tx_state_RNO_0\[0\]/C  Communications_0/UART_1/tx_state_RNO_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/A  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/m_count_RNI7VJJ\[0\]/A  Timing_0/m_count_RNI7VJJ\[0\]/Y  Timing_0/m_count_RNIG0871\[1\]/B  Timing_0/m_count_RNIG0871\[1\]/Y  Timing_0/m_count_RNICDGE2\[1\]/A  Timing_0/m_count_RNICDGE2\[1\]/Y  Timing_0/m_time\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/un1_uc_tx_substate_I_23/B  General_Controller_0/un1_uc_tx_substate_I_23/Y  General_Controller_0/un1_uc_tx_substate_I_26/A  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/uc_rx_byte_RNIMV83_0\[0\]/A  General_Controller_0/uc_rx_byte_RNIMV83_0\[0\]/Y  General_Controller_0/uc_rx_byte_RNIE1I6_0\[1\]/B  General_Controller_0/uc_rx_byte_RNIE1I6_0\[1\]/Y  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/A  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/A  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/command_RNIC48P\[6\]/B  General_Controller_0/command_RNIC48P\[6\]/Y  General_Controller_0/command_RNIO4R41\[7\]/A  General_Controller_0/command_RNIO4R41\[7\]/Y  General_Controller_0/command_RNIAV0S1\[3\]/B  General_Controller_0/command_RNIAV0S1\[3\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/B  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_3\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO\[4\]/C  General_Controller_0/flight_state_RNO\[4\]/Y  General_Controller_0/flight_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[1\]/CLK  General_Controller_0/uc_rx_prev_state\[1\]/Q  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/C  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/A  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/B  General_Controller_0/uc_rx_byte_RNIUHI6\[5\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/B  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/un1_uc_rx_substate_I_23/B  General_Controller_0/un1_uc_rx_substate_I_23/Y  General_Controller_0/un1_uc_rx_substate_I_24/A  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[1\]/A  Communications_0/UART_0/tx_clk_count_RNO_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[1\]/B  Communications_0/UART_0/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_0/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[2\]/A  Communications_0/UART_0/tx_clk_count_RNO_0\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[2\]/A  Communications_0/UART_0/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_0/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_3\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_3\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/C  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/B  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[5\]/CLK  General_Controller_0/sweep_table_probe_id\[5\]/Q  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/B  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIQHMD\[0\]/C  GS_Readout_0/subState_RNIQHMD\[0\]/Y  GS_Readout_0/state_RNO_2\[5\]/B  GS_Readout_0/state_RNO_2\[5\]/Y  GS_Readout_0/state_RNO\[5\]/C  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[2\]/A  General_Controller_0/uc_tx_substate_RNI98NV\[2\]/Y  General_Controller_0/uc_send_RNO_9\[2\]/A  General_Controller_0/uc_send_RNO_9\[2\]/Y  General_Controller_0/uc_send_RNO_4\[2\]/A  General_Controller_0/uc_send_RNO_4\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/A  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA_1\[3\]/Y  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/C  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/A  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/B  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/A  General_Controller_0/uc_tx_state_RNIENVO2\[2\]/Y  General_Controller_0/uc_send_RNO_1\[4\]/S  General_Controller_0/uc_send_RNO_1\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/B  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[4\]/B  Communications_0/UART_1/rx_byte_RNO\[4\]/Y  Communications_0/UART_1/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[6\]/B  Communications_0/UART_1/rx_byte_RNO\[6\]/Y  Communications_0/UART_1/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[5\]/B  Communications_0/UART_1/rx_byte_RNO\[5\]/Y  Communications_0/UART_1/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[3\]/B  Communications_0/UART_1/rx_byte_RNO\[3\]/Y  Communications_0/UART_1/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[2\]/B  Communications_0/UART_1/rx_byte_RNO\[2\]/Y  Communications_0/UART_1/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[1\]/B  Communications_0/UART_1/rx_byte_RNO\[1\]/Y  Communications_0/UART_1/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI85IG\[1\]/A  Communications_0/UART_1/rx_state_RNI85IG\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[0\]/B  Communications_0/UART_1/rx_byte_RNO\[0\]/Y  Communications_0/UART_1/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNITL1F\[3\]/C  General_Controller_0/uc_rx_byte_RNITL1F\[3\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/A  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/B  Communications_0/UART_0/rx_clk_count_RNI6K3U2\[23\]/Y  Communications_0/UART_0/rx_state_RNO\[1\]/B  Communications_0/UART_0/rx_state_RNO\[1\]/Y  Communications_0/UART_0/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/B  Communications_0/UART_0/tx_clk_count_RNIEP981\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/B  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[1\]/A  Communications_0/UART_0/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_0/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[5\]/CLK  General_Controller_0/sweep_table_probe_id\[5\]/Q  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/B  General_Controller_0/sweep_table_probe_id_RNIHIA8\[4\]/Y  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/B  General_Controller_0/sweep_table_probe_id_RNI8T4T\[1\]/Y  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/B  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_count\[4\]/CLK  Timing_0/s_count\[4\]/Q  Timing_0/un1_s_count_I_49/A  Timing_0/un1_s_count_I_49/Y  Timing_0/un1_s_count_I_41/B  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/S  General_Controller_0/uc_tx_state_RNICQDLC\[2\]/Y  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/A  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[28\]/CLK  Communications_0/UART_0/rx_clk_count\[28\]/Q  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/A  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[28\]/CLK  Communications_0/UART_1/rx_clk_count\[28\]/Q  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/C  General_Controller_0/uc_rx_state_RNIOFAQ4\[4\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/C  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_state_RNIIMCA_0\[3\]/B  General_Controller_0/uc_rx_state_RNIIMCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[1\]/CLK  General_Controller_0/constant_bias_probe_id\[1\]/Q  General_Controller_0/constant_bias_probe_id_RNIRCA4\[3\]/C  General_Controller_0/constant_bias_probe_id_RNIRCA4\[3\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/C  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_prev_state_0_0_RNO\[1\]/A  General_Controller_0/uc_rx_prev_state_0_0_RNO\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[4\]/CLK  Communications_0/UART_1/tx_clk_count\[4\]/Q  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/C  Communications_0/UART_1/tx_clk_count_RNISJ9R1\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/B  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Timing_0/m_time_RNIRI0O\[1\]/C  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNII4181\[4\]/B  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNIVE1G1\[5\]/A  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[7\]/B  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/A  General_Controller_0/uc_rx_substate_RNIQLPL1\[2\]/Y  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/A  General_Controller_0/uc_rx_state_RNI53FK8\[4\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/A  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[14\]/CLK  Timekeeper_0/milliseconds\[14\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[16\]/CLK  Timekeeper_0/milliseconds\[16\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_8\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[2\]/CLK  Timekeeper_0/milliseconds\[2\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/B  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/B  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU\[0\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/A  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/rx_state_RNO\[1\]/A  Communications_0/UART_0/rx_state_RNO\[1\]/Y  Communications_0/UART_0/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/cnt_RNO\[3\]/B  Science_0/DAC_SET_0/cnt_RNO\[3\]/Y  Science_0/DAC_SET_0/cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/cnt_RNO\[4\]/B  Science_0/DAC_SET_0/cnt_RNO\[4\]/Y  Science_0/DAC_SET_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/cnt_RNO\[1\]/B  Science_0/DAC_SET_0/cnt_RNO\[1\]/Y  Science_0/DAC_SET_0/cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/cnt_RNO\[2\]/B  Science_0/DAC_SET_0/cnt_RNO\[2\]/Y  Science_0/DAC_SET_0/cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNI52GQ\[0\]/A  Communications_0/UART_1/rx_state_RNI52GQ\[0\]/Y  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/A  Communications_0/UART_1/rx_state_RNI7F4B1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[1\]/B  Communications_0/UART_1/rx_state_RNO\[1\]/Y  Communications_0/UART_1/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/led1_RNO_1/A  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[15\]/CLK  General_Controller_0/state_seconds\[15\]/Q  General_Controller_0/state_seconds_RNIID2F3\[15\]/A  General_Controller_0/state_seconds_RNIID2F3\[15\]/Y  General_Controller_0/state_seconds_RNIUBCK3\[16\]/B  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/B  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/S  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/B  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/S  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/B  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/S  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/B  General_Controller_0/uc_tx_state_RNIHVHE4\[4\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/S  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIBNC61\[1\]/A  General_Controller_0/uc_rx_state_0_RNIBNC61\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/A  General_Controller_0/uc_rx_state_0_RNIVLJR3\[1\]/Y  General_Controller_0/sweep_table_samples_per_step\[15\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG_0\[3\]/A  General_Controller_0/uc_rx_state_0_RNI48UG_0\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/B  General_Controller_0/uc_rx_state_0_RNIILJB2\[2\]/Y  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/A  General_Controller_0/uc_rx_state_0_RNIIA1M7\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/C  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/uc_wen_RNO_3/C  General_Controller_0/uc_wen_RNO_3/Y  General_Controller_0/uc_wen_RNO_2/C  General_Controller_0/uc_wen_RNO_2/Y  General_Controller_0/uc_wen_RNO_1/A  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[18\]/CLK  Timekeeper_0/milliseconds\[18\]/Q  Timekeeper_0/milliseconds_RNICH5L5\[18\]/C  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/send_RNO_8\[1\]/C  GS_Readout_0/send_RNO_8\[1\]/Y  GS_Readout_0/send_RNO_5\[1\]/B  GS_Readout_0/send_RNO_5\[1\]/Y  GS_Readout_0/send_RNO_2\[1\]/A  GS_Readout_0/send_RNO_2\[1\]/Y  GS_Readout_0/send_RNO\[1\]/C  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/B  General_Controller_0/uc_tx_state_RNIUJAAK\[13\]/Y  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/A  General_Controller_0/uc_rx_state_0_RNIJ1E3I1\[0\]/Y  General_Controller_0/uc_tx_state\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[0\]/B  Timing_0/s_count_RNO\[0\]/Y  Timing_0/s_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[1\]/B  Timing_0/s_count_RNO\[1\]/Y  Timing_0/s_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[3\]/B  Timing_0/s_count_RNO\[3\]/Y  Timing_0/s_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[4\]/B  Timing_0/s_count_RNO\[4\]/Y  Timing_0/s_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[5\]/B  Timing_0/s_count_RNO\[5\]/Y  Timing_0/s_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[6\]/B  Timing_0/s_count_RNO\[6\]/Y  Timing_0/s_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/s_count_RNIKC7H\[1\]/B  Timing_0/s_count_RNIKC7H\[1\]/Y  Timing_0/s_count_RNIF0F21\[7\]/C  Timing_0/s_count_RNIF0F21\[7\]/Y  Timing_0/s_count_RNISUT42\[0\]/B  Timing_0/s_count_RNISUT42\[0\]/Y  Timing_0/s_count_RNO\[7\]/B  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[0\]/CLK  General_Controller_0/uc_rx_prev_state\[0\]/Q  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/C  General_Controller_0/uc_rx_state_0_RNIKHTE1\[1\]/Y  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/C  General_Controller_0/uc_rx_state_0_RNIB4ST8\[1\]/Y  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/B  General_Controller_0/uc_rx_state_RNI2JKG21\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_state_RNIPIIA\[15\]/B  General_Controller_0/uc_tx_state_RNIPIIA\[15\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/Y  General_Controller_0/uc_send_RNO_1\[6\]/A  General_Controller_0/uc_send_RNO_1\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/B  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[0\]/CLK  Timing_0/m_time\[0\]/Q  Timing_0/m_time_RNIRI0O\[1\]/B  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNII4181\[4\]/B  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNIVE1G1\[5\]/A  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[7\]/B  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/A  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[27\]/CLK  Communications_0/UART_1/rx_clk_count\[27\]/Q  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/A  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[1\]/A  Communications_0/UART_1/tx_clk_count_RNO_0\[1\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[1\]/B  Communications_0/UART_1/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_1/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[2\]/A  Communications_0/UART_1/tx_clk_count_RNO_0\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[2\]/A  Communications_0/UART_1/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_1/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIODOB\[3\]/B  General_Controller_0/uc_rx_state_RNIODOB\[3\]/Y  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/A  General_Controller_0/uc_rx_state_RNID3OC3\[3\]/Y  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/C  General_Controller_0/uc_rx_state_RNIJP48K\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/C  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[2\]/CLK  General_Controller_0/uc_rx_state\[2\]/Q  General_Controller_0/uc_rx_state_RNIMRLS\[2\]/A  General_Controller_0/uc_rx_state_RNIMRLS\[2\]/Y  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/A  General_Controller_0/uc_rx_state_RNIAQSH3\[2\]/Y  General_Controller_0/sweep_table_sample_skip\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5\[0\]/A  Communications_0/UART_1/tx_state_RNI9A5\[0\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/A  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[6\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_state_RNITMAD\[0\]/B  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/B  General_Controller_0/uc_rx_state_0_RNII40T3\[2\]/Y  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/B  General_Controller_0/uc_rx_state_0_RNITUVMB\[2\]/Y  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/A  General_Controller_0/uc_rx_state_0_RNI4J8NV\[2\]/Y  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/A  General_Controller_0/uc_rx_state_RNIFNT9M1\[4\]/Y  General_Controller_0/uc_rx_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/uc_send_RNO_14\[0\]/A  General_Controller_0/uc_send_RNO_14\[0\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/A  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[17\]/CLK  Timekeeper_0/milliseconds\[17\]/Q  Timekeeper_0/milliseconds_RNICH5L5\[18\]/A  Timekeeper_0/milliseconds_RNICH5L5\[18\]/Y  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/B  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_10/B  Timing_0/un1_m_count_1_I_10/Y  Timing_0/un1_m_count_1_I_11/B  Timing_0/un1_m_count_1_I_11/Y  Timing_0/un1_m_count_1_I_12/A  Timing_0/un1_m_count_1_I_12/Y  Timing_0/m_count_RNO\[4\]/A  Timing_0/m_count_RNO\[4\]/Y  Timing_0/m_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/S  Communications_0/UART_0/rx_state_RNI1Q3R3_0\[0\]/Y  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/B  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[30\]/C  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/S  Communications_0/UART_1/rx_state_RNIMQGE1\[0\]/Y  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/B  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNID20H1\[4\]/A  General_Controller_0/uc_rx_state_RNID20H1\[4\]/Y  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/A  General_Controller_0/uc_rx_state_RNI2OVH4\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/C  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[8\]/CLK  Communications_0/UART_0/tx_clk_count\[8\]/Q  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/C  Communications_0/UART_0/tx_clk_count_RNIO6I82\[8\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/C  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/led1_RNO_5/A  General_Controller_0/led1_RNO_5/Y  General_Controller_0/led1_RNO_3/C  General_Controller_0/led1_RNO_3/Y  General_Controller_0/led1_RNO_1/B  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[0\]/B  Communications_0/UART_0/rx_byte_RNO\[0\]/Y  Communications_0/UART_0/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[1\]/B  Communications_0/UART_0/rx_byte_RNO\[1\]/Y  Communications_0/UART_0/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[2\]/B  Communications_0/UART_0/rx_byte_RNO\[2\]/Y  Communications_0/UART_0/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[4\]/B  Communications_0/UART_0/rx_byte_RNO\[4\]/Y  Communications_0/UART_0/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[5\]/B  Communications_0/UART_0/rx_byte_RNO\[5\]/Y  Communications_0/UART_0/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[6\]/B  Communications_0/UART_0/rx_byte_RNO\[6\]/Y  Communications_0/UART_0/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/A  Communications_0/UART_0/rx_state_RNI5NUP\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[3\]/B  Communications_0/UART_0/rx_byte_RNO\[3\]/Y  Communications_0/UART_0/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/B  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  General_Controller_0/en_sensors_0_0_o3/B  General_Controller_0/en_sensors_0_0_o3/Y  General_Controller_0/en_sensors_RNO_4/A  General_Controller_0/en_sensors_RNO_4/Y  General_Controller_0/en_sensors_RNO_1/C  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[8\]/CLK  Communications_0/UART_1/tx_clk_count\[8\]/Q  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/C  Communications_0/UART_1/tx_clk_count_RNI1NEA3\[8\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/C  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/send_RNO_4\[2\]/C  GS_Readout_0/send_RNO_4\[2\]/Y  GS_Readout_0/send_RNO_2\[2\]/A  GS_Readout_0/send_RNO_2\[2\]/Y  GS_Readout_0/send_RNO_0\[2\]/C  GS_Readout_0/send_RNO_0\[2\]/Y  GS_Readout_0/send_RNO\[2\]/A  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNI3ABU\[0\]/A  Communications_0/UART_0/rx_state_RNI3ABU\[0\]/Y  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/A  Communications_0/UART_0/rx_state_RNIRCAK2\[0\]/Y  Communications_0/UART_0/rx_state_RNO\[1\]/A  Communications_0/UART_0/rx_state_RNO\[1\]/Y  Communications_0/UART_0/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNIB64J\[2\]/B  GS_Readout_0/state_RNIB64J\[2\]/Y  GS_Readout_0/state_RNIVO7I1\[2\]/B  GS_Readout_0/state_RNIVO7I1\[2\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/A  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/uc_send_RNO_10\[1\]/B  General_Controller_0/uc_send_RNO_10\[1\]/Y  General_Controller_0/uc_send_RNO_4\[1\]/C  General_Controller_0/uc_send_RNO_4\[1\]/Y  General_Controller_0/uc_send_RNO_1\[1\]/A  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[5\]/CLK  Timing_0/s_count\[5\]/Q  Timing_0/un1_s_count_I_49/B  Timing_0/un1_s_count_I_49/Y  Timing_0/un1_s_count_I_41/B  Timing_0/un1_s_count_I_41/Y  Timing_0/un1_s_count_I_44/A  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[6\]/CLK  Timing_0/s_time\[6\]/Q  Timing_0/s_time_3_I_58/A  Timing_0/s_time_3_I_58/Y  Timing_0/s_time_3_I_61/B  Timing_0/s_time_3_I_61/Y  Timing_0/s_time_3_I_53/B  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/state_RNO_0\[5\]/B  GS_Readout_0/state_RNO_0\[5\]/Y  GS_Readout_0/state_RNO\[5\]/A  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_tx_substate_RNI98NV\[2\]/B  General_Controller_0/uc_tx_substate_RNI98NV\[2\]/Y  General_Controller_0/uc_send_RNO_4\[3\]/B  General_Controller_0/uc_send_RNO_4\[3\]/Y  General_Controller_0/uc_send_RNO_1\[3\]/A  General_Controller_0/uc_send_RNO_1\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/B  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5\[0\]/A  Communications_0/UART_1/tx_state_RNI9A5\[0\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/A  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_count_RNO\[1\]/C  Communications_0/UART_1/tx_count_RNO\[1\]/Y  Communications_0/UART_1/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5\[0\]/A  Communications_0/UART_1/tx_state_RNI9A5\[0\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/A  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_count_RNO\[0\]/C  Communications_0/UART_1/tx_count_RNO\[0\]/Y  Communications_0/UART_1/tx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/subState_RNIVAR6\[3\]/B  GS_Readout_0/subState_RNIVAR6\[3\]/Y  GS_Readout_0/subState_RNIST8A\[0\]/B  GS_Readout_0/subState_RNIST8A\[0\]/Y  GS_Readout_0/state_RNO_1\[4\]/C  GS_Readout_0/state_RNO_1\[4\]/Y  GS_Readout_0/state_RNO\[4\]/B  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[22\]/CLK  Timekeeper_0/milliseconds\[22\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0_9\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_0\[1\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/B  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[2\]/CLK  Timing_0/m_count\[2\]/Q  Timing_0/un1_m_count_1_I_10/C  Timing_0/un1_m_count_1_I_10/Y  Timing_0/un1_m_count_1_I_11/B  Timing_0/un1_m_count_1_I_11/Y  Timing_0/un1_m_count_1_I_12/A  Timing_0/un1_m_count_1_I_12/Y  Timing_0/m_count_RNO\[4\]/A  Timing_0/m_count_RNO\[4\]/Y  Timing_0/m_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNO_6\[6\]/A  GS_Readout_0/state_RNO_6\[6\]/Y  GS_Readout_0/state_RNO_3\[6\]/B  GS_Readout_0/state_RNO_3\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/B  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_rx_state_0_RNI3QE21\[0\]/C  General_Controller_0/uc_rx_state_0_RNI3QE21\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/B  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNO_0\[2\]/C  Science_0/ADC_READ_0/state_RNO_0\[2\]/Y  Science_0/ADC_READ_0/state_RNO\[2\]/C  Science_0/ADC_READ_0/state_RNO\[2\]/Y  Science_0/ADC_READ_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[4\]/CLK  Timing_0/s_time\[4\]/Q  Timing_0/s_time_3_I_60/A  Timing_0/s_time_3_I_60/Y  Timing_0/s_time_3_I_61/A  Timing_0/s_time_3_I_61/Y  Timing_0/s_time_3_I_53/B  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[3\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[3\]/Q  General_Controller_0/uc_send_RNO_13\[3\]/A  General_Controller_0/uc_send_RNO_13\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/A  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[5\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[5\]/Q  General_Controller_0/uc_send_RNO_12\[5\]/A  General_Controller_0/uc_send_RNO_12\[5\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/A  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[7\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[7\]/Q  General_Controller_0/uc_send_RNO_12\[7\]/A  General_Controller_0/uc_send_RNO_12\[7\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/A  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO_1\[1\]/B  Communications_0/UART_0/tx_clk_count_RNO_1\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[1\]/C  Communications_0/UART_0/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_0/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/B  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/state_RNO_6\[6\]/B  GS_Readout_0/state_RNO_6\[6\]/Y  GS_Readout_0/state_RNO_3\[6\]/B  GS_Readout_0/state_RNO_3\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/B  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[9\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[9\]/Q  General_Controller_0/uc_send_RNO_16\[1\]/A  General_Controller_0/uc_send_RNO_16\[1\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/B  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[11\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[11\]/Q  General_Controller_0/uc_send_RNO_14\[3\]/A  General_Controller_0/uc_send_RNO_14\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/B  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[13\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[13\]/Q  General_Controller_0/uc_send_RNO_13\[5\]/A  General_Controller_0/uc_send_RNO_13\[5\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/B  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[1\]/CLK  Science_0/ADC_READ_0/state\[1\]/Q  Science_0/ADC_READ_0/state_RNIT70V\[1\]/A  Science_0/ADC_READ_0/state_RNIT70V\[1\]/Y  Science_0/ADC_READ_0/state_RNI37631\[6\]/A  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[2\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[2\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/A  Data_Saving_0/FPGA_Buffer_0/\XNOR3_WBINSYNC\[2\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_10/Y  Data_Saving_0/FPGA_Buffer_0/AND3_6/C  Data_Saving_0/FPGA_Buffer_0/AND3_6/Y  Data_Saving_0/FPGA_Buffer_0/AND3_7/B  Data_Saving_0/FPGA_Buffer_0/AND3_7/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/A  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[28\]/CLK  Communications_0/UART_0/rx_clk_count\[28\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[28\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/B  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[28\]/CLK  Communications_0/UART_1/rx_clk_count\[28\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[28\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/B  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNILV684\[1\]/A  GS_Readout_0/state_RNILV684\[1\]/Y  GS_Readout_0/send_RNO_2\[0\]/C  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[17\]/CLK  General_Controller_0/state_seconds\[17\]/Q  General_Controller_0/exp_adc_reset_RNO_11/B  General_Controller_0/exp_adc_reset_RNO_11/Y  General_Controller_0/exp_adc_reset_RNO_9/A  General_Controller_0/exp_adc_reset_RNO_9/Y  General_Controller_0/exp_adc_reset_RNO_4/C  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[2\]/CLK  Science_0/ADC_READ_0/cnt\[2\]/Q  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/B  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/C  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[9\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[9\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/A  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04\[1\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/A  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/C  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_count_RNO_1\[0\]/B  Communications_0/UART_1/rx_count_RNO_1\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/S  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_10/B  Timing_0/un1_m_count_1_I_10/Y  Timing_0/un1_m_count_1_I_16/A  Timing_0/un1_m_count_1_I_16/Y  Timing_0/un1_m_count_1_I_17/A  Timing_0/un1_m_count_1_I_17/Y  Timing_0/m_count_RNO\[6\]/A  Timing_0/m_count_RNO\[6\]/Y  Timing_0/m_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_10/B  Timing_0/un1_m_count_1_I_10/Y  Timing_0/un1_m_count_1_I_13/A  Timing_0/un1_m_count_1_I_13/Y  Timing_0/un1_m_count_1_I_14/A  Timing_0/un1_m_count_1_I_14/Y  Timing_0/m_count_RNO\[5\]/A  Timing_0/m_count_RNO\[5\]/Y  Timing_0/m_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[0\]/CLK  Timing_0/m_count\[0\]/Q  Timing_0/un1_m_count_1_I_10/A  Timing_0/un1_m_count_1_I_10/Y  Timing_0/un1_m_count_1_I_11/B  Timing_0/un1_m_count_1_I_11/Y  Timing_0/un1_m_count_1_I_12/A  Timing_0/un1_m_count_1_I_12/Y  Timing_0/m_count_RNO\[4\]/A  Timing_0/m_count_RNO\[4\]/Y  Timing_0/m_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNO\[6\]/B  Timekeeper_0/milliseconds_RNO\[6\]/Y  Timekeeper_0/milliseconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/un1_subState_I_28/B  GS_Readout_0/un1_subState_I_28/Y  GS_Readout_0/un1_subState_I_26/B  GS_Readout_0/un1_subState_I_26/Y  GS_Readout_0/un1_subState_I_20/B  GS_Readout_0/un1_subState_I_20/Y  GS_Readout_0/subState_RNO\[4\]/A  GS_Readout_0/subState_RNO\[4\]/Y  GS_Readout_0/subState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/led1_RNO_5/C  General_Controller_0/led1_RNO_5/Y  General_Controller_0/led1_RNO_3/C  General_Controller_0/led1_RNO_3/Y  General_Controller_0/led1_RNO_1/B  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG_0\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG_0\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/A  General_Controller_0/uc_rx_state_0_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_samples_per_point\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/un1_subState_I_28/A  GS_Readout_0/un1_subState_I_28/Y  GS_Readout_0/un1_subState_I_26/B  GS_Readout_0/un1_subState_I_26/Y  GS_Readout_0/un1_subState_I_20/B  GS_Readout_0/un1_subState_I_20/Y  GS_Readout_0/subState_RNO\[4\]/A  GS_Readout_0/subState_RNO\[4\]/Y  GS_Readout_0/subState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[7\]/CLK  Communications_0/UART_0/recv\[7\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_12\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_12\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_state_RNI7I04\[1\]/A  Communications_0/UART_0/tx_state_RNI7I04\[1\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/A  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/un1_uc_tx_substate_I_28/A  General_Controller_0/un1_uc_tx_substate_I_28/Y  General_Controller_0/un1_uc_tx_substate_I_26/B  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/uc_rx_byte_RNITL1F\[3\]/B  General_Controller_0/uc_rx_byte_RNITL1F\[3\]/Y  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/A  General_Controller_0/uc_rx_byte_RNIJ6751\[3\]/Y  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/A  General_Controller_0/uc_rx_state_RNI75EQ3\[3\]/Y  General_Controller_0/unit_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[6\]/CLK  Timekeeper_0/milliseconds\[6\]/Q  General_Controller_0/en_sensors_0_0_o3/A  General_Controller_0/en_sensors_0_0_o3/Y  General_Controller_0/en_sensors_RNO_4/A  General_Controller_0/en_sensors_RNO_4/Y  General_Controller_0/en_sensors_RNO_1/C  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[28\]/A  Communications_0/UART_0/rx_clk_count_RNII1QA\[28\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/B  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[28\]/A  Communications_0/UART_1/rx_clk_count_RNIK3B3\[28\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/B  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/prevState_RNI7KDK\[3\]/B  GS_Readout_0/prevState_RNI7KDK\[3\]/Y  GS_Readout_0/state_RNO_1\[0\]/B  GS_Readout_0/state_RNO_1\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/A  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1\[38\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V/A  General_Controller_0/old_status_packet_clk_RNIMI5V/Y  General_Controller_0/status_bits_1\[39\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[1\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[1\]/Q  General_Controller_0/uc_send_RNO_15\[1\]/A  General_Controller_0/uc_send_RNO_15\[1\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/A  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/state_RNIAUUQ\[0\]/C  GS_Readout_0/state_RNIAUUQ\[0\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/A  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/un1_uc_tx_substate_I_28/B  General_Controller_0/un1_uc_tx_substate_I_28/Y  General_Controller_0/un1_uc_tx_substate_I_26/B  General_Controller_0/un1_uc_tx_substate_I_26/Y  General_Controller_0/un1_uc_tx_substate_I_20/B  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[3\]/CLK  General_Controller_0/constant_bias_probe_id\[3\]/Q  General_Controller_0/constant_bias_probe_id_RNIRCA4\[3\]/B  General_Controller_0/constant_bias_probe_id_RNIRCA4\[3\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/C  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_state_RNI7I04\[1\]/A  Communications_0/UART_0/tx_state_RNI7I04\[1\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/A  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_count_RNO\[0\]/C  Communications_0/UART_0/tx_count_RNO\[0\]/Y  Communications_0/UART_0/tx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_state_RNI7I04\[1\]/A  Communications_0/UART_0/tx_state_RNI7I04\[1\]/Y  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/A  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_count_RNO\[1\]/C  Communications_0/UART_0/tx_count_RNO\[1\]/Y  Communications_0/UART_0/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[24\]/CLK  Communications_0/UART_0/rx_clk_count\[24\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[27\]/A  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/A  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/B  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[24\]/CLK  Communications_0/UART_1/rx_clk_count\[24\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIL3A3\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/B  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[7\]/CLK  GS_Readout_0/state\[7\]/Q  GS_Readout_0/state_RNIJE4J\[7\]/A  GS_Readout_0/state_RNIJE4J\[7\]/Y  GS_Readout_0/state_RNITNSL3\[0\]/B  GS_Readout_0/state_RNITNSL3\[0\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/B  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Timing_0/m_time_RNIRI0O\[1\]/C  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNII4181\[4\]/B  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNIVE1G1\[5\]/A  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[6\]/A  Timing_0/m_time_RNO\[6\]/Y  Timing_0/m_time\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/B  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/C  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO\[5\]/B  Science_0/ADC_READ_0/cnt_RNO\[5\]/Y  Science_0/ADC_READ_0/cnt\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState_0\[0\]/CLK  GS_Readout_0/subState_0\[0\]/Q  GS_Readout_0/state_RNO_3\[6\]/A  GS_Readout_0/state_RNO_3\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/B  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/C  General_Controller_0/uc_rx_state_0_RNIMURO\[4\]/Y  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/A  General_Controller_0/uc_rx_state_0_RNIBKRP3\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/A  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/led1_RNO_4/B  General_Controller_0/led1_RNO_4/Y  General_Controller_0/led1_RNO_2/B  General_Controller_0/led1_RNO_2/Y  General_Controller_0/led1_RNO_0/B  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIIMCA_0\[3\]/A  General_Controller_0/uc_rx_state_RNIIMCA_0\[3\]/Y  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/B  General_Controller_0/uc_rx_state_RNIRBBB3\[3\]/Y  General_Controller_0/sweep_table_points\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[16\]/CLK  General_Controller_0/uc_tx_state\[16\]/Q  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/C  General_Controller_0/uc_tx_state_RNIUBF21\[16\]/Y  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/C  General_Controller_0/uc_tx_state_RNINEJB3\[1\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/C  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/B  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_count_RNO_1\[0\]/B  Communications_0/UART_1/rx_count_RNO_1\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/S  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[5\]/CLK  General_Controller_0/constant_bias_probe_id\[5\]/Q  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/B  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[6\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/C  Communications_0/UART_0/rx_clk_count_RNIFL0R\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[26\]/B  Communications_0/UART_0/rx_clk_count_RNO\[26\]/Y  Communications_0/UART_0/rx_clk_count\[26\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/C  Communications_0/UART_1/rx_clk_count_RNIKAB8\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[26\]/B  Communications_0/UART_1/rx_clk_count_RNO\[26\]/Y  Communications_0/UART_1/rx_clk_count\[26\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[3\]/CLK  Timekeeper_0/milliseconds\[3\]/Q  General_Controller_0/en_sensors_RNO_6/A  General_Controller_0/en_sensors_RNO_6/Y  General_Controller_0/en_sensors_RNO_4/B  General_Controller_0/en_sensors_RNO_4/Y  General_Controller_0/en_sensors_RNO_1/C  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[0\]/CLK  Communications_0/UART_1/tx_state\[0\]/Q  Communications_0/UART_1/tx_state_RNI9A5\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5\[0\]/Y  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/A  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[0\]/CLK  Timing_0/s_time\[0\]/Q  Timing_0/s_time_1_I_1/A  Timing_0/s_time_1_I_1/Y  Timing_0/s_time_1_I_27/A  Timing_0/s_time_1_I_27/Y  Timing_0/s_time_1_I_33/A  Timing_0/s_time_1_I_33/Y  Timing_0/s_time_1_I_29/A  Timing_0/s_time_1_I_29/Y  Timing_0/s_time_1_I_26/B  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIKAB8_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/B  Communications_0/UART_1/rx_clk_count_RNIIHNM1\[23\]/Y  Communications_0/UART_1/rx_state_RNO\[1\]/A  Communications_0/UART_1/rx_state_RNO\[1\]/Y  Communications_0/UART_1/rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[10\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[10\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/C  General_Controller_0/sweep_table_sweep_cnt_RNI6DNM1\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/S  Communications_0/UART_1/rx_state_RNIP0S13\[1\]/Y  Communications_0/UART_1/rx_count_RNO_0\[0\]/A  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/prevState_RNI3GDK\[1\]/B  GS_Readout_0/prevState_RNI3GDK\[1\]/Y  GS_Readout_0/state_RNO_1\[0\]/A  GS_Readout_0/state_RNO_1\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/A  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNO_1\[1\]/B  Communications_0/UART_1/tx_clk_count_RNO_1\[1\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[1\]/C  Communications_0/UART_1/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_1/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/cnt_RNO\[0\]/A  Science_0/DAC_SET_0/cnt_RNO\[0\]/Y  Science_0/DAC_SET_0/cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[7\]/CLK  Timing_0/s_time\[7\]/Q  Timing_0/s_time_3_I_58/B  Timing_0/s_time_3_I_58/Y  Timing_0/s_time_3_I_61/B  Timing_0/s_time_3_I_61/Y  Timing_0/s_time_3_I_53/B  Timing_0/s_time_3_I_53/Y  Timing_0/s_time_3_I_44/A  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_send_RNO_9\[2\]/B  General_Controller_0/uc_send_RNO_9\[2\]/Y  General_Controller_0/uc_send_RNO_4\[2\]/A  General_Controller_0/uc_send_RNO_4\[2\]/Y  General_Controller_0/uc_send_RNO_1\[2\]/A  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/A  General_Controller_0/sweep_table_probe_id_RNIR64C3\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_1\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNI944J\[2\]/B  GS_Readout_0/state_RNI944J\[2\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/B  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/A  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/led1_RNO_5/B  General_Controller_0/led1_RNO_5/Y  General_Controller_0/led1_RNO_3/C  General_Controller_0/led1_RNO_3/Y  General_Controller_0/led1_RNO_1/B  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/A  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_count_RNO_1\[0\]/B  Communications_0/UART_1/rx_count_RNO_1\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/S  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/en_sensors_RNO_6/C  General_Controller_0/en_sensors_RNO_6/Y  General_Controller_0/en_sensors_RNO_4/B  General_Controller_0/en_sensors_RNO_4/Y  General_Controller_0/en_sensors_RNO_1/C  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/un1_uc_rx_substate_I_24/B  General_Controller_0/un1_uc_rx_substate_I_24/Y  General_Controller_0/un1_uc_rx_substate_I_21/B  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/en_sensors_RNO_5/B  General_Controller_0/en_sensors_RNO_5/Y  General_Controller_0/en_sensors_RNO_3/C  General_Controller_0/en_sensors_RNO_3/Y  General_Controller_0/en_sensors_RNO_1/B  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/B  General_Controller_0/uc_rx_state_0_RNIDGFN_0\[0\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[3\]/A  General_Controller_0/uc_tx_nextstate_RNO\[3\]/Y  General_Controller_0/uc_tx_nextstate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[2\]/CLK  Science_0/ADC_READ_0/cnt\[2\]/Q  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/B  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/C  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/state_RNO_0\[2\]/B  Science_0/ADC_READ_0/state_RNO_0\[2\]/Y  Science_0/ADC_READ_0/state_RNO\[2\]/C  Science_0/ADC_READ_0/state_RNO\[2\]/Y  Science_0/ADC_READ_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNI944J\[2\]/A  GS_Readout_0/state_RNI944J\[2\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/B  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/A  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[4\]/CLK  GS_Readout_0/prevState\[4\]/Q  GS_Readout_0/prevState_RNI7KDK\[3\]/A  GS_Readout_0/prevState_RNI7KDK\[3\]/Y  GS_Readout_0/state_RNO_1\[0\]/B  GS_Readout_0/state_RNO_1\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/A  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/state_RNID84J\[3\]/B  GS_Readout_0/state_RNID84J\[3\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/A  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/A  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[4\]/CLK  Timekeeper_0/milliseconds\[4\]/Q  General_Controller_0/en_sensors_RNO_6/B  General_Controller_0/en_sensors_RNO_6/Y  General_Controller_0/en_sensors_RNO_4/B  General_Controller_0/en_sensors_RNO_4/Y  General_Controller_0/en_sensors_RNO_1/C  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_wen_RNO_2/B  General_Controller_0/uc_wen_RNO_2/Y  General_Controller_0/uc_wen_RNO_1/A  General_Controller_0/uc_wen_RNO_1/Y  General_Controller_0/uc_wen_RNO_0/B  General_Controller_0/uc_wen_RNO_0/Y  General_Controller_0/uc_wen_RNO/C  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNILPCA\[3\]/B  General_Controller_0/uc_rx_state_RNILPCA\[3\]/Y  General_Controller_0/uc_rx_prev_state_RNO\[3\]/C  General_Controller_0/uc_rx_prev_state_RNO\[3\]/Y  General_Controller_0/uc_rx_prev_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/B  Science_0/DAC_SET_0/cnt_RNIMKK1\[3\]/Y  Science_0/DAC_SET_0/cnt_RNO\[4\]/A  Science_0/DAC_SET_0/cnt_RNO\[4\]/Y  Science_0/DAC_SET_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/B  General_Controller_0/uc_rx_state_0_RNI48UG\[3\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[0\]/B  General_Controller_0/uc_tx_nextstate_RNO\[0\]/Y  General_Controller_0/uc_tx_nextstate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNID84J\[3\]/A  GS_Readout_0/state_RNID84J\[3\]/Y  GS_Readout_0/state_RNIHLCN1\[2\]/A  GS_Readout_0/state_RNIHLCN1\[2\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/A  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[27\]/A  Communications_0/UART_0/rx_clk_count_RNO_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[27\]/B  Communications_0/UART_0/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_0/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[27\]/A  Communications_0/UART_1/rx_clk_count_RNO_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[27\]/B  Communications_0/UART_1/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_1/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNIJEMQ\[5\]/C  GS_Readout_0/state_RNIJEMQ\[5\]/Y  GS_Readout_0/state_RNICNE02\[5\]/A  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[11\]/CLK  General_Controller_0/state_seconds\[11\]/Q  General_Controller_0/exp_adc_reset_RNO_11/A  General_Controller_0/exp_adc_reset_RNO_11/Y  General_Controller_0/exp_adc_reset_RNO_9/A  General_Controller_0/exp_adc_reset_RNO_9/Y  General_Controller_0/exp_adc_reset_RNO_4/C  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[9\]/CLK  General_Controller_0/state_seconds\[9\]/Q  General_Controller_0/exp_adc_reset_RNO_10/B  General_Controller_0/exp_adc_reset_RNO_10/Y  General_Controller_0/exp_adc_reset_RNO_7/A  General_Controller_0/exp_adc_reset_RNO_7/Y  General_Controller_0/exp_adc_reset_RNO_4/A  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_send_RNO_10\[1\]/A  General_Controller_0/uc_send_RNO_10\[1\]/Y  General_Controller_0/uc_send_RNO_4\[1\]/C  General_Controller_0/uc_send_RNO_4\[1\]/Y  General_Controller_0/uc_send_RNO_1\[1\]/A  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[6\]/CLK  General_Controller_0/command\[6\]/Q  General_Controller_0/command_RNIC48P\[6\]/A  General_Controller_0/command_RNIC48P\[6\]/Y  General_Controller_0/command_RNIO4R41\[7\]/A  General_Controller_0/command_RNIO4R41\[7\]/Y  General_Controller_0/command_RNIAV0S1\[3\]/B  General_Controller_0/command_RNIAV0S1\[3\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/B  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/C  General_Controller_0/uc_rx_prev_state_RNIVJIJ\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIGDTE1\[0\]/A  General_Controller_0/uc_rx_prev_state_RNIGDTE1\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/A  General_Controller_0/uc_rx_prev_state_RNID4FGE\[0\]/Y  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/B  General_Controller_0/uc_rx_prev_state_RNIBA1LV1\[0\]/Y  General_Controller_0/uc_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/C  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_state_RNO_1\[0\]/S  Communications_0/UART_1/rx_state_RNO_1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/B  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  Timing_0/s_time_1_I_35/B  Timing_0/s_time_1_I_35/Y  Timing_0/s_time_1_I_33/B  Timing_0/s_time_1_I_33/Y  Timing_0/s_time_1_I_29/A  Timing_0/s_time_1_I_29/Y  Timing_0/s_time_1_I_26/B  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[2\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[2\]/Q  General_Controller_0/uc_send_RNO_14\[2\]/A  General_Controller_0/uc_send_RNO_14\[2\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/A  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[4\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[4\]/Q  General_Controller_0/uc_send_RNO_12\[4\]/A  General_Controller_0/uc_send_RNO_12\[4\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/A  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[6\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[6\]/Q  General_Controller_0/uc_send_RNO_12\[6\]/A  General_Controller_0/uc_send_RNO_12\[6\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/A  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[1\]/CLK  Timing_0/m_time\[1\]/Q  Timing_0/m_time_RNIRI0O\[1\]/A  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNII4181\[4\]/B  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNIVE1G1\[5\]/A  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[7\]/B  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[7\]/CLK  General_Controller_0/unit_id\[7\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_12\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_12\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[12\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[12\]/Q  General_Controller_0/uc_send_RNO_13\[4\]/A  General_Controller_0/uc_send_RNO_13\[4\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/B  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[14\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[14\]/Q  General_Controller_0/uc_send_RNO_13\[6\]/A  General_Controller_0/uc_send_RNO_13\[6\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/B  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[8\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[8\]/Q  General_Controller_0/uc_send_RNO_15\[0\]/A  General_Controller_0/uc_send_RNO_15\[0\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/B  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[10\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[10\]/Q  General_Controller_0/uc_send_RNO_15\[2\]/A  General_Controller_0/uc_send_RNO_15\[2\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/B  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[2\]/CLK  GS_Readout_0/prevState\[2\]/Q  GS_Readout_0/prevState_RNI3GDK\[1\]/A  GS_Readout_0/prevState_RNI3GDK\[1\]/Y  GS_Readout_0/state_RNO_1\[0\]/A  GS_Readout_0/state_RNO_1\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/A  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_state_0_RNI3QE21\[0\]/A  General_Controller_0/uc_rx_state_0_RNI3QE21\[0\]/Y  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/B  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[4\]/CLK  General_Controller_0/constant_bias_probe_id\[4\]/Q  General_Controller_0/constant_bias_probe_id_RNIRCA4\[3\]/A  General_Controller_0/constant_bias_probe_id_RNIRCA4\[3\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/C  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNI944J\[2\]/B  GS_Readout_0/state_RNI944J\[2\]/Y  GS_Readout_0/state_RNO_4\[6\]/A  GS_Readout_0/state_RNO_4\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/C  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/un1_uc_rx_substate_I_28/B  General_Controller_0/un1_uc_rx_substate_I_28/Y  General_Controller_0/un1_uc_rx_substate_I_26/B  General_Controller_0/un1_uc_rx_substate_I_26/Y  General_Controller_0/un1_uc_rx_substate_I_20/B  General_Controller_0/un1_uc_rx_substate_I_20/Y  General_Controller_0/uc_rx_substate_RNO\[4\]/A  General_Controller_0/uc_rx_substate_RNO\[4\]/Y  General_Controller_0/uc_rx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[7\]/CLK  GS_Readout_0/state\[7\]/Q  GS_Readout_0/state_RNIUVJK\[7\]/B  GS_Readout_0/state_RNIUVJK\[7\]/Y  GS_Readout_0/state_RNICNE02\[5\]/C  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[13\]/CLK  General_Controller_0/uc_tx_state\[13\]/Q  General_Controller_0/uc_send_RNO_9\[0\]/C  General_Controller_0/uc_send_RNO_9\[0\]/Y  General_Controller_0/uc_send_RNO_4\[0\]/C  General_Controller_0/uc_send_RNO_4\[0\]/Y  General_Controller_0/uc_send_RNO_1\[0\]/A  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[3\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[3\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/A  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/A  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[0\]/A  Communications_0/UART_0/rx_byte_RNO\[0\]/Y  Communications_0/UART_0/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[1\]/A  Communications_0/UART_0/rx_byte_RNO\[1\]/Y  Communications_0/UART_0/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[2\]/A  Communications_0/UART_0/rx_byte_RNO\[2\]/Y  Communications_0/UART_0/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[4\]/A  Communications_0/UART_0/rx_byte_RNO\[4\]/Y  Communications_0/UART_0/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[5\]/A  Communications_0/UART_0/rx_byte_RNO\[5\]/Y  Communications_0/UART_0/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[6\]/A  Communications_0/UART_0/rx_byte_RNO\[6\]/Y  Communications_0/UART_0/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/B  Communications_0/UART_0/rx_clk_count_RNII1QA\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/A  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[3\]/A  Communications_0/UART_0/rx_byte_RNO\[3\]/Y  Communications_0/UART_0/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[4\]/A  Communications_0/UART_1/rx_byte_RNO\[4\]/Y  Communications_0/UART_1/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[6\]/A  Communications_0/UART_1/rx_byte_RNO\[6\]/Y  Communications_0/UART_1/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[5\]/A  Communications_0/UART_1/rx_byte_RNO\[5\]/Y  Communications_0/UART_1/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[3\]/A  Communications_0/UART_1/rx_byte_RNO\[3\]/Y  Communications_0/UART_1/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[2\]/A  Communications_0/UART_1/rx_byte_RNO\[2\]/Y  Communications_0/UART_1/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[1\]/A  Communications_0/UART_1/rx_byte_RNO\[1\]/Y  Communications_0/UART_1/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/B  Communications_0/UART_1/rx_clk_count_RNIK3B3\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/A  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[0\]/A  Communications_0/UART_1/rx_byte_RNO\[0\]/Y  Communications_0/UART_1/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_probe_id\[6\]/CLK  General_Controller_0/constant_bias_probe_id\[6\]/Q  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/A  General_Controller_0/constant_bias_probe_id_RNIOQO5\[5\]/Y  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/B  General_Controller_0/constant_bias_probe_id_RNI2C6B2\[3\]/Y  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/A  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/state_RNID84J\[3\]/B  GS_Readout_0/state_RNID84J\[3\]/Y  GS_Readout_0/state_RNO_4\[6\]/B  GS_Readout_0/state_RNO_4\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/C  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/old_status_packet_clk/CLK  General_Controller_0/old_status_packet_clk/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/A  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/old_status_packet_clk_RNIMI5V_0/A  General_Controller_0/old_status_packet_clk_RNIMI5V_0/Y  General_Controller_0/status_bits_1_RNO\[36\]/S  General_Controller_0/status_bits_1_RNO\[36\]/Y  General_Controller_0/status_bits_1\[36\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_1\[0\]/C  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_1\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[3\]/CLK  Science_0/DAC_SET_0/cnt\[3\]/Q  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/B  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/C  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[3\]/B  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[0\]/B  Communications_0/UART_0/tx_clk_count_RNO\[0\]/Y  Communications_0/UART_0/tx_clk_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/send_RNO_3\[0\]/A  GS_Readout_0/send_RNO_3\[0\]/Y  GS_Readout_0/send_RNO_2\[0\]/A  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/prevState_RNI7KDK\[3\]/B  GS_Readout_0/prevState_RNI7KDK\[3\]/Y  GS_Readout_0/state_RNO_3\[5\]/B  GS_Readout_0/state_RNO_3\[5\]/Y  GS_Readout_0/state_RNO_0\[5\]/A  GS_Readout_0/state_RNO_0\[5\]/Y  GS_Readout_0/state_RNO\[5\]/A  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/uc_rx_state_0_RNIIAQ76\[3\]/C  General_Controller_0/uc_rx_state_0_RNIIAQ76\[3\]/Y  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/B  General_Controller_0/uc_rx_state_0_RNIL913O\[3\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/C  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/state_RNO_2\[0\]/C  GS_Readout_0/state_RNO_2\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/C  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[15\]/CLK  General_Controller_0/uc_tx_state\[15\]/Q  General_Controller_0/uc_tx_state_RNIPIIA\[15\]/A  General_Controller_0/uc_tx_state_RNIPIIA\[15\]/Y  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/A  General_Controller_0/uc_tx_state_RNI2QSP2_1\[15\]/Y  General_Controller_0/uc_send_RNO_1\[6\]/A  General_Controller_0/uc_send_RNO_1\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/B  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds_RNO\[0\]/B  Timekeeper_0/milliseconds_RNO\[0\]/Y  Timekeeper_0/milliseconds\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/command_RNIBJ5N\[1\]/B  General_Controller_0/command_RNIBJ5N\[1\]/Y  General_Controller_0/command_RNIRBBE1\[2\]/C  General_Controller_0/command_RNIRBBE1\[2\]/Y  General_Controller_0/command_RNI5BCA3\[2\]/A  General_Controller_0/command_RNI5BCA3\[2\]/Y  General_Controller_0/en_data_saving_RNO_0/A  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/command_RNIBJ5N\[1\]/B  General_Controller_0/command_RNIBJ5N\[1\]/Y  General_Controller_0/command_RNIRBBE1\[2\]/C  General_Controller_0/command_RNIRBBE1\[2\]/Y  General_Controller_0/command_RNI5BCA3\[2\]/A  General_Controller_0/command_RNI5BCA3\[2\]/Y  General_Controller_0/en_data_saving_RNO/S  General_Controller_0/en_data_saving_RNO/Y  General_Controller_0/en_data_saving/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNIVO7I1\[1\]/A  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/S  Communications_0/UART_1/rx_state_RNIB9DC2\[1\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[30\]/C  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_rx_prev_state_RNIVG9G\[4\]/B  General_Controller_0/uc_rx_prev_state_RNIVG9G\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIGAKB1\[4\]/A  General_Controller_0/uc_rx_prev_state_RNIGAKB1\[4\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/C  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[1\]/CLK  Science_0/DAC_SET_0/state\[1\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/B  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/state_RNO_1\[4\]/C  Science_0/DAC_SET_0/state_RNO_1\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/C  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/S  Communications_0/UART_0/rx_state_RNI11EI5\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/A  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o3_7\[1\]/Y  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/Y  General_Controller_0/flight_state_RNO_0\[4\]/A  General_Controller_0/flight_state_RNO_0\[4\]/Y  General_Controller_0/flight_state_RNO\[4\]/A  General_Controller_0/flight_state_RNO\[4\]/Y  General_Controller_0/flight_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_rx_state_RNIR7DQ2\[4\]/B  General_Controller_0/uc_rx_state_RNIR7DQ2\[4\]/Y  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/B  General_Controller_0/uc_rx_state_RNIM4SNE\[4\]/Y  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/B  General_Controller_0/uc_rx_state_RNIUJ0IA1\[4\]/Y  General_Controller_0/uc_rx_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[3\]/CLK  General_Controller_0/command\[3\]/Q  General_Controller_0/command_RNIIQ5N\[3\]/B  General_Controller_0/command_RNIIQ5N\[3\]/Y  General_Controller_0/command_RNI2JBE1\[2\]/C  General_Controller_0/command_RNI2JBE1\[2\]/Y  General_Controller_0/led1_RNO_0/A  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[7\]/CLK  General_Controller_0/command\[7\]/Q  General_Controller_0/led1_RNO_4/C  General_Controller_0/led1_RNO_4/Y  General_Controller_0/led1_RNO_2/B  General_Controller_0/led1_RNO_2/Y  General_Controller_0/led1_RNO_0/B  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_prev_state_0_1_RNO\[1\]/B  General_Controller_0/uc_rx_prev_state_0_1_RNO\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/B  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_send_RNO_9\[0\]/B  General_Controller_0/uc_send_RNO_9\[0\]/Y  General_Controller_0/uc_send_RNO_4\[0\]/C  General_Controller_0/uc_send_RNO_4\[0\]/Y  General_Controller_0/uc_send_RNO_1\[0\]/A  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/C  General_Controller_0/sweep_table_probe_id_RNIO8R12_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/B  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/state_RNO_3\[6\]/C  GS_Readout_0/state_RNO_3\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/B  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[12\]/C  General_Controller_0/state_seconds_RNO\[12\]/Y  General_Controller_0/state_seconds\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[15\]/C  General_Controller_0/state_seconds_RNO\[15\]/Y  General_Controller_0/state_seconds\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[16\]/C  General_Controller_0/state_seconds_RNO\[16\]/Y  General_Controller_0/state_seconds\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[17\]/C  General_Controller_0/state_seconds_RNO\[17\]/Y  General_Controller_0/state_seconds\[17\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[18\]/C  General_Controller_0/state_seconds_RNO\[18\]/Y  General_Controller_0/state_seconds\[18\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[13\]/C  General_Controller_0/state_seconds_RNO\[13\]/Y  General_Controller_0/state_seconds\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[14\]/C  General_Controller_0/state_seconds_RNO\[14\]/Y  General_Controller_0/state_seconds\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[11\]/C  General_Controller_0/state_seconds_RNO\[11\]/Y  General_Controller_0/state_seconds\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[10\]/C  General_Controller_0/state_seconds_RNO\[10\]/Y  General_Controller_0/state_seconds\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[19\]/C  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[9\]/C  General_Controller_0/state_seconds_RNO\[9\]/Y  General_Controller_0/state_seconds\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[5\]/C  General_Controller_0/state_seconds_RNO\[5\]/Y  General_Controller_0/state_seconds\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[4\]/C  General_Controller_0/state_seconds_RNO\[4\]/Y  General_Controller_0/state_seconds\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[3\]/C  General_Controller_0/state_seconds_RNO\[3\]/Y  General_Controller_0/state_seconds\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[2\]/C  General_Controller_0/state_seconds_RNO\[2\]/Y  General_Controller_0/state_seconds\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[1\]/C  General_Controller_0/state_seconds_RNO\[1\]/Y  General_Controller_0/state_seconds\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[8\]/C  General_Controller_0/state_seconds_RNO\[8\]/Y  General_Controller_0/state_seconds\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[7\]/C  General_Controller_0/state_seconds_RNO\[7\]/Y  General_Controller_0/state_seconds\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[3\]/C  General_Controller_0/uc_tx_nextstate_RNO\[3\]/Y  General_Controller_0/uc_tx_nextstate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/B  General_Controller_0/uc_rx_state_RNIJNCA\[2\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[4\]/C  General_Controller_0/uc_tx_nextstate_RNO\[4\]/Y  General_Controller_0/uc_tx_nextstate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNIODP31\[4\]/B  Timekeeper_0/milliseconds_RNIODP31\[4\]/Y  Timekeeper_0/milliseconds_RNO\[5\]/A  Timekeeper_0/milliseconds_RNO\[5\]/Y  Timekeeper_0/milliseconds\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  General_Controller_0/en_sensors_0_0_o3/B  General_Controller_0/en_sensors_0_0_o3/Y  General_Controller_0/flight_state_RNO_2\[3\]/A  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[7\]/CLK  General_Controller_0/command\[7\]/Q  General_Controller_0/command_RNIO4R41\[7\]/B  General_Controller_0/command_RNIO4R41\[7\]/Y  General_Controller_0/command_RNIAV0S1\[3\]/B  General_Controller_0/command_RNIAV0S1\[3\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/B  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/command\[7\]/CLK  General_Controller_0/command\[7\]/Q  General_Controller_0/command_RNIO4R41\[7\]/B  General_Controller_0/command_RNIO4R41\[7\]/Y  General_Controller_0/command_RNIAV0S1\[3\]/B  General_Controller_0/command_RNIAV0S1\[3\]/Y  General_Controller_0/command_RNI5BCA3\[2\]/B  General_Controller_0/command_RNI5BCA3\[2\]/Y  General_Controller_0/en_data_saving_RNO_0/A  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/command\[7\]/CLK  General_Controller_0/command\[7\]/Q  General_Controller_0/command_RNIO4R41\[7\]/B  General_Controller_0/command_RNIO4R41\[7\]/Y  General_Controller_0/command_RNIAV0S1\[3\]/B  General_Controller_0/command_RNIAV0S1\[3\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/B  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO/S  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[1\]/CLK  General_Controller_0/command\[1\]/Q  General_Controller_0/command_RNIMIO21\[2\]/C  General_Controller_0/command_RNIMIO21\[2\]/Y  General_Controller_0/command_RNIRBBE1\[0\]/B  General_Controller_0/command_RNIRBBE1\[0\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/A  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[6\]/B  General_Controller_0/state_seconds_RNO\[6\]/Y  General_Controller_0/state_seconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNIVO7I1\[1\]/B  GS_Readout_0/state_RNIVO7I1\[1\]/Y  GS_Readout_0/state_RNIR9CQ6\[1\]/C  GS_Readout_0/state_RNIR9CQ6\[1\]/Y  GS_Readout_0/send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/prevState_RNI3GDK\[1\]/B  GS_Readout_0/prevState_RNI3GDK\[1\]/Y  GS_Readout_0/state_RNO_3\[5\]/A  GS_Readout_0/state_RNO_3\[5\]/Y  GS_Readout_0/state_RNO_0\[5\]/A  GS_Readout_0/state_RNO_0\[5\]/Y  GS_Readout_0/state_RNO\[5\]/A  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/state_RNO_3\[7\]/B  GS_Readout_0/state_RNO_3\[7\]/Y  GS_Readout_0/state_RNO_1\[7\]/C  GS_Readout_0/state_RNO_1\[7\]/Y  GS_Readout_0/state_RNO\[7\]/C  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[2\]/CLK  Timing_0/s_time\[2\]/Q  Timing_0/s_time_1_I_35/A  Timing_0/s_time_1_I_35/Y  Timing_0/s_time_1_I_33/B  Timing_0/s_time_1_I_33/Y  Timing_0/s_time_1_I_29/A  Timing_0/s_time_1_I_29/Y  Timing_0/s_time_1_I_26/B  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[2\]/CLK  Science_0/DAC_SET_0/cnt\[2\]/Q  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/C  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/C  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[3\]/B  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[3\]/CLK  Science_0/DAC_SET_0/cnt\[3\]/Q  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/B  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/C  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[4\]/B  Science_0/DAC_SET_0/state_RNO_0\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/A  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_6\[5\]/C  GS_Readout_0/state_RNO_6\[5\]/Y  GS_Readout_0/state_RNO_3\[5\]/C  GS_Readout_0/state_RNO_3\[5\]/Y  GS_Readout_0/state_RNO_0\[5\]/A  GS_Readout_0/state_RNO_0\[5\]/Y  GS_Readout_0/state_RNO\[5\]/A  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  General_Controller_0/en_sensors_0_0_o3/B  General_Controller_0/en_sensors_0_0_o3/Y  General_Controller_0/flight_state_RNO_0\[4\]/B  General_Controller_0/flight_state_RNO_0\[4\]/Y  General_Controller_0/flight_state_RNO\[4\]/A  General_Controller_0/flight_state_RNO\[4\]/Y  General_Controller_0/flight_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[2\]/CLK  General_Controller_0/uc_rx_state_0\[2\]/Q  General_Controller_0/led1_RNO_3/A  General_Controller_0/led1_RNO_3/Y  General_Controller_0/led1_RNO_1/B  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/flight_state_RNO\[2\]/A  General_Controller_0/flight_state_RNO\[2\]/Y  General_Controller_0/flight_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[4\]/CLK  Science_0/DAC_SET_0/cnt\[4\]/Q  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/A  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/C  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[3\]/B  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/A  General_Controller_0/uc_rx_state_0_RNIONPT1\[1\]/Y  General_Controller_0/uc_rx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[2\]/CLK  Timekeeper_0/milliseconds\[2\]/Q  General_Controller_0/en_sensors_RNO_5/A  General_Controller_0/en_sensors_RNO_5/Y  General_Controller_0/en_sensors_RNO_3/C  General_Controller_0/en_sensors_RNO_3/Y  General_Controller_0/en_sensors_RNO_1/B  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[5\]/CLK  General_Controller_0/command\[5\]/Q  General_Controller_0/command_RNIIQ5N\[3\]/A  General_Controller_0/command_RNIIQ5N\[3\]/Y  General_Controller_0/command_RNI2JBE1\[2\]/C  General_Controller_0/command_RNI2JBE1\[2\]/Y  General_Controller_0/led1_RNO_0/A  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[4\]/CLK  Timekeeper_0/milliseconds\[4\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/B  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNIQOLV\[3\]/B  General_Controller_0/state_seconds_RNIQOLV\[3\]/Y  General_Controller_0/state_seconds_RNO\[4\]/B  General_Controller_0/state_seconds_RNO\[4\]/Y  General_Controller_0/state_seconds\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[4\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[4\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/C  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNO_2\[6\]/A  GS_Readout_0/state_RNO_2\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/A  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/A  General_Controller_0/sweep_table_probe_id_RNIO8R12\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4_2\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C\[0\]/Y  General_Controller_0/st_ren0/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[27\]/B  Communications_0/UART_0/rx_clk_count_RNIJ1PA\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/A  Communications_0/UART_0/rx_clk_count_RNIAQHF1\[27\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/B  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[27\]/CLK  Communications_0/UART_1/rx_clk_count\[27\]/Q  Communications_0/UART_1/rx_clk_count_RNIL3A3\[27\]/B  Communications_0/UART_1/rx_clk_count_RNIL3A3\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/A  Communications_0/UART_1/rx_clk_count_RNIHC7N\[27\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/B  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/B  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[5\]/S  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/B  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/S  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[4\]/CLK  General_Controller_0/uc_tx_state\[4\]/Q  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/B  General_Controller_0/uc_tx_state_RNIPRETC\[4\]/Y  General_Controller_0/uc_send_RNO\[0\]/S  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/state_RNO_5\[5\]/B  GS_Readout_0/state_RNO_5\[5\]/Y  GS_Readout_0/state_RNO_1\[5\]/B  GS_Readout_0/state_RNO_1\[5\]/Y  GS_Readout_0/state_RNO\[5\]/B  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNIB8VL\[3\]/A  General_Controller_0/flight_state_RNIB8VL\[3\]/Y  General_Controller_0/state_seconds_RNO\[0\]/A  General_Controller_0/state_seconds_RNO\[0\]/Y  General_Controller_0/state_seconds\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNI26VO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[5\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[5\]/Y  General_Controller_0/sweep_table_sweep_cnt\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[3\]/CLK  General_Controller_0/uc_rx_state_0\[3\]/Q  General_Controller_0/led1_RNO_3/B  General_Controller_0/led1_RNO_3/Y  General_Controller_0/led1_RNO_1/B  General_Controller_0/led1_RNO_1/Y  General_Controller_0/led1_RNO/S  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[3\]/CLK  Timekeeper_0/milliseconds\[3\]/Q  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o5_1\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/B  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[8\]/CLK  General_Controller_0/uc_tx_state\[8\]/Q  General_Controller_0/uc_send_RNO_9\[1\]/B  General_Controller_0/uc_send_RNO_9\[1\]/Y  General_Controller_0/uc_send_RNO_4\[1\]/B  General_Controller_0/uc_send_RNO_4\[1\]/Y  General_Controller_0/uc_send_RNO_1\[1\]/A  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[0\]/B  Communications_0/UART_1/tx_clk_count_RNO\[0\]/Y  Communications_0/UART_1/tx_clk_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/B  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_1\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO_1\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI37631\[6\]/B  Science_0/ADC_READ_0/state_RNI37631\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/B  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[19\]/CLK  General_Controller_0/state_seconds\[19\]/Q  General_Controller_0/exp_adc_reset_RNO_10/A  General_Controller_0/exp_adc_reset_RNO_10/Y  General_Controller_0/exp_adc_reset_RNO_7/A  General_Controller_0/exp_adc_reset_RNO_7/Y  General_Controller_0/exp_adc_reset_RNO_4/A  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[1\]/CLK  General_Controller_0/command\[1\]/Q  General_Controller_0/command_RNIBJ5N\[1\]/A  General_Controller_0/command_RNIBJ5N\[1\]/Y  General_Controller_0/command_RNIRBBE1\[2\]/C  General_Controller_0/command_RNIRBBE1\[2\]/Y  General_Controller_0/command_RNI5BCA3\[2\]/A  General_Controller_0/command_RNI5BCA3\[2\]/Y  General_Controller_0/en_data_saving_RNO_0/A  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/un1_m_count_1_I_15/A  Timing_0/un1_m_count_1_I_15/Y  Timing_0/un1_m_count_1_I_16/B  Timing_0/un1_m_count_1_I_16/Y  Timing_0/un1_m_count_1_I_17/A  Timing_0/un1_m_count_1_I_17/Y  Timing_0/m_count_RNO\[6\]/A  Timing_0/m_count_RNO\[6\]/Y  Timing_0/m_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/S  Communications_0/UART_0/rx_state_RNIP3D87\[1\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[30\]/C  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[2\]/CLK  Communications_0/UART_1/tx_count\[2\]/Q  Communications_0/UART_1/tx_RNO_6/S  Communications_0/UART_1/tx_RNO_6/Y  Communications_0/UART_1/tx_RNO_2/B  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[2\]/CLK  Communications_0/UART_0/tx_count\[2\]/Q  Communications_0/UART_0/tx_RNO_6/S  Communications_0/UART_0/tx_RNO_6/Y  Communications_0/UART_0/tx_RNO_2/B  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[5\]/CLK  Communications_0/UART_0/tx_clk_count\[5\]/Q  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/A  Communications_0/UART_0/tx_clk_count_RNIEDCK1\[5\]/Y  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/B  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/B  General_Controller_0/sweep_table_probe_id_RNIR64C3_0\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/A  General_Controller_0/sweep_table_probe_id_RNINDLC4\[0\]/Y  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/A  General_Controller_0/sweep_table_probe_id_RNI97M4C_0\[0\]/Y  General_Controller_0/st_wen1/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[4\]/CLK  Timing_0/m_count\[4\]/Q  Timing_0/un1_m_count_1_I_15/B  Timing_0/un1_m_count_1_I_15/Y  Timing_0/un1_m_count_1_I_16/B  Timing_0/un1_m_count_1_I_16/Y  Timing_0/un1_m_count_1_I_17/A  Timing_0/un1_m_count_1_I_17/Y  Timing_0/m_count_RNO\[6\]/A  Timing_0/m_count_RNO\[6\]/Y  Timing_0/m_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/C  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_count_RNO\[2\]/A  Communications_0/UART_1/rx_count_RNO\[2\]/Y  Communications_0/UART_1/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[6\]/CLK  General_Controller_0/unit_id\[6\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[2\]/CLK  Communications_0/UART_1/tx_count\[2\]/Q  Communications_0/UART_1/tx_RNO_5/S  Communications_0/UART_1/tx_RNO_5/Y  Communications_0/UART_1/tx_RNO_2/A  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[2\]/CLK  Communications_0/UART_1/tx_count\[2\]/Q  Communications_0/UART_1/tx_RNO_4/S  Communications_0/UART_1/tx_RNO_4/Y  Communications_0/UART_1/tx_RNO_1/B  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[2\]/CLK  Communications_0/UART_0/tx_count\[2\]/Q  Communications_0/UART_0/tx_RNO_5/S  Communications_0/UART_0/tx_RNO_5/Y  Communications_0/UART_0/tx_RNO_2/A  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[2\]/CLK  Communications_0/UART_0/tx_count\[2\]/Q  Communications_0/UART_0/tx_RNO_4/S  Communications_0/UART_0/tx_RNO_4/Y  Communications_0/UART_0/tx_RNO_1/B  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI0OMQ\[1\]/A  Communications_0/UART_0/rx_state_RNI0OMQ\[1\]/Y  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/A  Communications_0/UART_0/rx_state_RNI9FRV2\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/B  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/C  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/state_RNO_5\[5\]/A  GS_Readout_0/state_RNO_5\[5\]/Y  GS_Readout_0/state_RNO_1\[5\]/B  GS_Readout_0/state_RNO_1\[5\]/Y  GS_Readout_0/state_RNO\[5\]/B  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[13\]/CLK  General_Controller_0/uc_tx_state\[13\]/Q  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/A  General_Controller_0/uc_tx_state_RNIDPT13\[13\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/C  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNIIGHN\[6\]/A  GS_Readout_0/state_RNIIGHN\[6\]/Y  GS_Readout_0/state_RNO\[7\]/B  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNIO3EG1\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[5\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[5\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[2\]/CLK  Communications_0/UART_1/tx_count\[2\]/Q  Communications_0/UART_1/tx_RNO_3/S  Communications_0/UART_1/tx_RNO_3/Y  Communications_0/UART_1/tx_RNO_1/A  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[2\]/CLK  Communications_0/UART_0/tx_count\[2\]/Q  Communications_0/UART_0/tx_RNO_3/S  Communications_0/UART_0/tx_RNO_3/Y  Communications_0/UART_0/tx_RNO_1/A  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/uc_rx_byte_RNIE1I6_0\[1\]/C  General_Controller_0/uc_rx_byte_RNIE1I6_0\[1\]/Y  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/A  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/A  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[15\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[15\]/Q  General_Controller_0/uc_send_RNO_13\[7\]/A  General_Controller_0/uc_send_RNO_13\[7\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/B  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[16\]/CLK  General_Controller_0/state_seconds\[16\]/Q  General_Controller_0/state_seconds_RNIUBCK3\[16\]/A  General_Controller_0/state_seconds_RNIUBCK3\[16\]/Y  General_Controller_0/state_seconds_RNIBBMP3\[17\]/B  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNICOL81_0\[5\]/A  GS_Readout_0/state_RNICOL81_0\[5\]/Y  GS_Readout_0/state_RNIJ1C5H\[5\]/C  GS_Readout_0/state_RNIJ1C5H\[5\]/Y  GS_Readout_0/send_RNO\[6\]/B  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/A  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/C  Science_0/ADC_READ_0/cnt_RNI09DD\[3\]/Y  Science_0/ADC_READ_0/state_RNO\[0\]/C  Science_0/ADC_READ_0/state_RNO\[0\]/Y  Science_0/ADC_READ_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO_2\[0\]/B  GS_Readout_0/state_RNO_2\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/C  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[5\]/CLK  General_Controller_0/state_seconds\[5\]/Q  General_Controller_0/exp_adc_reset_RNO_6/B  General_Controller_0/exp_adc_reset_RNO_6/Y  General_Controller_0/exp_adc_reset_RNO_3/A  General_Controller_0/exp_adc_reset_RNO_3/Y  General_Controller_0/exp_adc_reset_RNO_1/B  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNO_5\[6\]/B  GS_Readout_0/state_RNO_5\[6\]/Y  GS_Readout_0/state_RNO_1\[6\]/A  GS_Readout_0/state_RNO_1\[6\]/Y  GS_Readout_0/state_RNO\[6\]/C  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/C  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_count_RNO\[1\]/B  Communications_0/UART_1/rx_count_RNO\[1\]/Y  Communications_0/UART_1/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[0\]/CLK  General_Controller_0/sweep_table_read_value\[0\]/Q  General_Controller_0/uc_send_RNO_10\[0\]/A  General_Controller_0/uc_send_RNO_10\[0\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/A  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[1\]/CLK  General_Controller_0/sweep_table_read_value\[1\]/Q  General_Controller_0/uc_send_RNO_11\[1\]/A  General_Controller_0/uc_send_RNO_11\[1\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/A  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[2\]/CLK  General_Controller_0/sweep_table_read_value\[2\]/Q  General_Controller_0/uc_send_RNO_10\[2\]/A  General_Controller_0/uc_send_RNO_10\[2\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/A  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[3\]/CLK  General_Controller_0/sweep_table_read_value\[3\]/Q  General_Controller_0/uc_send_RNO_9\[3\]/A  General_Controller_0/uc_send_RNO_9\[3\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/A  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[4\]/CLK  General_Controller_0/sweep_table_read_value\[4\]/Q  General_Controller_0/uc_send_RNO_8\[4\]/A  General_Controller_0/uc_send_RNO_8\[4\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/A  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[5\]/CLK  General_Controller_0/sweep_table_read_value\[5\]/Q  General_Controller_0/uc_send_RNO_8\[5\]/A  General_Controller_0/uc_send_RNO_8\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/A  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[6\]/CLK  General_Controller_0/sweep_table_read_value\[6\]/Q  General_Controller_0/uc_send_RNO_8\[6\]/A  General_Controller_0/uc_send_RNO_8\[6\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/A  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[7\]/CLK  General_Controller_0/sweep_table_read_value\[7\]/Q  General_Controller_0/uc_send_RNO_8\[7\]/A  General_Controller_0/uc_send_RNO_8\[7\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/A  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[0\]/CLK  General_Controller_0/constant_bias_voltage_0\[0\]/Q  General_Controller_0/uc_send_RNO_12\[0\]/A  General_Controller_0/uc_send_RNO_12\[0\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/A  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[1\]/CLK  General_Controller_0/constant_bias_voltage_0\[1\]/Q  General_Controller_0/uc_send_RNO_13\[1\]/A  General_Controller_0/uc_send_RNO_13\[1\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/A  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[2\]/CLK  General_Controller_0/constant_bias_voltage_0\[2\]/Q  General_Controller_0/uc_send_RNO_12\[2\]/A  General_Controller_0/uc_send_RNO_12\[2\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/A  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[3\]/CLK  General_Controller_0/constant_bias_voltage_0\[3\]/Q  General_Controller_0/uc_send_RNO_11\[3\]/A  General_Controller_0/uc_send_RNO_11\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/A  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[4\]/CLK  General_Controller_0/constant_bias_voltage_0\[4\]/Q  General_Controller_0/uc_send_RNO_10\[4\]/A  General_Controller_0/uc_send_RNO_10\[4\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/A  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[5\]/CLK  General_Controller_0/constant_bias_voltage_0\[5\]/Q  General_Controller_0/uc_send_RNO_10\[5\]/A  General_Controller_0/uc_send_RNO_10\[5\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/A  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[6\]/CLK  General_Controller_0/constant_bias_voltage_0\[6\]/Q  General_Controller_0/uc_send_RNO_10\[6\]/A  General_Controller_0/uc_send_RNO_10\[6\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/A  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[7\]/CLK  General_Controller_0/constant_bias_voltage_0\[7\]/Q  General_Controller_0/uc_send_RNO_10\[7\]/A  General_Controller_0/uc_send_RNO_10\[7\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/A  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[0\]/CLK  General_Controller_0/sweep_table_samples_per_step\[0\]/Q  General_Controller_0/uc_send_RNO_11\[0\]/A  General_Controller_0/uc_send_RNO_11\[0\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/B  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[1\]/CLK  General_Controller_0/sweep_table_samples_per_step\[1\]/Q  General_Controller_0/uc_send_RNO_12\[1\]/A  General_Controller_0/uc_send_RNO_12\[1\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/B  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[2\]/CLK  General_Controller_0/sweep_table_samples_per_step\[2\]/Q  General_Controller_0/uc_send_RNO_11\[2\]/A  General_Controller_0/uc_send_RNO_11\[2\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/B  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[3\]/CLK  General_Controller_0/sweep_table_samples_per_step\[3\]/Q  General_Controller_0/uc_send_RNO_10\[3\]/A  General_Controller_0/uc_send_RNO_10\[3\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/B  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[4\]/CLK  General_Controller_0/sweep_table_samples_per_step\[4\]/Q  General_Controller_0/uc_send_RNO_9\[4\]/A  General_Controller_0/uc_send_RNO_9\[4\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/B  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[5\]/CLK  General_Controller_0/sweep_table_samples_per_step\[5\]/Q  General_Controller_0/uc_send_RNO_9\[5\]/A  General_Controller_0/uc_send_RNO_9\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/B  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[6\]/CLK  General_Controller_0/sweep_table_samples_per_step\[6\]/Q  General_Controller_0/uc_send_RNO_9\[6\]/A  General_Controller_0/uc_send_RNO_9\[6\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/B  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[7\]/CLK  General_Controller_0/sweep_table_samples_per_step\[7\]/Q  General_Controller_0/uc_send_RNO_9\[7\]/A  General_Controller_0/uc_send_RNO_9\[7\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/B  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[0\]/CLK  General_Controller_0/sweep_table_nof_steps\[0\]/Q  General_Controller_0/uc_send_RNO_10\[0\]/B  General_Controller_0/uc_send_RNO_10\[0\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/A  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[1\]/CLK  General_Controller_0/sweep_table_nof_steps\[1\]/Q  General_Controller_0/uc_send_RNO_11\[1\]/B  General_Controller_0/uc_send_RNO_11\[1\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/A  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[2\]/CLK  General_Controller_0/sweep_table_nof_steps\[2\]/Q  General_Controller_0/uc_send_RNO_10\[2\]/B  General_Controller_0/uc_send_RNO_10\[2\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/A  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[3\]/CLK  General_Controller_0/sweep_table_nof_steps\[3\]/Q  General_Controller_0/uc_send_RNO_9\[3\]/B  General_Controller_0/uc_send_RNO_9\[3\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/A  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[4\]/CLK  General_Controller_0/sweep_table_nof_steps\[4\]/Q  General_Controller_0/uc_send_RNO_8\[4\]/B  General_Controller_0/uc_send_RNO_8\[4\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/A  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[5\]/CLK  General_Controller_0/sweep_table_nof_steps\[5\]/Q  General_Controller_0/uc_send_RNO_8\[5\]/B  General_Controller_0/uc_send_RNO_8\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/A  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[6\]/CLK  General_Controller_0/sweep_table_nof_steps\[6\]/Q  General_Controller_0/uc_send_RNO_8\[6\]/B  General_Controller_0/uc_send_RNO_8\[6\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/A  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_nof_steps\[7\]/CLK  General_Controller_0/sweep_table_nof_steps\[7\]/Q  General_Controller_0/uc_send_RNO_8\[7\]/B  General_Controller_0/uc_send_RNO_8\[7\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/A  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[0\]/CLK  General_Controller_0/constant_bias_voltage_1\[0\]/Q  General_Controller_0/uc_send_RNO_12\[0\]/B  General_Controller_0/uc_send_RNO_12\[0\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/A  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[1\]/CLK  General_Controller_0/constant_bias_voltage_1\[1\]/Q  General_Controller_0/uc_send_RNO_13\[1\]/B  General_Controller_0/uc_send_RNO_13\[1\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/A  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[2\]/CLK  General_Controller_0/constant_bias_voltage_1\[2\]/Q  General_Controller_0/uc_send_RNO_12\[2\]/B  General_Controller_0/uc_send_RNO_12\[2\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/A  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[3\]/CLK  General_Controller_0/constant_bias_voltage_1\[3\]/Q  General_Controller_0/uc_send_RNO_11\[3\]/B  General_Controller_0/uc_send_RNO_11\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/A  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[4\]/CLK  General_Controller_0/constant_bias_voltage_1\[4\]/Q  General_Controller_0/uc_send_RNO_10\[4\]/B  General_Controller_0/uc_send_RNO_10\[4\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/A  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[5\]/CLK  General_Controller_0/constant_bias_voltage_1\[5\]/Q  General_Controller_0/uc_send_RNO_10\[5\]/B  General_Controller_0/uc_send_RNO_10\[5\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/A  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[6\]/CLK  General_Controller_0/constant_bias_voltage_1\[6\]/Q  General_Controller_0/uc_send_RNO_10\[6\]/B  General_Controller_0/uc_send_RNO_10\[6\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/A  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[7\]/CLK  General_Controller_0/constant_bias_voltage_1\[7\]/Q  General_Controller_0/uc_send_RNO_10\[7\]/B  General_Controller_0/uc_send_RNO_10\[7\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/A  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[8\]/CLK  General_Controller_0/constant_bias_voltage_0\[8\]/Q  General_Controller_0/uc_send_RNO_13\[0\]/A  General_Controller_0/uc_send_RNO_13\[0\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/B  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[9\]/CLK  General_Controller_0/constant_bias_voltage_0\[9\]/Q  General_Controller_0/uc_send_RNO_14\[1\]/A  General_Controller_0/uc_send_RNO_14\[1\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/B  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[10\]/CLK  General_Controller_0/constant_bias_voltage_0\[10\]/Q  General_Controller_0/uc_send_RNO_13\[2\]/A  General_Controller_0/uc_send_RNO_13\[2\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/B  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[11\]/CLK  General_Controller_0/constant_bias_voltage_0\[11\]/Q  General_Controller_0/uc_send_RNO_12\[3\]/A  General_Controller_0/uc_send_RNO_12\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/B  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[12\]/CLK  General_Controller_0/constant_bias_voltage_0\[12\]/Q  General_Controller_0/uc_send_RNO_11\[4\]/A  General_Controller_0/uc_send_RNO_11\[4\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/B  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[13\]/CLK  General_Controller_0/constant_bias_voltage_0\[13\]/Q  General_Controller_0/uc_send_RNO_11\[5\]/A  General_Controller_0/uc_send_RNO_11\[5\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/B  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[14\]/CLK  General_Controller_0/constant_bias_voltage_0\[14\]/Q  General_Controller_0/uc_send_RNO_11\[6\]/A  General_Controller_0/uc_send_RNO_11\[6\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/B  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_0\[15\]/CLK  General_Controller_0/constant_bias_voltage_0\[15\]/Q  General_Controller_0/uc_send_RNO_11\[7\]/A  General_Controller_0/uc_send_RNO_11\[7\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/B  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[0\]/CLK  General_Controller_0/sweep_table_samples_per_point\[0\]/Q  General_Controller_0/uc_send_RNO_14\[0\]/B  General_Controller_0/uc_send_RNO_14\[0\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/A  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[1\]/CLK  General_Controller_0/sweep_table_samples_per_point\[1\]/Q  General_Controller_0/uc_send_RNO_15\[1\]/B  General_Controller_0/uc_send_RNO_15\[1\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/A  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[2\]/CLK  General_Controller_0/sweep_table_samples_per_point\[2\]/Q  General_Controller_0/uc_send_RNO_14\[2\]/B  General_Controller_0/uc_send_RNO_14\[2\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/A  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[3\]/CLK  General_Controller_0/sweep_table_samples_per_point\[3\]/Q  General_Controller_0/uc_send_RNO_13\[3\]/B  General_Controller_0/uc_send_RNO_13\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/A  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[4\]/CLK  General_Controller_0/sweep_table_samples_per_point\[4\]/Q  General_Controller_0/uc_send_RNO_12\[4\]/B  General_Controller_0/uc_send_RNO_12\[4\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/A  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[5\]/CLK  General_Controller_0/sweep_table_samples_per_point\[5\]/Q  General_Controller_0/uc_send_RNO_12\[5\]/B  General_Controller_0/uc_send_RNO_12\[5\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/A  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[6\]/CLK  General_Controller_0/sweep_table_samples_per_point\[6\]/Q  General_Controller_0/uc_send_RNO_12\[6\]/B  General_Controller_0/uc_send_RNO_12\[6\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/A  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[7\]/CLK  General_Controller_0/sweep_table_samples_per_point\[7\]/Q  General_Controller_0/uc_send_RNO_12\[7\]/B  General_Controller_0/uc_send_RNO_12\[7\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/A  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[0\]/CLK  General_Controller_0/sweep_table_points\[0\]/Q  General_Controller_0/uc_send_RNO_11\[0\]/B  General_Controller_0/uc_send_RNO_11\[0\]/Y  General_Controller_0/uc_send_RNO_5\[0\]/B  General_Controller_0/uc_send_RNO_5\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/A  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[1\]/CLK  General_Controller_0/sweep_table_points\[1\]/Q  General_Controller_0/uc_send_RNO_12\[1\]/B  General_Controller_0/uc_send_RNO_12\[1\]/Y  General_Controller_0/uc_send_RNO_5\[1\]/B  General_Controller_0/uc_send_RNO_5\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/A  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[2\]/CLK  General_Controller_0/sweep_table_points\[2\]/Q  General_Controller_0/uc_send_RNO_11\[2\]/B  General_Controller_0/uc_send_RNO_11\[2\]/Y  General_Controller_0/uc_send_RNO_5\[2\]/B  General_Controller_0/uc_send_RNO_5\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/A  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[3\]/CLK  General_Controller_0/sweep_table_points\[3\]/Q  General_Controller_0/uc_send_RNO_10\[3\]/B  General_Controller_0/uc_send_RNO_10\[3\]/Y  General_Controller_0/uc_send_RNO_5\[3\]/B  General_Controller_0/uc_send_RNO_5\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/A  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[4\]/CLK  General_Controller_0/sweep_table_points\[4\]/Q  General_Controller_0/uc_send_RNO_9\[4\]/B  General_Controller_0/uc_send_RNO_9\[4\]/Y  General_Controller_0/uc_send_RNO_4\[4\]/B  General_Controller_0/uc_send_RNO_4\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/A  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[5\]/CLK  General_Controller_0/sweep_table_points\[5\]/Q  General_Controller_0/uc_send_RNO_9\[5\]/B  General_Controller_0/uc_send_RNO_9\[5\]/Y  General_Controller_0/uc_send_RNO_4\[5\]/B  General_Controller_0/uc_send_RNO_4\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/A  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[6\]/CLK  General_Controller_0/sweep_table_points\[6\]/Q  General_Controller_0/uc_send_RNO_9\[6\]/B  General_Controller_0/uc_send_RNO_9\[6\]/Y  General_Controller_0/uc_send_RNO_4\[6\]/B  General_Controller_0/uc_send_RNO_4\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/A  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[7\]/CLK  General_Controller_0/sweep_table_points\[7\]/Q  General_Controller_0/uc_send_RNO_9\[7\]/B  General_Controller_0/uc_send_RNO_9\[7\]/Y  General_Controller_0/uc_send_RNO_4\[7\]/B  General_Controller_0/uc_send_RNO_4\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/A  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[8\]/CLK  General_Controller_0/sweep_table_samples_per_step\[8\]/Q  General_Controller_0/uc_send_RNO_16\[0\]/A  General_Controller_0/uc_send_RNO_16\[0\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/A  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[9\]/CLK  General_Controller_0/sweep_table_samples_per_step\[9\]/Q  General_Controller_0/uc_send_RNO_17\[1\]/A  General_Controller_0/uc_send_RNO_17\[1\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/A  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[10\]/CLK  General_Controller_0/sweep_table_samples_per_step\[10\]/Q  General_Controller_0/uc_send_RNO_16\[2\]/A  General_Controller_0/uc_send_RNO_16\[2\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/A  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[11\]/CLK  General_Controller_0/sweep_table_samples_per_step\[11\]/Q  General_Controller_0/uc_send_RNO_15\[3\]/A  General_Controller_0/uc_send_RNO_15\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/A  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[12\]/CLK  General_Controller_0/sweep_table_samples_per_step\[12\]/Q  General_Controller_0/uc_send_RNO_14\[4\]/A  General_Controller_0/uc_send_RNO_14\[4\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/A  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[13\]/CLK  General_Controller_0/sweep_table_samples_per_step\[13\]/Q  General_Controller_0/uc_send_RNO_14\[5\]/A  General_Controller_0/uc_send_RNO_14\[5\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/A  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[14\]/CLK  General_Controller_0/sweep_table_samples_per_step\[14\]/Q  General_Controller_0/uc_send_RNO_14\[6\]/A  General_Controller_0/uc_send_RNO_14\[6\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/A  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_step\[15\]/CLK  General_Controller_0/sweep_table_samples_per_step\[15\]/Q  General_Controller_0/uc_send_RNO_14\[7\]/A  General_Controller_0/uc_send_RNO_14\[7\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/A  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[8\]/CLK  General_Controller_0/constant_bias_voltage_1\[8\]/Q  General_Controller_0/uc_send_RNO_13\[0\]/B  General_Controller_0/uc_send_RNO_13\[0\]/Y  General_Controller_0/uc_send_RNO_6\[0\]/B  General_Controller_0/uc_send_RNO_6\[0\]/Y  General_Controller_0/uc_send_RNO_2\[0\]/B  General_Controller_0/uc_send_RNO_2\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/A  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[9\]/CLK  General_Controller_0/constant_bias_voltage_1\[9\]/Q  General_Controller_0/uc_send_RNO_14\[1\]/B  General_Controller_0/uc_send_RNO_14\[1\]/Y  General_Controller_0/uc_send_RNO_6\[1\]/B  General_Controller_0/uc_send_RNO_6\[1\]/Y  General_Controller_0/uc_send_RNO_2\[1\]/B  General_Controller_0/uc_send_RNO_2\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/A  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[10\]/CLK  General_Controller_0/constant_bias_voltage_1\[10\]/Q  General_Controller_0/uc_send_RNO_13\[2\]/B  General_Controller_0/uc_send_RNO_13\[2\]/Y  General_Controller_0/uc_send_RNO_6\[2\]/B  General_Controller_0/uc_send_RNO_6\[2\]/Y  General_Controller_0/uc_send_RNO_2\[2\]/B  General_Controller_0/uc_send_RNO_2\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/A  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[11\]/CLK  General_Controller_0/constant_bias_voltage_1\[11\]/Q  General_Controller_0/uc_send_RNO_12\[3\]/B  General_Controller_0/uc_send_RNO_12\[3\]/Y  General_Controller_0/uc_send_RNO_6\[3\]/B  General_Controller_0/uc_send_RNO_6\[3\]/Y  General_Controller_0/uc_send_RNO_2\[3\]/B  General_Controller_0/uc_send_RNO_2\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/A  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[12\]/CLK  General_Controller_0/constant_bias_voltage_1\[12\]/Q  General_Controller_0/uc_send_RNO_11\[4\]/B  General_Controller_0/uc_send_RNO_11\[4\]/Y  General_Controller_0/uc_send_RNO_5\[4\]/B  General_Controller_0/uc_send_RNO_5\[4\]/Y  General_Controller_0/uc_send_RNO_2\[4\]/B  General_Controller_0/uc_send_RNO_2\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/A  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[13\]/CLK  General_Controller_0/constant_bias_voltage_1\[13\]/Q  General_Controller_0/uc_send_RNO_11\[5\]/B  General_Controller_0/uc_send_RNO_11\[5\]/Y  General_Controller_0/uc_send_RNO_5\[5\]/B  General_Controller_0/uc_send_RNO_5\[5\]/Y  General_Controller_0/uc_send_RNO_2\[5\]/B  General_Controller_0/uc_send_RNO_2\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/A  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[14\]/CLK  General_Controller_0/constant_bias_voltage_1\[14\]/Q  General_Controller_0/uc_send_RNO_11\[6\]/B  General_Controller_0/uc_send_RNO_11\[6\]/Y  General_Controller_0/uc_send_RNO_5\[6\]/B  General_Controller_0/uc_send_RNO_5\[6\]/Y  General_Controller_0/uc_send_RNO_2\[6\]/B  General_Controller_0/uc_send_RNO_2\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/A  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/constant_bias_voltage_1\[15\]/CLK  General_Controller_0/constant_bias_voltage_1\[15\]/Q  General_Controller_0/uc_send_RNO_11\[7\]/B  General_Controller_0/uc_send_RNO_11\[7\]/Y  General_Controller_0/uc_send_RNO_5\[7\]/B  General_Controller_0/uc_send_RNO_5\[7\]/Y  General_Controller_0/uc_send_RNO_2\[7\]/B  General_Controller_0/uc_send_RNO_2\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/A  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[8\]/CLK  General_Controller_0/sweep_table_samples_per_point\[8\]/Q  General_Controller_0/uc_send_RNO_15\[0\]/B  General_Controller_0/uc_send_RNO_15\[0\]/Y  General_Controller_0/uc_send_RNO_7\[0\]/B  General_Controller_0/uc_send_RNO_7\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/A  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[9\]/CLK  General_Controller_0/sweep_table_samples_per_point\[9\]/Q  General_Controller_0/uc_send_RNO_16\[1\]/B  General_Controller_0/uc_send_RNO_16\[1\]/Y  General_Controller_0/uc_send_RNO_7\[1\]/B  General_Controller_0/uc_send_RNO_7\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/A  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[10\]/CLK  General_Controller_0/sweep_table_samples_per_point\[10\]/Q  General_Controller_0/uc_send_RNO_15\[2\]/B  General_Controller_0/uc_send_RNO_15\[2\]/Y  General_Controller_0/uc_send_RNO_7\[2\]/B  General_Controller_0/uc_send_RNO_7\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/A  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[11\]/CLK  General_Controller_0/sweep_table_samples_per_point\[11\]/Q  General_Controller_0/uc_send_RNO_14\[3\]/B  General_Controller_0/uc_send_RNO_14\[3\]/Y  General_Controller_0/uc_send_RNO_7\[3\]/B  General_Controller_0/uc_send_RNO_7\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/A  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[12\]/CLK  General_Controller_0/sweep_table_samples_per_point\[12\]/Q  General_Controller_0/uc_send_RNO_13\[4\]/B  General_Controller_0/uc_send_RNO_13\[4\]/Y  General_Controller_0/uc_send_RNO_6\[4\]/B  General_Controller_0/uc_send_RNO_6\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/A  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[13\]/CLK  General_Controller_0/sweep_table_samples_per_point\[13\]/Q  General_Controller_0/uc_send_RNO_13\[5\]/B  General_Controller_0/uc_send_RNO_13\[5\]/Y  General_Controller_0/uc_send_RNO_6\[5\]/B  General_Controller_0/uc_send_RNO_6\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/A  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[14\]/CLK  General_Controller_0/sweep_table_samples_per_point\[14\]/Q  General_Controller_0/uc_send_RNO_13\[6\]/B  General_Controller_0/uc_send_RNO_13\[6\]/Y  General_Controller_0/uc_send_RNO_6\[6\]/B  General_Controller_0/uc_send_RNO_6\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/A  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_samples_per_point\[15\]/CLK  General_Controller_0/sweep_table_samples_per_point\[15\]/Q  General_Controller_0/uc_send_RNO_13\[7\]/B  General_Controller_0/uc_send_RNO_13\[7\]/Y  General_Controller_0/uc_send_RNO_6\[7\]/B  General_Controller_0/uc_send_RNO_6\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/A  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[8\]/CLK  General_Controller_0/sweep_table_sample_skip\[8\]/Q  General_Controller_0/uc_send_RNO_16\[0\]/B  General_Controller_0/uc_send_RNO_16\[0\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/A  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[9\]/CLK  General_Controller_0/sweep_table_sample_skip\[9\]/Q  General_Controller_0/uc_send_RNO_17\[1\]/B  General_Controller_0/uc_send_RNO_17\[1\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/A  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[10\]/CLK  General_Controller_0/sweep_table_sample_skip\[10\]/Q  General_Controller_0/uc_send_RNO_16\[2\]/B  General_Controller_0/uc_send_RNO_16\[2\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/A  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[11\]/CLK  General_Controller_0/sweep_table_sample_skip\[11\]/Q  General_Controller_0/uc_send_RNO_15\[3\]/B  General_Controller_0/uc_send_RNO_15\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/A  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[12\]/CLK  General_Controller_0/sweep_table_sample_skip\[12\]/Q  General_Controller_0/uc_send_RNO_14\[4\]/B  General_Controller_0/uc_send_RNO_14\[4\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/A  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[13\]/CLK  General_Controller_0/sweep_table_sample_skip\[13\]/Q  General_Controller_0/uc_send_RNO_14\[5\]/B  General_Controller_0/uc_send_RNO_14\[5\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/A  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[14\]/CLK  General_Controller_0/sweep_table_sample_skip\[14\]/Q  General_Controller_0/uc_send_RNO_14\[6\]/B  General_Controller_0/uc_send_RNO_14\[6\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/A  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[15\]/CLK  General_Controller_0/sweep_table_sample_skip\[15\]/Q  General_Controller_0/uc_send_RNO_14\[7\]/B  General_Controller_0/uc_send_RNO_14\[7\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/A  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[8\]/CLK  General_Controller_0/sweep_table_read_value\[8\]/Q  General_Controller_0/uc_send_RNO_17\[0\]/A  General_Controller_0/uc_send_RNO_17\[0\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/B  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[9\]/CLK  General_Controller_0/sweep_table_read_value\[9\]/Q  General_Controller_0/uc_send_RNO_18\[1\]/A  General_Controller_0/uc_send_RNO_18\[1\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/B  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[10\]/CLK  General_Controller_0/sweep_table_read_value\[10\]/Q  General_Controller_0/uc_send_RNO_17\[2\]/A  General_Controller_0/uc_send_RNO_17\[2\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/B  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[11\]/CLK  General_Controller_0/sweep_table_read_value\[11\]/Q  General_Controller_0/uc_send_RNO_16\[3\]/A  General_Controller_0/uc_send_RNO_16\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/B  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[12\]/CLK  General_Controller_0/sweep_table_read_value\[12\]/Q  General_Controller_0/uc_send_RNO_15\[4\]/A  General_Controller_0/uc_send_RNO_15\[4\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/B  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[13\]/CLK  General_Controller_0/sweep_table_read_value\[13\]/Q  General_Controller_0/uc_send_RNO_15\[5\]/A  General_Controller_0/uc_send_RNO_15\[5\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/B  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[14\]/CLK  General_Controller_0/sweep_table_read_value\[14\]/Q  General_Controller_0/uc_send_RNO_15\[6\]/A  General_Controller_0/uc_send_RNO_15\[6\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/B  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_value\[15\]/CLK  General_Controller_0/sweep_table_read_value\[15\]/Q  General_Controller_0/uc_send_RNO_15\[7\]/A  General_Controller_0/uc_send_RNO_15\[7\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/B  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  General_Controller_0/en_sensors_0_0_o3/B  General_Controller_0/en_sensors_0_0_o3/Y  General_Controller_0/en_sensors_RNO_1/A  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[8\]/CLK  General_Controller_0/sweep_table_points\[8\]/Q  General_Controller_0/uc_send_RNO_17\[0\]/B  General_Controller_0/uc_send_RNO_17\[0\]/Y  General_Controller_0/uc_send_RNO_8\[0\]/B  General_Controller_0/uc_send_RNO_8\[0\]/Y  General_Controller_0/uc_send_RNO_3\[0\]/B  General_Controller_0/uc_send_RNO_3\[0\]/Y  General_Controller_0/uc_send_RNO_0\[0\]/B  General_Controller_0/uc_send_RNO_0\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/A  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[9\]/CLK  General_Controller_0/sweep_table_points\[9\]/Q  General_Controller_0/uc_send_RNO_18\[1\]/B  General_Controller_0/uc_send_RNO_18\[1\]/Y  General_Controller_0/uc_send_RNO_8\[1\]/B  General_Controller_0/uc_send_RNO_8\[1\]/Y  General_Controller_0/uc_send_RNO_3\[1\]/B  General_Controller_0/uc_send_RNO_3\[1\]/Y  General_Controller_0/uc_send_RNO_0\[1\]/B  General_Controller_0/uc_send_RNO_0\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/A  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[10\]/CLK  General_Controller_0/sweep_table_points\[10\]/Q  General_Controller_0/uc_send_RNO_17\[2\]/B  General_Controller_0/uc_send_RNO_17\[2\]/Y  General_Controller_0/uc_send_RNO_8\[2\]/B  General_Controller_0/uc_send_RNO_8\[2\]/Y  General_Controller_0/uc_send_RNO_3\[2\]/B  General_Controller_0/uc_send_RNO_3\[2\]/Y  General_Controller_0/uc_send_RNO_0\[2\]/B  General_Controller_0/uc_send_RNO_0\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/A  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[11\]/CLK  General_Controller_0/sweep_table_points\[11\]/Q  General_Controller_0/uc_send_RNO_16\[3\]/B  General_Controller_0/uc_send_RNO_16\[3\]/Y  General_Controller_0/uc_send_RNO_8\[3\]/B  General_Controller_0/uc_send_RNO_8\[3\]/Y  General_Controller_0/uc_send_RNO_3\[3\]/B  General_Controller_0/uc_send_RNO_3\[3\]/Y  General_Controller_0/uc_send_RNO_0\[3\]/B  General_Controller_0/uc_send_RNO_0\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/A  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[12\]/CLK  General_Controller_0/sweep_table_points\[12\]/Q  General_Controller_0/uc_send_RNO_15\[4\]/B  General_Controller_0/uc_send_RNO_15\[4\]/Y  General_Controller_0/uc_send_RNO_7\[4\]/B  General_Controller_0/uc_send_RNO_7\[4\]/Y  General_Controller_0/uc_send_RNO_3\[4\]/B  General_Controller_0/uc_send_RNO_3\[4\]/Y  General_Controller_0/uc_send_RNO_0\[4\]/B  General_Controller_0/uc_send_RNO_0\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/A  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[13\]/CLK  General_Controller_0/sweep_table_points\[13\]/Q  General_Controller_0/uc_send_RNO_15\[5\]/B  General_Controller_0/uc_send_RNO_15\[5\]/Y  General_Controller_0/uc_send_RNO_7\[5\]/B  General_Controller_0/uc_send_RNO_7\[5\]/Y  General_Controller_0/uc_send_RNO_3\[5\]/B  General_Controller_0/uc_send_RNO_3\[5\]/Y  General_Controller_0/uc_send_RNO_0\[5\]/B  General_Controller_0/uc_send_RNO_0\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/A  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[14\]/CLK  General_Controller_0/sweep_table_points\[14\]/Q  General_Controller_0/uc_send_RNO_15\[6\]/B  General_Controller_0/uc_send_RNO_15\[6\]/Y  General_Controller_0/uc_send_RNO_7\[6\]/B  General_Controller_0/uc_send_RNO_7\[6\]/Y  General_Controller_0/uc_send_RNO_3\[6\]/B  General_Controller_0/uc_send_RNO_3\[6\]/Y  General_Controller_0/uc_send_RNO_0\[6\]/B  General_Controller_0/uc_send_RNO_0\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/A  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_points\[15\]/CLK  General_Controller_0/sweep_table_points\[15\]/Q  General_Controller_0/uc_send_RNO_15\[7\]/B  General_Controller_0/uc_send_RNO_15\[7\]/Y  General_Controller_0/uc_send_RNO_7\[7\]/B  General_Controller_0/uc_send_RNO_7\[7\]/Y  General_Controller_0/uc_send_RNO_3\[7\]/B  General_Controller_0/uc_send_RNO_3\[7\]/Y  General_Controller_0/uc_send_RNO_0\[7\]/B  General_Controller_0/uc_send_RNO_0\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/A  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/B  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[4\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO\[4\]/A  Science_0/ADC_READ_0/cnt_RNO\[4\]/Y  Science_0/ADC_READ_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[7\]/CLK  GS_Readout_0/prevState\[7\]/Q  GS_Readout_0/prevState_RNIU9VB1\[5\]/C  GS_Readout_0/prevState_RNIU9VB1\[5\]/Y  GS_Readout_0/state_RNO_1\[1\]/C  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[8\]/CLK  Timekeeper_0/milliseconds\[8\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/C  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/C  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[4\]/CLK  Science_0/ADC_READ_0/cnt\[4\]/Q  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/B  Science_0/ADC_READ_0/cnt_RNIU8OG\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/A  Communications_0/UART_0/rx_state_RNIA9VQ6\[1\]/Y  Communications_0/UART_0/rx_count_RNO_1\[0\]/B  Communications_0/UART_0/rx_count_RNO_1\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/S  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[6\]/CLK  Communications_0/UART_0/recv\[6\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_11\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[6\]/CLK  General_Controller_0/command\[6\]/Q  General_Controller_0/led1_RNO_4/A  General_Controller_0/led1_RNO_4/Y  General_Controller_0/led1_RNO_2/B  General_Controller_0/led1_RNO_2/Y  General_Controller_0/led1_RNO_0/B  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/un1_subState_I_24/B  GS_Readout_0/un1_subState_I_24/Y  GS_Readout_0/un1_subState_I_21/B  GS_Readout_0/un1_subState_I_21/Y  GS_Readout_0/subState_RNO\[3\]/A  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[7\]/CLK  Timekeeper_0/milliseconds\[7\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/A  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/Y  General_Controller_0/flight_state_RNO_3\[3\]/C  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[2\]/CLK  Communications_0/UART_1/tx_count\[2\]/Q  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/B  Communications_0/UART_1/tx_count_RNI83CF3\[2\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/A  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[2\]/CLK  Communications_0/UART_0/tx_count\[2\]/Q  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/B  Communications_0/UART_0/tx_count_RNISE8J2\[2\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/A  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[4\]/CLK  Communications_0/UART_0/recv\[4\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_10\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_10\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNO_4\[4\]/A  GS_Readout_0/state_RNO_4\[4\]/Y  GS_Readout_0/state_RNO_1\[4\]/A  GS_Readout_0/state_RNO_1\[4\]/Y  GS_Readout_0/state_RNO\[4\]/B  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[1\]/CLK  Timing_0/s_time\[1\]/Q  Timing_0/s_time_1_I_27/B  Timing_0/s_time_1_I_27/Y  Timing_0/s_time_1_I_33/A  Timing_0/s_time_1_I_33/Y  Timing_0/s_time_1_I_29/A  Timing_0/s_time_1_I_29/Y  Timing_0/s_time_1_I_26/B  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_10/B  Timing_0/un1_m_count_1_I_10/Y  Timing_0/un1_m_count_1_I_19/A  Timing_0/un1_m_count_1_I_19/Y  Timing_0/un1_m_count_1_I_20/A  Timing_0/un1_m_count_1_I_20/Y  Timing_0/m_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/AND2_61/B  Data_Saving_0/FPGA_Buffer_0/AND2_61/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[1\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[5\]/CLK  Communications_0/UART_1/tx_clk_count\[5\]/Q  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/A  Communications_0/UART_1/tx_clk_count_RNIM5472\[5\]/Y  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/B  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNI4H55\[1\]/A  Science_0/DAC_SET_0/state_RNI4H55\[1\]/Y  Science_0/DAC_SET_0/sdi_int/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/A  General_Controller_0/uc_rx_state_RNIFJCA_0\[0\]/Y  General_Controller_0/uc_tx_nextstate_RNO\[4\]/A  General_Controller_0/uc_tx_nextstate_RNO\[4\]/Y  General_Controller_0/uc_tx_nextstate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/prevState_RNI7KDK\[3\]/B  GS_Readout_0/prevState_RNI7KDK\[3\]/Y  GS_Readout_0/state_RNO_1\[2\]/B  GS_Readout_0/state_RNO_1\[2\]/Y  GS_Readout_0/state_RNO\[2\]/B  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/prevState_RNI7KDK\[3\]/B  GS_Readout_0/prevState_RNI7KDK\[3\]/Y  GS_Readout_0/state_RNO_1\[1\]/B  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/prevState_RNI3GDK\[1\]/B  GS_Readout_0/prevState_RNI3GDK\[1\]/Y  GS_Readout_0/state_RNO_1\[3\]/B  GS_Readout_0/state_RNO_1\[3\]/Y  GS_Readout_0/state_RNO\[3\]/B  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[3\]/CLK  General_Controller_0/uc_rx_state\[3\]/Q  General_Controller_0/uc_rx_state_RNIQ6DQ2\[3\]/B  General_Controller_0/uc_rx_state_RNIQ6DQ2\[3\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/A  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/C  Communications_0/UART_1/rx_count_RNIH6O5\[2\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/C  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/C  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/A  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/C  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/A  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_WGRYSYNC\[8\]\/Q  Data_Saving_0/FPGA_Buffer_0/BUFF_READDOMAIN_WMSB/A  Data_Saving_0/FPGA_Buffer_0/BUFF_READDOMAIN_WMSB/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/B  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/command_rdy/CLK  Communications_0/FFU_Command_Checker_0/command_rdy/Q  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/A  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/Y  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/A  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/Y  General_Controller_0/command\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/command_rdy/CLK  Communications_0/FFU_Command_Checker_0/command_rdy/Q  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/A  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/Y  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/A  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/Y  General_Controller_0/command\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/command_rdy/CLK  Communications_0/FFU_Command_Checker_0/command_rdy/Q  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/A  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/Y  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/A  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/Y  General_Controller_0/command\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[4\]/CLK  General_Controller_0/uc_rx_prev_state\[4\]/Q  General_Controller_0/uc_rx_prev_state_RNIVG9G\[4\]/A  General_Controller_0/uc_rx_prev_state_RNIVG9G\[4\]/Y  General_Controller_0/uc_rx_prev_state_RNIGAKB1\[4\]/A  General_Controller_0/uc_rx_prev_state_RNIGAKB1\[4\]/Y  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/C  General_Controller_0/uc_rx_state_RNIOOCLD\[3\]/Y  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/A  General_Controller_0/uc_rx_state_RNIRQ41A1\[3\]/Y  General_Controller_0/uc_rx_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Timing_0/m_time_RNIRI0O\[1\]/C  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNII4181\[4\]/B  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNO\[5\]/A  Timing_0/m_time_RNO\[5\]/Y  Timing_0/m_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO_4\[5\]/B  GS_Readout_0/state_RNO_4\[5\]/Y  GS_Readout_0/state_RNO_1\[5\]/A  GS_Readout_0/state_RNO_1\[5\]/Y  GS_Readout_0/state_RNO\[5\]/B  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[2\]/CLK  General_Controller_0/command\[2\]/Q  General_Controller_0/command_RNIMIO21\[2\]/B  General_Controller_0/command_RNIMIO21\[2\]/Y  General_Controller_0/command_RNIRBBE1\[0\]/B  General_Controller_0/command_RNIRBBE1\[0\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/A  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNIKDST\[0\]/B  Communications_0/UART_1/rx_state_RNIKDST\[0\]/Y  Communications_0/UART_1/rx_state_RNO_1\[0\]/A  Communications_0/UART_1/rx_state_RNO_1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/B  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/B  Communications_0/UART_0/rx_clk_count_RNIA4CV\[23\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/A  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/B  Communications_0/UART_1/rx_clk_count_RNIE38I\[23\]/Y  Communications_0/UART_1/rx_byte_RNO\[7\]/A  Communications_0/UART_1/rx_byte_RNO\[7\]/Y  Communications_0/UART_1/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  General_Controller_0/en_sensors_RNO_3/A  General_Controller_0/en_sensors_RNO_3/Y  General_Controller_0/en_sensors_RNO_1/B  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[28\]/B  Communications_0/UART_0/rx_clk_count_RNO\[28\]/Y  Communications_0/UART_0/rx_clk_count\[28\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[28\]/B  Communications_0/UART_1/rx_clk_count_RNO\[28\]/Y  Communications_0/UART_1/rx_clk_count\[28\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[14\]/CLK  General_Controller_0/state_seconds\[14\]/Q  General_Controller_0/exp_adc_reset_RNO_9/C  General_Controller_0/exp_adc_reset_RNO_9/Y  General_Controller_0/exp_adc_reset_RNO_4/C  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[12\]/CLK  General_Controller_0/state_seconds\[12\]/Q  General_Controller_0/exp_adc_reset_RNO_8/C  General_Controller_0/exp_adc_reset_RNO_8/Y  General_Controller_0/exp_adc_reset_RNO_4/B  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[5\]/CLK  GS_Readout_0/prevState\[5\]/Q  GS_Readout_0/prevState_RNIU9VB1\[5\]/B  GS_Readout_0/prevState_RNIU9VB1\[5\]/Y  GS_Readout_0/state_RNO_1\[1\]/C  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/B  Science_0/ADC_READ_0/cnt_RNIFL1A\[2\]/Y  Science_0/ADC_READ_0/cnt_RNO_0\[3\]/B  Science_0/ADC_READ_0/cnt_RNO_0\[3\]/Y  Science_0/ADC_READ_0/cnt_RNO\[3\]/A  Science_0/ADC_READ_0/cnt_RNO\[3\]/Y  Science_0/ADC_READ_0/cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/C  General_Controller_0/uc_rx_state_0_RNIAQSH3\[4\]/Y  General_Controller_0/gs_id\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[2\]/CLK  Science_0/ADC_READ_0/cnt\[2\]/Q  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/B  Science_0/ADC_READ_0/cnt_RNIEIM6\[2\]/Y  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/C  Science_0/ADC_READ_0/cnt_RNIS4DD\[1\]/Y  Science_0/ADC_READ_0/state_RNO\[0\]/B  Science_0/ADC_READ_0/state_RNO\[0\]/Y  Science_0/ADC_READ_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/prevState_RNI7KDK\[3\]/B  GS_Readout_0/prevState_RNI7KDK\[3\]/Y  GS_Readout_0/state_RNO_0\[7\]/B  GS_Readout_0/state_RNO_0\[7\]/Y  GS_Readout_0/state_RNO\[7\]/A  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_5/A  Data_Saving_0/FPGA_Buffer_0/XOR2_5/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/A  Data_Saving_0/FPGA_Buffer_0/XNOR2_19/Y  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNO_4\[5\]/A  GS_Readout_0/state_RNO_4\[5\]/Y  GS_Readout_0/state_RNO_1\[5\]/A  GS_Readout_0/state_RNO_1\[5\]/Y  GS_Readout_0/state_RNO\[5\]/B  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/uc_send_RNO_4\[3\]/A  General_Controller_0/uc_send_RNO_4\[3\]/Y  General_Controller_0/uc_send_RNO_1\[3\]/A  General_Controller_0/uc_send_RNO_1\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/B  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/led1_RNO_2/A  General_Controller_0/led1_RNO_2/Y  General_Controller_0/led1_RNO_0/B  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  General_Controller_0/en_sensors_RNO_3/B  General_Controller_0/en_sensors_RNO_3/Y  General_Controller_0/en_sensors_RNO_1/B  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/state_RNO_4\[6\]/C  GS_Readout_0/state_RNO_4\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/C  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/uc_rx_byte_RNIE1I6_0\[1\]/A  General_Controller_0/uc_rx_byte_RNIE1I6_0\[1\]/Y  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/A  General_Controller_0/uc_rx_byte_RNIOGUH3\[1\]/Y  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/A  General_Controller_0/uc_rx_byte_RNIHE0BE1\[1\]/Y  General_Controller_0/uc_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/uc_send_RNO_4\[0\]/B  General_Controller_0/uc_send_RNO_4\[0\]/Y  General_Controller_0/uc_send_RNO_1\[0\]/A  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[0\]/CLK  General_Controller_0/uc_rx_state\[0\]/Q  General_Controller_0/uc_oen_RNO_0/B  General_Controller_0/uc_oen_RNO_0/Y  General_Controller_0/uc_oen_RNO/B  General_Controller_0/uc_oen_RNO/Y  General_Controller_0/uc_oen/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[3\]/CLK  General_Controller_0/state_seconds\[3\]/Q  General_Controller_0/exp_adc_reset_RNO_8/B  General_Controller_0/exp_adc_reset_RNO_8/Y  General_Controller_0/exp_adc_reset_RNO_4/B  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[2\]/CLK  General_Controller_0/command\[2\]/Q  General_Controller_0/command_RNI2JBE1\[2\]/B  General_Controller_0/command_RNI2JBE1\[2\]/Y  General_Controller_0/led1_RNO_0/A  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[5\]/CLK  Communications_0/UART_0/recv\[5\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_9\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_9\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[18\]/CLK  General_Controller_0/state_seconds\[18\]/Q  General_Controller_0/exp_adc_reset_RNO_9/B  General_Controller_0/exp_adc_reset_RNO_9/Y  General_Controller_0/exp_adc_reset_RNO_4/C  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/old_1kHz/CLK  Timekeeper_0/old_1kHz/Q  Timekeeper_0/old_1kHz_RNIJVLN/B  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds_RNO\[0\]/B  Timekeeper_0/milliseconds_RNO\[0\]/Y  Timekeeper_0/milliseconds\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/led2_RNO_2/C  General_Controller_0/led2_RNO_2/Y  General_Controller_0/led2_RNO_1/C  General_Controller_0/led2_RNO_1/Y  General_Controller_0/led2_RNO_0/A  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/old_G1\[0\]/CLK  Science_0/SET_LP_GAIN_0/old_G1\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNINII2\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/B  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[1\]/CLK  Communications_0/UART_0/recv\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_8\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_8\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/state_RNO_2\[0\]/A  GS_Readout_0/state_RNO_2\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/C  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/state_RNIVO7I1\[0\]/A  GS_Readout_0/state_RNIVO7I1\[0\]/Y  GS_Readout_0/send_RNO_2\[3\]/C  GS_Readout_0/send_RNO_2\[3\]/Y  GS_Readout_0/send_RNO\[3\]/C  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/B  Communications_0/UART_1/tx_clk_count_RNIBQKN\[0\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[2\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[2\]/A  Communications_0/UART_1/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_1/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/B  General_Controller_0/flight_state_ns_0_0_0_o3\[1\]/Y  General_Controller_0/flight_state_RNO_0\[4\]/C  General_Controller_0/flight_state_RNO_0\[4\]/Y  General_Controller_0/flight_state_RNO\[4\]/A  General_Controller_0/flight_state_RNO\[4\]/Y  General_Controller_0/flight_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[3\]/CLK  Science_0/DAC_SET_0/cnt\[3\]/Q  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/B  Science_0/DAC_SET_0/cnt_RNI5K71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/C  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO\[2\]/C  Science_0/DAC_SET_0/state_RNO\[2\]/Y  Science_0/DAC_SET_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_0/A  Data_Saving_0/FPGA_Buffer_0/NAND2_0/Y  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/B  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE_RNO/Y  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMWEBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/BLKA  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/prevState_RNI3GDK\[1\]/B  GS_Readout_0/prevState_RNI3GDK\[1\]/Y  GS_Readout_0/state_RNO_0\[7\]/A  GS_Readout_0/state_RNO_0\[7\]/Y  GS_Readout_0/state_RNO\[7\]/A  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[26\]/CLK  Communications_0/UART_0/rx_clk_count\[26\]/Q  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/B  Communications_0/UART_0/rx_clk_count_RNIP6D01\[26\]/Y  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/A  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[26\]/CLK  Communications_0/UART_1/rx_clk_count\[26\]/Q  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/B  Communications_0/UART_1/rx_clk_count_RNIVC0A\[26\]/Y  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/A  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[4\]/CLK  General_Controller_0/unit_id\[4\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_10\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_10\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[5\]/CLK  GS_Readout_0/prevState\[5\]/Q  GS_Readout_0/state_RNO_6\[5\]/A  GS_Readout_0/state_RNO_6\[5\]/Y  GS_Readout_0/state_RNO_3\[5\]/C  GS_Readout_0/state_RNO_3\[5\]/Y  GS_Readout_0/state_RNO_0\[5\]/A  GS_Readout_0/state_RNO_0\[5\]/Y  GS_Readout_0/state_RNO\[5\]/A  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[20\]/CLK  Timekeeper_0/milliseconds\[20\]/Q  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/C  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[1\]/CLK  General_Controller_0/uc_rx_prev_state\[1\]/Q  General_Controller_0/uc_rx_prev_state_0_0_RNO\[1\]/B  General_Controller_0/uc_rx_prev_state_0_0_RNO\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0_1\[1\]/A  General_Controller_0/uc_rx_prev_state_0_1\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/B  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/state_RNO_2\[6\]/C  GS_Readout_0/state_RNO_2\[6\]/Y  GS_Readout_0/state_RNO_0\[6\]/A  GS_Readout_0/state_RNO_0\[6\]/Y  GS_Readout_0/state_RNO\[6\]/B  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[8\]/CLK  General_Controller_0/state_seconds\[8\]/Q  General_Controller_0/exp_adc_reset_RNO_7/C  General_Controller_0/exp_adc_reset_RNO_7/Y  General_Controller_0/exp_adc_reset_RNO_4/A  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[1\]/CLK  Communications_0/UART_1/tx_count\[1\]/Q  Communications_0/UART_1/tx_count_RNIP0G9\[0\]/B  Communications_0/UART_1/tx_count_RNIP0G9\[0\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/B  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[1\]/CLK  Communications_0/UART_0/tx_count\[1\]/Q  Communications_0/UART_0/tx_count_RNIN8BD\[0\]/B  Communications_0/UART_0/tx_count_RNIN8BD\[0\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/B  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_2\[7\]/C  GS_Readout_0/state_RNO_2\[7\]/Y  GS_Readout_0/state_RNO_0\[7\]/C  GS_Readout_0/state_RNO_0\[7\]/Y  GS_Readout_0/state_RNO\[7\]/A  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_3\[2\]/C  GS_Readout_0/state_RNO_3\[2\]/Y  GS_Readout_0/state_RNO_1\[2\]/A  GS_Readout_0/state_RNO_1\[2\]/Y  GS_Readout_0/state_RNO\[2\]/B  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_3\[3\]/C  GS_Readout_0/state_RNO_3\[3\]/Y  GS_Readout_0/state_RNO_1\[3\]/A  GS_Readout_0/state_RNO_1\[3\]/Y  GS_Readout_0/state_RNO\[3\]/B  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_3\[1\]/C  GS_Readout_0/state_RNO_3\[1\]/Y  GS_Readout_0/state_RNO_1\[1\]/A  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/prevState_RNI3GDK\[1\]/B  GS_Readout_0/prevState_RNI3GDK\[1\]/Y  GS_Readout_0/state_RNO_0\[4\]/B  GS_Readout_0/state_RNO_0\[4\]/Y  GS_Readout_0/state_RNO\[4\]/A  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNIV7MS\[2\]/C  GS_Readout_0/state_RNIV7MS\[2\]/Y  GS_Readout_0/send_RNO\[2\]/B  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[1\]/CLK  General_Controller_0/command\[1\]/Q  General_Controller_0/command_RNIMIO21\[2\]/C  General_Controller_0/command_RNIMIO21\[2\]/Y  General_Controller_0/mission_mode_RNO_0/C  General_Controller_0/mission_mode_RNO_0/Y  General_Controller_0/mission_mode_RNO/B  General_Controller_0/mission_mode_RNO/Y  General_Controller_0/mission_mode/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/readout_en/CLK  General_Controller_0/readout_en/Q  GS_Readout_0/state_RNIUVJK\[7\]/A  GS_Readout_0/state_RNIUVJK\[7\]/Y  GS_Readout_0/state_RNICNE02\[5\]/C  GS_Readout_0/state_RNICNE02\[5\]/Y  GS_Readout_0/state_RNICGQI4\[2\]/B  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/old_G2\[0\]/CLK  Science_0/SET_LP_GAIN_0/old_G2\[0\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNIPPR7\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/B  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[3\]/B  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNO_2\[0\]/S  Communications_0/UART_1/rx_state_RNO_2\[0\]/Y  Communications_0/UART_1/rx_state_RNO_1\[0\]/B  Communications_0/UART_1/rx_state_RNO_1\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/B  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[15\]/CLK  General_Controller_0/state_seconds\[15\]/Q  General_Controller_0/exp_adc_reset_RNO_5/B  General_Controller_0/exp_adc_reset_RNO_5/Y  General_Controller_0/exp_adc_reset_RNO_2/A  General_Controller_0/exp_adc_reset_RNO_2/Y  General_Controller_0/exp_adc_reset_RNO_1/A  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[19\]/CLK  Timekeeper_0/milliseconds\[19\]/Q  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/A  Timekeeper_0/milliseconds_RNI4NHD6\[20\]/Y  Timekeeper_0/milliseconds_RNID7OP6\[21\]/A  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/state_RNO_4\[4\]/B  GS_Readout_0/state_RNO_4\[4\]/Y  GS_Readout_0/state_RNO_1\[4\]/A  GS_Readout_0/state_RNO_1\[4\]/Y  GS_Readout_0/state_RNO\[4\]/B  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/B  Science_0/DAC_SET_0/cnt_RNIVD71\[2\]/Y  Science_0/DAC_SET_0/cnt_RNO\[3\]/A  Science_0/DAC_SET_0/cnt_RNO\[3\]/Y  Science_0/DAC_SET_0/cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/state_RNO_3\[7\]/A  GS_Readout_0/state_RNO_3\[7\]/Y  GS_Readout_0/state_RNO_1\[7\]/C  GS_Readout_0/state_RNO_1\[7\]/Y  GS_Readout_0/state_RNO\[7\]/C  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/send_RNO_3\[1\]/A  GS_Readout_0/send_RNO_3\[1\]/Y  GS_Readout_0/send_RNO_1\[1\]/A  GS_Readout_0/send_RNO_1\[1\]/Y  GS_Readout_0/send_RNO\[1\]/B  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/old_G1\[1\]/CLK  Science_0/SET_LP_GAIN_0/old_G1\[1\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNIPKI2\[1\]/B  Science_0/SET_LP_GAIN_0/old_G1_RNIPKI2\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNIG755\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/B  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[4\]/CLK  General_Controller_0/state_seconds\[4\]/Q  General_Controller_0/exp_adc_reset_RNO_6/A  General_Controller_0/exp_adc_reset_RNO_6/Y  General_Controller_0/exp_adc_reset_RNO_3/A  General_Controller_0/exp_adc_reset_RNO_3/Y  General_Controller_0/exp_adc_reset_RNO_1/B  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/C  Communications_0/UART_0/rx_count_RNIE2HB\[2\]/Y  Communications_0/UART_0/rx_byte_RNO\[7\]/C  Communications_0/UART_0/rx_byte_RNO\[7\]/Y  Communications_0/UART_0/rx_byte\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[0\]/CLK  Communications_0/UART_1/tx_count\[0\]/Q  Communications_0/UART_1/tx_count_RNIP0G9\[0\]/A  Communications_0/UART_1/tx_count_RNIP0G9\[0\]/Y  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/B  Communications_0/UART_1/tx_count_RNI14SO3\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/B  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[0\]/CLK  Communications_0/UART_0/tx_count\[0\]/Q  Communications_0/UART_0/tx_count_RNIN8BD\[0\]/A  Communications_0/UART_0/tx_count_RNIN8BD\[0\]/Y  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/B  Communications_0/UART_0/tx_count_RNIJNJ03\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/B  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[1\]/CLK  General_Controller_0/command\[1\]/Q  General_Controller_0/led1_RNO_2/C  General_Controller_0/led1_RNO_2/Y  General_Controller_0/led1_RNO_0/B  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/B  Communications_0/UART_0/tx_clk_count_RNI9Q3G\[0\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[2\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[2\]/A  Communications_0/UART_0/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_0/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_RGRYSYNC\[10\]\/Q  Data_Saving_0/FPGA_Buffer_0/\BUFF_RBINSYNC\[10\]\/A  Data_Saving_0/FPGA_Buffer_0/\BUFF_RBINSYNC\[10\]\/Y  Data_Saving_0/FPGA_Buffer_0/XOR2_40/A  Data_Saving_0/FPGA_Buffer_0/XOR2_40/Y  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/B  Data_Saving_0/FPGA_Buffer_0/AND2_FULLINT/Y  Data_Saving_0/FPGA_Buffer_0/DFN1C0_full/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[6\]/CLK  General_Controller_0/state_seconds\[6\]/Q  General_Controller_0/exp_adc_reset_RNO_8/A  General_Controller_0/exp_adc_reset_RNO_8/Y  General_Controller_0/exp_adc_reset_RNO_4/B  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_1\[0\]/C  GS_Readout_0/state_RNO_1\[0\]/Y  GS_Readout_0/state_RNO_0\[0\]/A  GS_Readout_0/state_RNO_0\[0\]/Y  GS_Readout_0/state_RNO\[0\]/C  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/C  Communications_0/UART_0/rx_clk_count_RNIOF7G\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[29\]/A  Communications_0/UART_0/rx_clk_count_RNO\[29\]/Y  Communications_0/UART_0/rx_clk_count\[29\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/C  Communications_0/UART_1/rx_clk_count_RNIR215\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[29\]/A  Communications_0/UART_1/rx_clk_count_RNO\[29\]/Y  Communications_0/UART_1/rx_clk_count\[29\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[4\]/CLK  General_Controller_0/command\[4\]/Q  General_Controller_0/command_RNIMIO21\[2\]/A  General_Controller_0/command_RNIMIO21\[2\]/Y  General_Controller_0/command_RNIRBBE1\[0\]/B  General_Controller_0/command_RNIRBBE1\[0\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/A  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/command\[4\]/CLK  General_Controller_0/command\[4\]/Q  General_Controller_0/command_RNI2JBE1\[2\]/A  General_Controller_0/command_RNI2JBE1\[2\]/Y  General_Controller_0/led1_RNO_0/A  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/flight_state_RNO_3\[3\]/A  General_Controller_0/flight_state_RNO_3\[3\]/Y  General_Controller_0/flight_state_RNO_2\[3\]/C  General_Controller_0/flight_state_RNO_2\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/C  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[24\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[25\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[26\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[27\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[28\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[29\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[31\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNO_1\[3\]/B  Science_0/DAC_SET_0/state_RNO_1\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/C  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[7\]/CLK  General_Controller_0/uc_tx_state\[7\]/Q  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/B  General_Controller_0/uc_tx_state_RNI9VQU5\[7\]/Y  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/A  General_Controller_0/uc_tx_state_RNI12VIC\[7\]/Y  General_Controller_0/uc_send\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_count\[4\]/CLK  Timing_0/s_count\[4\]/Q  Timing_0/un1_s_count_I_43/B  Timing_0/un1_s_count_I_43/Y  Timing_0/un1_s_count_I_28/B  Timing_0/un1_s_count_I_28/Y  Timing_0/s_count_RNO\[5\]/A  Timing_0/s_count_RNO\[5\]/Y  Timing_0/s_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[2\]/CLK  Timing_0/s_count\[2\]/Q  Timing_0/un1_s_count_I_45/B  Timing_0/un1_s_count_I_45/Y  Timing_0/un1_s_count_I_27/B  Timing_0/un1_s_count_I_27/Y  Timing_0/s_count_RNO\[3\]/A  Timing_0/s_count_RNO\[3\]/Y  Timing_0/s_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[7\]/CLK  GS_Readout_0/state\[7\]/Q  GS_Readout_0/state_RNIUVJK\[7\]/B  GS_Readout_0/state_RNIUVJK\[7\]/Y  GS_Readout_0/state_RNO_1\[5\]/C  GS_Readout_0/state_RNO_1\[5\]/Y  GS_Readout_0/state_RNO\[5\]/B  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/ADR\[0\]/CLK  Science_0/DAC_SET_0/ADR\[0\]/Q  Science_0/DAC_SET_0/un1_ADR_0_I_1/A  Science_0/DAC_SET_0/un1_ADR_0_I_1/Y  Science_0/DAC_SET_0/un1_ADR_0_I_10/B  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[3\]/CLK  Communications_0/UART_0/recv\[3\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_7\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_7\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[11\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[11\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/A  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/state_RNO_5\[6\]/A  GS_Readout_0/state_RNO_5\[6\]/Y  GS_Readout_0/state_RNO_1\[6\]/A  GS_Readout_0/state_RNO_1\[6\]/Y  GS_Readout_0/state_RNO\[6\]/C  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[1\]/CLK  Science_0/ADC_READ_0/state\[1\]/Q  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/A  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_1\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO_1\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[5\]/CLK  General_Controller_0/unit_id\[5\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_9\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_9\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_5\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[13\]/CLK  General_Controller_0/state_seconds\[13\]/Q  General_Controller_0/exp_adc_reset_RNO_5/A  General_Controller_0/exp_adc_reset_RNO_5/Y  General_Controller_0/exp_adc_reset_RNO_2/A  General_Controller_0/exp_adc_reset_RNO_2/Y  General_Controller_0/exp_adc_reset_RNO_1/A  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/old_G2\[1\]/CLK  Science_0/SET_LP_GAIN_0/old_G2\[1\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNIRRR7\[1\]/B  Science_0/SET_LP_GAIN_0/old_G2_RNIRRR7\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/A  Science_0/SET_LP_GAIN_0/old_G2_RNIKLNF\[0\]/Y  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT General_Controller_0/gs_id\[0\]/CLK  General_Controller_0/gs_id\[0\]/Q  GS_Readout_0/send_RNO_4\[0\]/A  GS_Readout_0/send_RNO_4\[0\]/Y  GS_Readout_0/send_RNO_2\[0\]/B  GS_Readout_0/send_RNO_2\[0\]/Y  GS_Readout_0/send_RNO_1\[0\]/C  GS_Readout_0/send_RNO_1\[0\]/Y  GS_Readout_0/send_RNO\[0\]/C  GS_Readout_0/send_RNO\[0\]/Y  GS_Readout_0/send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/state_RNO_1\[4\]/B  GS_Readout_0/state_RNO_1\[4\]/Y  GS_Readout_0/state_RNO\[4\]/B  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[7\]/CLK  General_Controller_0/state_seconds\[7\]/Q  General_Controller_0/exp_adc_reset_RNO_7/B  General_Controller_0/exp_adc_reset_RNO_7/Y  General_Controller_0/exp_adc_reset_RNO_4/A  General_Controller_0/exp_adc_reset_RNO_4/Y  General_Controller_0/exp_adc_reset_RNO_1/C  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[1\]/CLK  General_Controller_0/unit_id\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_8\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_8\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNO\[4\]/B  Timekeeper_0/milliseconds_RNO\[4\]/Y  Timekeeper_0/milliseconds\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[3\]/CLK  General_Controller_0/command\[3\]/Q  General_Controller_0/command_RNIIQ5N\[3\]/B  General_Controller_0/command_RNIIQ5N\[3\]/Y  General_Controller_0/command_RNIAV0S1\[3\]/A  General_Controller_0/command_RNIAV0S1\[3\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/B  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNO_0\[2\]/B  Communications_0/UART_1/rx_count_RNO_0\[2\]/Y  Communications_0/UART_1/rx_count_RNO\[2\]/B  Communications_0/UART_1/rx_count_RNO\[2\]/Y  Communications_0/UART_1/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[7\]/CLK  GS_Readout_0/prevState\[7\]/Q  GS_Readout_0/state_RNO_6\[5\]/B  GS_Readout_0/state_RNO_6\[5\]/Y  GS_Readout_0/state_RNO_3\[5\]/C  GS_Readout_0/state_RNO_3\[5\]/Y  GS_Readout_0/state_RNO_0\[5\]/A  GS_Readout_0/state_RNO_0\[5\]/Y  GS_Readout_0/state_RNO\[5\]/A  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/B  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/Y  Science_0/ADC_READ_0/ACLK_RNO/B  Science_0/ADC_READ_0/ACLK_RNO/Y  Science_0/ADC_READ_0/ACLK/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_count_RNO_1\[0\]/A  Communications_0/UART_1/rx_count_RNO_1\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/S  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[0\]/CLK  GS_Readout_0/prevState\[0\]/Q  GS_Readout_0/state_RNO_3\[4\]/C  GS_Readout_0/state_RNO_3\[4\]/Y  GS_Readout_0/state_RNO_0\[4\]/A  GS_Readout_0/state_RNO_0\[4\]/Y  GS_Readout_0/state_RNO\[4\]/A  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/Q  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_1/A  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_1/Y  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_10/B  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_10/Y  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/C  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[0\]/CLK  General_Controller_0/uc_rx_prev_state\[0\]/Q  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_3\[0\]/C  General_Controller_0/uc_rx_prev_state_0_i_2_RNO_3\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/C  General_Controller_0/uc_rx_prev_state_0_i_2_RNO\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i_2\[0\]/Y  General_Controller_0/uc_rx_prev_state_0_i\[0\]/A  General_Controller_0/uc_rx_prev_state_0_i\[0\]/Y  General_Controller_0/uc_rx_prev_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[0\]/CLK  GS_Readout_0/subState\[0\]/Q  GS_Readout_0/un1_subState_I_16/A  GS_Readout_0/un1_subState_I_16/Y  GS_Readout_0/state_RNICGQI4\[2\]/C  GS_Readout_0/state_RNICGQI4\[2\]/Y  GS_Readout_0/subState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/ADR\[0\]/CLK  Science_0/DAC_SET_0/ADR\[0\]/Q  Science_0/DAC_SET_0/state_RNO_2\[4\]/B  Science_0/DAC_SET_0/state_RNO_2\[4\]/Y  Science_0/DAC_SET_0/state_RNO_0\[4\]/A  Science_0/DAC_SET_0/state_RNO_0\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/A  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/B  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[1\]/B  Communications_0/UART_1/tx_state_RNO\[1\]/Y  Communications_0/UART_1/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/un1_m_count_1_I_13/B  Timing_0/un1_m_count_1_I_13/Y  Timing_0/un1_m_count_1_I_14/A  Timing_0/un1_m_count_1_I_14/Y  Timing_0/m_count_RNO\[5\]/A  Timing_0/m_count_RNO\[5\]/Y  Timing_0/m_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[2\]/CLK  General_Controller_0/uc_rx_substate\[2\]/Q  General_Controller_0/un1_uc_rx_substate_I_22/A  General_Controller_0/un1_uc_rx_substate_I_22/Y  General_Controller_0/uc_rx_substate_RNO\[2\]/B  General_Controller_0/uc_rx_substate_RNO\[2\]/Y  General_Controller_0/uc_rx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Timing_0/m_time_RNIRI0O\[1\]/C  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNO\[4\]/B  Timing_0/m_time_RNO\[4\]/Y  Timing_0/m_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_count_RNO_0\[2\]/A  Communications_0/UART_1/rx_count_RNO_0\[2\]/Y  Communications_0/UART_1/rx_count_RNO\[2\]/B  Communications_0/UART_1/rx_count_RNO\[2\]/Y  Communications_0/UART_1/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[1\]/CLK  Science_0/ADC_READ_0/state\[1\]/Q  Science_0/ADC_READ_0/state_RNIUSBB\[1\]/B  Science_0/ADC_READ_0/state_RNIUSBB\[1\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/C  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[3\]/CLK  Communications_0/UART_1/tx_byte\[3\]/Q  Communications_0/UART_1/tx_RNO_6/A  Communications_0/UART_1/tx_RNO_6/Y  Communications_0/UART_1/tx_RNO_2/B  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[3\]/CLK  Communications_0/UART_0/tx_byte\[3\]/Q  Communications_0/UART_0/tx_RNO_6/A  Communications_0/UART_0/tx_RNO_6/Y  Communications_0/UART_0/tx_RNO_2/B  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[13\]/CLK  General_Controller_0/uc_tx_state\[13\]/Q  General_Controller_0/uc_send_RNO_4\[0\]/A  General_Controller_0/uc_send_RNO_4\[0\]/Y  General_Controller_0/uc_send_RNO_1\[0\]/A  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  General_Controller_0/en_sensors_RNO_2/B  General_Controller_0/en_sensors_RNO_2/Y  General_Controller_0/en_sensors_RNO_0/A  General_Controller_0/en_sensors_RNO_0/Y  General_Controller_0/en_sensors_RNO/A  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_state\[13\]/CLK  General_Controller_0/uc_tx_state\[13\]/Q  General_Controller_0/uc_send_RNO_4\[3\]/C  General_Controller_0/uc_send_RNO_4\[3\]/Y  General_Controller_0/uc_send_RNO_1\[3\]/A  General_Controller_0/uc_send_RNO_1\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/B  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[7\]/CLK  Communications_0/UART_1/tx_byte\[7\]/Q  Communications_0/UART_1/tx_RNO_6/B  Communications_0/UART_1/tx_RNO_6/Y  Communications_0/UART_1/tx_RNO_2/B  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[7\]/CLK  Communications_0/UART_0/tx_byte\[7\]/Q  Communications_0/UART_0/tx_RNO_6/B  Communications_0/UART_0/tx_RNO_6/Y  Communications_0/UART_0/tx_RNO_2/B  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[1\]/CLK  General_Controller_0/uc_rx_state\[1\]/Q  General_Controller_0/uc_rx_prev_state_0_a2_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0_a2_0\[1\]/Y  General_Controller_0/uc_rx_prev_state_0\[1\]/A  General_Controller_0/uc_rx_prev_state_0\[1\]/Y  General_Controller_0/uc_rx_prev_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[1\]/CLK  Communications_0/UART_1/tx_byte\[1\]/Q  Communications_0/UART_1/tx_RNO_5/A  Communications_0/UART_1/tx_RNO_5/Y  Communications_0/UART_1/tx_RNO_2/A  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[2\]/CLK  Communications_0/UART_1/tx_byte\[2\]/Q  Communications_0/UART_1/tx_RNO_4/A  Communications_0/UART_1/tx_RNO_4/Y  Communications_0/UART_1/tx_RNO_1/B  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[1\]/CLK  Communications_0/UART_0/tx_byte\[1\]/Q  Communications_0/UART_0/tx_RNO_5/A  Communications_0/UART_0/tx_RNO_5/Y  Communications_0/UART_0/tx_RNO_2/A  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[2\]/CLK  Communications_0/UART_0/tx_byte\[2\]/Q  Communications_0/UART_0/tx_RNO_4/A  Communications_0/UART_0/tx_RNO_4/Y  Communications_0/UART_0/tx_RNO_1/B  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[3\]/CLK  General_Controller_0/command\[3\]/Q  General_Controller_0/command_RNIIQ5N\[3\]/B  General_Controller_0/command_RNIIQ5N\[3\]/Y  General_Controller_0/command_RNI2JBE1\[2\]/C  General_Controller_0/command_RNI2JBE1\[2\]/Y  General_Controller_0/led2_RNO_0/B  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[4\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/state_RNO_0\[3\]/C  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[5\]/CLK  Communications_0/UART_1/tx_byte\[5\]/Q  Communications_0/UART_1/tx_RNO_5/B  Communications_0/UART_1/tx_RNO_5/Y  Communications_0/UART_1/tx_RNO_2/A  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[6\]/CLK  Communications_0/UART_1/tx_byte\[6\]/Q  Communications_0/UART_1/tx_RNO_4/B  Communications_0/UART_1/tx_RNO_4/Y  Communications_0/UART_1/tx_RNO_1/B  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[5\]/CLK  Communications_0/UART_0/tx_byte\[5\]/Q  Communications_0/UART_0/tx_RNO_5/B  Communications_0/UART_0/tx_RNO_5/Y  Communications_0/UART_0/tx_RNO_2/A  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[6\]/CLK  Communications_0/UART_0/tx_byte\[6\]/Q  Communications_0/UART_0/tx_RNO_4/B  Communications_0/UART_0/tx_RNO_4/Y  Communications_0/UART_0/tx_RNO_1/B  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/command_RNIC48P\[6\]/B  General_Controller_0/command_RNIC48P\[6\]/Y  General_Controller_0/command_RNIO4R41\[7\]/A  General_Controller_0/command_RNIO4R41\[7\]/Y  General_Controller_0/mission_mode_RNO/A  General_Controller_0/mission_mode_RNO/Y  General_Controller_0/mission_mode/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[12\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[12\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/C  General_Controller_0/sweep_table_sweep_cnt_RNIRU702\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[24\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[25\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[26\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[27\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[28\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[29\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/B  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[31\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[0\]/CLK  Communications_0/UART_1/tx_state\[0\]/Q  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/A  Communications_0/UART_1/tx_state_RNIA1KA3_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[1\]/B  Communications_0/UART_1/tx_state_RNO\[1\]/Y  Communications_0/UART_1/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[0\]/CLK  Communications_0/UART_1/tx_byte\[0\]/Q  Communications_0/UART_1/tx_RNO_3/A  Communications_0/UART_1/tx_RNO_3/Y  Communications_0/UART_1/tx_RNO_1/A  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[0\]/CLK  Communications_0/UART_0/tx_byte\[0\]/Q  Communications_0/UART_0/tx_RNO_3/A  Communications_0/UART_0/tx_RNO_3/Y  Communications_0/UART_0/tx_RNO_1/A  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_byte\[4\]/CLK  Communications_0/UART_1/tx_byte\[4\]/Q  Communications_0/UART_1/tx_RNO_3/B  Communications_0/UART_1/tx_RNO_3/Y  Communications_0/UART_1/tx_RNO_1/A  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_byte\[4\]/CLK  Communications_0/UART_0/tx_byte\[4\]/Q  Communications_0/UART_0/tx_RNO_3/B  Communications_0/UART_0/tx_RNO_3/Y  Communications_0/UART_0/tx_RNO_1/A  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[7\]/CLK  General_Controller_0/command\[7\]/Q  General_Controller_0/led2_RNO_2/B  General_Controller_0/led2_RNO_2/Y  General_Controller_0/led2_RNO_1/C  General_Controller_0/led2_RNO_1/Y  General_Controller_0/led2_RNO_0/A  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_count_RNO_0\[2\]/B  Communications_0/UART_0/rx_count_RNO_0\[2\]/Y  Communications_0/UART_0/rx_count_RNO\[2\]/B  Communications_0/UART_0/rx_count_RNO\[2\]/Y  Communications_0/UART_0/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/un1_m_count_1_I_11/A  Timing_0/un1_m_count_1_I_11/Y  Timing_0/un1_m_count_1_I_12/A  Timing_0/un1_m_count_1_I_12/Y  Timing_0/m_count_RNO\[4\]/A  Timing_0/m_count_RNO\[4\]/Y  Timing_0/m_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[22\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[21\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[20\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[19\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[18\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[17\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[16\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timekeeper_0/old_1kHz_RNIJVLN/A  Timekeeper_0/old_1kHz_RNIJVLN/Y  Timekeeper_0/milliseconds\[23\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[1\]/CLK  GS_Readout_0/subState\[1\]/Q  GS_Readout_0/un1_subState_I_18/A  GS_Readout_0/un1_subState_I_18/Y  GS_Readout_0/subState_RNO\[1\]/A  GS_Readout_0/subState_RNO\[1\]/Y  GS_Readout_0/subState\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_6\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_6\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/S  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[17\]/CLK  General_Controller_0/state_seconds\[17\]/Q  General_Controller_0/state_seconds_RNIBBMP3\[17\]/A  General_Controller_0/state_seconds_RNIBBMP3\[17\]/Y  General_Controller_0/state_seconds_RNO_0\[19\]/B  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNI29ON\[2\]/B  General_Controller_0/state_seconds_RNI29ON\[2\]/Y  General_Controller_0/state_seconds_RNO\[3\]/B  General_Controller_0/state_seconds_RNO\[3\]/Y  General_Controller_0/state_seconds\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[4\]/CLK  Timing_0/m_count\[4\]/Q  Timing_0/un1_m_count_1_I_13/C  Timing_0/un1_m_count_1_I_13/Y  Timing_0/un1_m_count_1_I_14/A  Timing_0/un1_m_count_1_I_14/Y  Timing_0/m_count_RNO\[5\]/A  Timing_0/m_count_RNO\[5\]/Y  Timing_0/m_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/un1_m_count_1_I_18/A  Timing_0/un1_m_count_1_I_18/Y  Timing_0/un1_m_count_1_I_19/B  Timing_0/un1_m_count_1_I_19/Y  Timing_0/un1_m_count_1_I_20/A  Timing_0/un1_m_count_1_I_20/Y  Timing_0/m_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[4\]/CLK  Timing_0/m_count\[4\]/Q  Timing_0/un1_m_count_1_I_18/B  Timing_0/un1_m_count_1_I_18/Y  Timing_0/un1_m_count_1_I_19/B  Timing_0/un1_m_count_1_I_19/Y  Timing_0/un1_m_count_1_I_20/A  Timing_0/un1_m_count_1_I_20/Y  Timing_0/m_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt_chan\[0\]/CLK  Science_0/ADC_READ_0/cnt_chan\[0\]/Q  Science_0/ADC_READ_0/state_RNO_1\[2\]/B  Science_0/ADC_READ_0/state_RNO_1\[2\]/Y  Science_0/ADC_READ_0/state_RNO_0\[2\]/A  Science_0/ADC_READ_0/state_RNO_0\[2\]/Y  Science_0/ADC_READ_0/state_RNO\[2\]/C  Science_0/ADC_READ_0/state_RNO\[2\]/Y  Science_0/ADC_READ_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[0\]/CLK  Timing_0/m_count\[0\]/Q  Timing_0/un1_m_count_1_I_6/B  Timing_0/un1_m_count_1_I_6/Y  Timing_0/un1_m_count_1_I_7/A  Timing_0/un1_m_count_1_I_7/Y  Timing_0/m_count_RNO\[2\]/A  Timing_0/m_count_RNO\[2\]/Y  Timing_0/m_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[3\]/CLK  General_Controller_0/unit_id\[3\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_7\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_7\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_count_RNO_0\[0\]/B  Communications_0/UART_0/rx_count_RNO_0\[0\]/Y  Communications_0/UART_0/rx_count_RNO\[0\]/A  Communications_0/UART_0/rx_count_RNO\[0\]/Y  Communications_0/UART_0/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_8/B  Timing_0/un1_m_count_1_I_8/Y  Timing_0/un1_m_count_1_I_9/A  Timing_0/un1_m_count_1_I_9/Y  Timing_0/m_count_RNO\[3\]/A  Timing_0/m_count_RNO\[3\]/Y  Timing_0/m_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[3\]/CLK  General_Controller_0/command\[3\]/Q  General_Controller_0/command_RNIIQ5N\[3\]/B  General_Controller_0/command_RNIIQ5N\[3\]/Y  General_Controller_0/command_RNI2JBE1\[2\]/C  General_Controller_0/command_RNI2JBE1\[2\]/Y  General_Controller_0/readout_en_RNO/B  General_Controller_0/readout_en_RNO/Y  General_Controller_0/readout_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt_chan\[0\]/CLK  Science_0/ADC_READ_0/cnt_chan\[0\]/Q  Science_0/ADC_READ_0/state_RNIUSBB\[1\]/A  Science_0/ADC_READ_0/state_RNIUSBB\[1\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/C  Science_0/ADC_READ_0/cnt_chan_RNO_0\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[4\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[1\]/CLK  Communications_0/FFU_Command_Checker_0/state\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_6\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_6\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/S  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/command_RNIRBBE1\[0\]/A  General_Controller_0/command_RNIRBBE1\[0\]/Y  General_Controller_0/command_RNI5BCA3\[0\]/A  General_Controller_0/command_RNI5BCA3\[0\]/Y  General_Controller_0/exp_adc_reset_RNO_0/A  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_count\[5\]/CLK  Timing_0/m_count\[5\]/Q  Timing_0/un1_m_count_1_I_18/C  Timing_0/un1_m_count_1_I_18/Y  Timing_0/un1_m_count_1_I_19/B  Timing_0/un1_m_count_1_I_19/Y  Timing_0/un1_m_count_1_I_20/A  Timing_0/un1_m_count_1_I_20/Y  Timing_0/m_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[7\]/CLK  Timekeeper_0/milliseconds\[7\]/Q  General_Controller_0/en_sensors_RNO_2/A  General_Controller_0/en_sensors_RNO_2/Y  General_Controller_0/en_sensors_RNO_0/A  General_Controller_0/en_sensors_RNO_0/Y  General_Controller_0/en_sensors_RNO/A  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_count_RNO_0\[2\]/A  Communications_0/UART_0/rx_count_RNO_0\[2\]/Y  Communications_0/UART_0/rx_count_RNO\[2\]/B  Communications_0/UART_0/rx_count_RNO\[2\]/Y  Communications_0/UART_0/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[1\]/CLK  Communications_0/UART_1/tx_count\[1\]/Q  Communications_0/UART_1/tx_RNO_2/S  Communications_0/UART_1/tx_RNO_2/Y  Communications_0/UART_1/tx_RNO_0/B  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[1\]/CLK  Communications_0/UART_0/tx_count\[1\]/Q  Communications_0/UART_0/tx_RNO_2/S  Communications_0/UART_0/tx_RNO_2/Y  Communications_0/UART_0/tx_RNO_0/B  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/un1_uc_tx_substate_I_24/B  General_Controller_0/un1_uc_tx_substate_I_24/Y  General_Controller_0/un1_uc_tx_substate_I_21/B  General_Controller_0/un1_uc_tx_substate_I_21/Y  General_Controller_0/uc_tx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_count_RNO_0\[1\]/B  Communications_0/UART_0/rx_count_RNO_0\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[1\]/B  Communications_0/UART_0/rx_count_RNO\[1\]/Y  Communications_0/UART_0/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_substate_cnst_1_0__m4/B  General_Controller_0/uc_tx_substate_cnst_1_0__m4/Y  General_Controller_0/uc_tx_substate_RNO\[1\]/A  General_Controller_0/uc_tx_substate_RNO\[1\]/Y  General_Controller_0/uc_tx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[5\]/CLK  Timing_0/m_count\[5\]/Q  Timing_0/un1_m_count_1_I_16/C  Timing_0/un1_m_count_1_I_16/Y  Timing_0/un1_m_count_1_I_17/A  Timing_0/un1_m_count_1_I_17/Y  Timing_0/m_count_RNO\[6\]/A  Timing_0/m_count_RNO\[6\]/Y  Timing_0/m_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[2\]/CLK  Timing_0/m_count\[2\]/Q  Timing_0/un1_m_count_1_I_8/C  Timing_0/un1_m_count_1_I_8/Y  Timing_0/un1_m_count_1_I_9/A  Timing_0/un1_m_count_1_I_9/Y  Timing_0/m_count_RNO\[3\]/A  Timing_0/m_count_RNO\[3\]/Y  Timing_0/m_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[1\]/CLK  Communications_0/UART_1/tx_count\[1\]/Q  Communications_0/UART_1/tx_RNO_1/S  Communications_0/UART_1/tx_RNO_1/Y  Communications_0/UART_1/tx_RNO_0/A  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[1\]/CLK  Communications_0/UART_0/tx_count\[1\]/Q  Communications_0/UART_0/tx_RNO_1/S  Communications_0/UART_0/tx_RNO_1/Y  Communications_0/UART_0/tx_RNO_0/A  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[1\]/CLK  Science_0/DAC_SET_0/cnt\[1\]/Q  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/A  Science_0/DAC_SET_0/cnt_RNIES12\[1\]/Y  Science_0/DAC_SET_0/state_RNO_0\[3\]/B  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO_2\[1\]/C  GS_Readout_0/state_RNO_2\[1\]/Y  GS_Readout_0/state_RNO\[1\]/C  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO_2\[2\]/C  GS_Readout_0/state_RNO_2\[2\]/Y  GS_Readout_0/state_RNO\[2\]/C  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO_2\[4\]/C  GS_Readout_0/state_RNO_2\[4\]/Y  GS_Readout_0/state_RNO\[4\]/C  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO_2\[3\]/C  GS_Readout_0/state_RNO_2\[3\]/Y  GS_Readout_0/state_RNO\[3\]/C  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[6\]/CLK  Timing_0/s_count\[6\]/Q  Timing_0/un1_s_count_I_44/B  Timing_0/un1_s_count_I_44/Y  Timing_0/un1_s_count_I_34/B  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[3\]/CLK  Timing_0/m_time\[3\]/Q  Timing_0/m_time_RNII4181\[4\]/A  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNIVE1G1\[5\]/A  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[7\]/B  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[6\]/CLK  Communications_0/UART_0/tx_clk_count\[6\]/Q  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/A  Communications_0/UART_0/tx_clk_count_RNI8GES1\[6\]/Y  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_6/A  Timing_0/un1_m_count_1_I_6/Y  Timing_0/un1_m_count_1_I_7/A  Timing_0/un1_m_count_1_I_7/Y  Timing_0/m_count_RNO\[2\]/A  Timing_0/m_count_RNO\[2\]/Y  Timing_0/m_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/B  Communications_0/UART_0/tx_state_RNI7I04_0\[1\]/Y  Communications_0/UART_0/tx_rdy/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNO_0\[1\]/B  Communications_0/UART_1/rx_count_RNO_0\[1\]/Y  Communications_0/UART_1/rx_count_RNO\[1\]/A  Communications_0/UART_1/rx_count_RNO\[1\]/Y  Communications_0/UART_1/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[5\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[5\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/state_RNO_2\[5\]/C  GS_Readout_0/state_RNO_2\[5\]/Y  GS_Readout_0/state_RNO\[5\]/C  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/state_RNO_2\[5\]/A  GS_Readout_0/state_RNO_2\[5\]/Y  GS_Readout_0/state_RNO\[5\]/C  GS_Readout_0/state_RNO\[5\]/Y  GS_Readout_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/BLKB  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[7\]\/BLKB  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/BLKB  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/A  Data_Saving_0/FPGA_Buffer_0/MEMREBUBBLE/Y  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/BLKB  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[1\]/CLK  Science_0/DAC_SET_0/state\[1\]/Q  Science_0/DAC_SET_0/state_RNIID77\[1\]/B  Science_0/DAC_SET_0/state_RNIID77\[1\]/Y  Science_0/DAC_SET_0/vector\[17\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/A  Communications_0/UART_0/rx_state_RNI3ABU_0\[0\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/A  Communications_0/UART_1/rx_state_RNI52GQ_0\[0\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/cnt_RNO_1\[7\]/B  Science_0/ADC_READ_0/cnt_RNO_1\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/B  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[1\]/A  Communications_0/UART_0/rx_byte_RNO_0\[1\]/Y  Communications_0/UART_0/rx_byte_RNO\[1\]/C  Communications_0/UART_0/rx_byte_RNO\[1\]/Y  Communications_0/UART_0/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_count_RNO_0\[0\]/B  Communications_0/UART_1/rx_count_RNO_0\[0\]/Y  Communications_0/UART_1/rx_count_RNO\[0\]/A  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[0\]/CLK  Timing_0/m_count\[0\]/Q  Timing_0/un1_m_count_1_I_8/A  Timing_0/un1_m_count_1_I_8/Y  Timing_0/un1_m_count_1_I_9/A  Timing_0/un1_m_count_1_I_9/Y  Timing_0/m_count_RNO\[3\]/A  Timing_0/m_count_RNO\[3\]/Y  Timing_0/m_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/A  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[1\]/CLK  Communications_0/FFU_Command_Checker_0/state\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/B  Communications_0/FFU_Command_Checker_0/state_RNIMKU21\[1\]/Y  Communications_0/FFU_Command_Checker_0/command_out\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[0\]/CLK  General_Controller_0/unit_id\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNO_3\[7\]/B  Science_0/ADC_READ_0/cnt_RNO_3\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/B  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/C  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_wait\[31\]/CLK  General_Controller_0/sweep_table_read_wait\[31\]/Q  General_Controller_0/un1_sweep_table_read_wait_1_I_1/A  General_Controller_0/un1_sweep_table_read_wait_1_I_1/Y  General_Controller_0/un1_sweep_table_read_wait_1_I_10/B  General_Controller_0/un1_sweep_table_read_wait_1_I_10/Y  General_Controller_0/sweep_table_read_wait_RNO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNO\[30\]/Y  General_Controller_0/sweep_table_read_wait\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_write_wait\[0\]/CLK  General_Controller_0/sweep_table_write_wait\[0\]/Q  General_Controller_0/un1_sweep_table_write_wait_1_I_1/A  General_Controller_0/un1_sweep_table_write_wait_1_I_1/Y  General_Controller_0/un1_sweep_table_write_wait_1_I_10/B  General_Controller_0/un1_sweep_table_write_wait_1_I_10/Y  General_Controller_0/sweep_table_write_wait_RNO\[1\]/A  General_Controller_0/sweep_table_write_wait_RNO\[1\]/Y  General_Controller_0/sweep_table_write_wait\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[5\]/B  Communications_0/UART_0/rx_byte_RNO_0\[5\]/Y  Communications_0/UART_0/rx_byte_RNO\[5\]/C  Communications_0/UART_0/rx_byte_RNO\[5\]/Y  Communications_0/UART_0/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[3\]/B  Communications_0/UART_0/rx_byte_RNO_0\[3\]/Y  Communications_0/UART_0/rx_byte_RNO\[3\]/C  Communications_0/UART_0/rx_byte_RNO\[3\]/Y  Communications_0/UART_0/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[0\]/CLK  General_Controller_0/ext_rx_state\[0\]/Q  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/B  General_Controller_0/ext_rx_state_RNI3EJN\[0\]/Y  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/A  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/Y  General_Controller_0/command\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[19\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[18\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[17\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[16\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[15\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[14\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[13\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[12\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[11\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[10\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[9\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[8\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  General_Controller_0/old_1Hz_RNIHU4G1/A  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[2\]/A  Communications_0/UART_0/rx_byte_RNO_0\[2\]/Y  Communications_0/UART_0/rx_byte_RNO\[2\]/C  Communications_0/UART_0/rx_byte_RNO\[2\]/Y  Communications_0/UART_0/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[3\]/A  Communications_0/UART_0/rx_byte_RNO_0\[3\]/Y  Communications_0/UART_0/rx_byte_RNO\[3\]/C  Communications_0/UART_0/rx_byte_RNO\[3\]/Y  Communications_0/UART_0/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/command\[6\]/CLK  General_Controller_0/command\[6\]/Q  General_Controller_0/led2_RNO_2/A  General_Controller_0/led2_RNO_2/Y  General_Controller_0/led2_RNO_1/C  General_Controller_0/led2_RNO_1/Y  General_Controller_0/led2_RNO_0/A  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/state\[0\]/CLK  Data_Saving_0/Packet_Saver_0/state\[0\]/Q  Data_Saving_0/Packet_Saver_0/status_flag_RNIC43P/B  Data_Saving_0/Packet_Saver_0/status_flag_RNIC43P/Y  Data_Saving_0/Packet_Saver_0/status_flag_RNO/A  Data_Saving_0/Packet_Saver_0/status_flag_RNO/Y  Data_Saving_0/Packet_Saver_0/status_flag/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[0\]/C  Communications_0/UART_0/rx_byte_RNO_0\[0\]/Y  Communications_0/UART_0/rx_byte_RNO\[0\]/C  Communications_0/UART_0/rx_byte_RNO\[0\]/Y  Communications_0/UART_0/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNO_2\[1\]/B  GS_Readout_0/state_RNO_2\[1\]/Y  GS_Readout_0/state_RNO\[1\]/C  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNO_2\[4\]/B  GS_Readout_0/state_RNO_2\[4\]/Y  GS_Readout_0/state_RNO\[4\]/C  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNIASB8\[4\]/B  Science_0/ADC_READ_0/state_RNIASB8\[4\]/Y  Science_0/ADC_READ_0/ACST_RNO/B  Science_0/ADC_READ_0/ACST_RNO/Y  Science_0/ADC_READ_0/ACST/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[6\]/B  Communications_0/UART_0/rx_byte_RNO_0\[6\]/Y  Communications_0/UART_0/rx_byte_RNO\[6\]/C  Communications_0/UART_0/rx_byte_RNO\[6\]/Y  Communications_0/UART_0/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[5\]/A  Communications_0/UART_0/rx_byte_RNO_0\[5\]/Y  Communications_0/UART_0/rx_byte_RNO\[5\]/C  Communications_0/UART_0/rx_byte_RNO\[5\]/Y  Communications_0/UART_0/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[4\]/A  Communications_0/UART_0/rx_byte_RNO_0\[4\]/Y  Communications_0/UART_0/rx_byte_RNO\[4\]/C  Communications_0/UART_0/rx_byte_RNO\[4\]/Y  Communications_0/UART_0/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[6\]/A  Communications_0/UART_0/rx_byte_RNO_0\[6\]/Y  Communications_0/UART_0/rx_byte_RNO\[6\]/C  Communications_0/UART_0/rx_byte_RNO\[6\]/Y  Communications_0/UART_0/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNI55FL\[2\]/B  Timekeeper_0/milliseconds_RNI55FL\[2\]/Y  Timekeeper_0/milliseconds_RNO\[3\]/A  Timekeeper_0/milliseconds_RNO\[3\]/Y  Timekeeper_0/milliseconds\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[4\]/C  Communications_0/UART_0/rx_byte_RNO_0\[4\]/Y  Communications_0/UART_0/rx_byte_RNO\[4\]/C  Communications_0/UART_0/rx_byte_RNO\[4\]/Y  Communications_0/UART_0/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[2\]/C  Communications_0/UART_0/rx_byte_RNO_0\[2\]/Y  Communications_0/UART_0/rx_byte_RNO\[2\]/C  Communications_0/UART_0/rx_byte_RNO\[2\]/Y  Communications_0/UART_0/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[0\]/CLK  General_Controller_0/uc_rx_substate\[0\]/Q  General_Controller_0/un1_uc_rx_substate_I_16/A  General_Controller_0/un1_uc_rx_substate_I_16/Y  General_Controller_0/uc_rx_substate_RNO\[0\]/B  General_Controller_0/uc_rx_substate_RNO\[0\]/Y  General_Controller_0/uc_rx_substate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty/Q  Data_Saving_0/FPGA_Buffer_0/NAND2_1/A  Data_Saving_0/FPGA_Buffer_0/NAND2_1/Y  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/A  Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[0\]\/B  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[0\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[6\]/CLK  Science_0/ADC_READ_0/cnt\[6\]/Q  Science_0/ADC_READ_0/cnt_RNO_3\[7\]/A  Science_0/ADC_READ_0/cnt_RNO_3\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/B  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/C  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/state_RNO_3\[3\]/A  GS_Readout_0/state_RNO_3\[3\]/Y  GS_Readout_0/state_RNO_1\[3\]/A  GS_Readout_0/state_RNO_1\[3\]/Y  GS_Readout_0/state_RNO\[3\]/B  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/state_RNO_3\[1\]/A  GS_Readout_0/state_RNO_3\[1\]/Y  GS_Readout_0/state_RNO_1\[1\]/A  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[2\]/CLK  GS_Readout_0/prevState\[2\]/Q  GS_Readout_0/state_RNO_3\[2\]/A  GS_Readout_0/state_RNO_3\[2\]/Y  GS_Readout_0/state_RNO_1\[2\]/A  GS_Readout_0/state_RNO_1\[2\]/Y  GS_Readout_0/state_RNO\[2\]/B  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNO_0\[6\]/C  Science_0/ADC_READ_0/state_RNO_0\[6\]/Y  Science_0/ADC_READ_0/state_RNO\[6\]/A  Science_0/ADC_READ_0/state_RNO\[6\]/Y  Science_0/ADC_READ_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[0\]/CLK  Communications_0/UART_0/recv\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_4\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[6\]/CLK  Communications_0/UART_1/tx_clk_count\[6\]/Q  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/A  Communications_0/UART_1/tx_clk_count_RNIHOUI2\[6\]/Y  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[1\]/A  Communications_0/UART_1/rx_byte_RNO_0\[1\]/Y  Communications_0/UART_1/rx_byte_RNO\[1\]/C  Communications_0/UART_1/rx_byte_RNO\[1\]/Y  Communications_0/UART_1/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/m_time\[4\]/CLK  Timing_0/m_time\[4\]/Q  Timing_0/m_time_RNII4181\[4\]/C  Timing_0/m_time_RNII4181\[4\]/Y  Timing_0/m_time_RNIVE1G1\[5\]/A  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[7\]/B  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[1\]/C  Communications_0/UART_0/rx_byte_RNO_0\[1\]/Y  Communications_0/UART_0/rx_byte_RNO\[1\]/C  Communications_0/UART_0/rx_byte_RNO\[1\]/Y  Communications_0/UART_0/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[0\]/B  Communications_0/UART_0/rx_byte_RNO_0\[0\]/Y  Communications_0/UART_0/rx_byte_RNO\[0\]/C  Communications_0/UART_0/rx_byte_RNO\[0\]/Y  Communications_0/UART_0/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/cnt_chan_RNO_2\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO_2\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/C  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/B  Communications_0/UART_1/tx_state_RNI9A5_0\[0\]/Y  Communications_0/UART_1/tx_rdy/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[3\]/B  Communications_0/UART_1/rx_byte_RNO_0\[3\]/Y  Communications_0/UART_1/rx_byte_RNO\[3\]/C  Communications_0/UART_1/rx_byte_RNO\[3\]/Y  Communications_0/UART_1/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[5\]/B  Communications_0/UART_1/rx_byte_RNO_0\[5\]/Y  Communications_0/UART_1/rx_byte_RNO\[5\]/C  Communications_0/UART_1/rx_byte_RNO\[5\]/Y  Communications_0/UART_1/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[6\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[6\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/C  Data_Saving_0/Interrupt_Generator_0/counter_RNIFCQ32\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNO_2\[2\]/B  GS_Readout_0/state_RNO_2\[2\]/Y  GS_Readout_0/state_RNO\[2\]/C  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/state_RNO_2\[3\]/B  GS_Readout_0/state_RNO_2\[3\]/Y  GS_Readout_0/state_RNO\[3\]/C  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Timing_0/m_time_RNIRI0O\[1\]/C  Timing_0/m_time_RNIRI0O\[1\]/Y  Timing_0/m_time_RNO\[3\]/A  Timing_0/m_time_RNO\[3\]/Y  Timing_0/m_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_wen_RNO/B  General_Controller_0/uc_wen_RNO/Y  General_Controller_0/uc_wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/B  Science_0/ADC_READ_0/cnt_RNILPM6\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO_1\[7\]/A  Science_0/ADC_READ_0/cnt_RNO_1\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/B  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[7\]/CLK  GS_Readout_0/prevState\[7\]/Q  GS_Readout_0/state_RNO_2\[7\]/A  GS_Readout_0/state_RNO_2\[7\]/Y  GS_Readout_0/state_RNO_0\[7\]/C  GS_Readout_0/state_RNO_0\[7\]/Y  GS_Readout_0/state_RNO\[7\]/A  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[3\]/A  Communications_0/UART_1/rx_byte_RNO_0\[3\]/Y  Communications_0/UART_1/rx_byte_RNO\[3\]/C  Communications_0/UART_1/rx_byte_RNO\[3\]/Y  Communications_0/UART_1/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[2\]/A  Communications_0/UART_1/rx_byte_RNO_0\[2\]/Y  Communications_0/UART_1/rx_byte_RNO\[2\]/C  Communications_0/UART_1/rx_byte_RNO\[2\]/Y  Communications_0/UART_1/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[6\]/A  Communications_0/UART_1/rx_byte_RNO_0\[6\]/Y  Communications_0/UART_1/rx_byte_RNO\[6\]/C  Communications_0/UART_1/rx_byte_RNO\[6\]/Y  Communications_0/UART_1/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_count_RNO_0\[2\]/C  Communications_0/UART_1/rx_count_RNO_0\[2\]/Y  Communications_0/UART_1/rx_count_RNO\[2\]/B  Communications_0/UART_1/rx_count_RNO\[2\]/Y  Communications_0/UART_1/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[0\]/C  Communications_0/UART_1/rx_byte_RNO_0\[0\]/Y  Communications_0/UART_1/rx_byte_RNO\[0\]/C  Communications_0/UART_1/rx_byte_RNO\[0\]/Y  Communications_0/UART_1/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_count_RNO_0\[1\]/A  Communications_0/UART_1/rx_count_RNO_0\[1\]/Y  Communications_0/UART_1/rx_count_RNO\[1\]/A  Communications_0/UART_1/rx_count_RNO\[1\]/Y  Communications_0/UART_1/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[4\]/CLK  General_Controller_0/command\[4\]/Q  General_Controller_0/command_RNIRBBE1\[2\]/B  General_Controller_0/command_RNIRBBE1\[2\]/Y  General_Controller_0/command_RNI5BCA3\[2\]/A  General_Controller_0/command_RNI5BCA3\[2\]/Y  General_Controller_0/en_data_saving_RNO_0/A  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/unit_id\[2\]/CLK  General_Controller_0/unit_id\[2\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/A  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/Y  Data_Saving_0/Packet_Saver_0/state_RNO\[0\]/B  Data_Saving_0/Packet_Saver_0/state_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/state\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNIBDVE\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[3\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[3\]/Y  General_Controller_0/sweep_table_sweep_cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[3\]/CLK  Timing_0/m_count\[3\]/Q  Timing_0/un1_m_count_1_I_9/B  Timing_0/un1_m_count_1_I_9/Y  Timing_0/m_count_RNO\[3\]/A  Timing_0/m_count_RNO\[3\]/Y  Timing_0/m_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[25\]/CLK  Communications_0/UART_0/rx_clk_count\[25\]/Q  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/B  Communications_0/UART_0/rx_clk_count_RNI2NP51\[25\]/Y  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/B  Communications_0/UART_1/rx_clk_count_RNI9ELB\[25\]/Y  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[4\]/A  Communications_0/UART_1/rx_byte_RNO_0\[4\]/Y  Communications_0/UART_1/rx_byte_RNO\[4\]/C  Communications_0/UART_1/rx_byte_RNO\[4\]/Y  Communications_0/UART_1/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[5\]/A  Communications_0/UART_1/rx_byte_RNO_0\[5\]/Y  Communications_0/UART_1/rx_byte_RNO\[5\]/C  Communications_0/UART_1/rx_byte_RNO\[5\]/Y  Communications_0/UART_1/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[2\]/CLK  General_Controller_0/state_seconds\[2\]/Q  General_Controller_0/exp_adc_reset_RNO_3/C  General_Controller_0/exp_adc_reset_RNO_3/Y  General_Controller_0/exp_adc_reset_RNO_1/B  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[2\]/C  Communications_0/UART_1/rx_byte_RNO_0\[2\]/Y  Communications_0/UART_1/rx_byte_RNO\[2\]/C  Communications_0/UART_1/rx_byte_RNO\[2\]/Y  Communications_0/UART_1/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[4\]/C  Communications_0/UART_1/rx_byte_RNO_0\[4\]/Y  Communications_0/UART_1/rx_byte_RNO\[4\]/C  Communications_0/UART_1/rx_byte_RNO\[4\]/Y  Communications_0/UART_1/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[21\]/CLK  Timekeeper_0/milliseconds\[21\]/Q  Timekeeper_0/milliseconds_RNID7OP6\[21\]/B  Timekeeper_0/milliseconds_RNID7OP6\[21\]/Y  Timekeeper_0/milliseconds_RNO\[23\]/B  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD0  General_Controller_0/sweep_table_read_value_RNO\[0\]/A  General_Controller_0/sweep_table_read_value_RNO\[0\]/Y  General_Controller_0/sweep_table_read_value\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD1  General_Controller_0/sweep_table_read_value_RNO\[1\]/A  General_Controller_0/sweep_table_read_value_RNO\[1\]/Y  General_Controller_0/sweep_table_read_value\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD2  General_Controller_0/sweep_table_read_value_RNO\[2\]/A  General_Controller_0/sweep_table_read_value_RNO\[2\]/Y  General_Controller_0/sweep_table_read_value\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD3  General_Controller_0/sweep_table_read_value_RNO\[3\]/A  General_Controller_0/sweep_table_read_value_RNO\[3\]/Y  General_Controller_0/sweep_table_read_value\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD4  General_Controller_0/sweep_table_read_value_RNO\[4\]/A  General_Controller_0/sweep_table_read_value_RNO\[4\]/Y  General_Controller_0/sweep_table_read_value\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD5  General_Controller_0/sweep_table_read_value_RNO\[5\]/A  General_Controller_0/sweep_table_read_value_RNO\[5\]/Y  General_Controller_0/sweep_table_read_value\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD6  General_Controller_0/sweep_table_read_value_RNO\[6\]/A  General_Controller_0/sweep_table_read_value_RNO\[6\]/Y  General_Controller_0/sweep_table_read_value\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD7  General_Controller_0/sweep_table_read_value_RNO\[7\]/A  General_Controller_0/sweep_table_read_value_RNO\[7\]/Y  General_Controller_0/sweep_table_read_value\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD9  General_Controller_0/sweep_table_read_value_RNO\[8\]/A  General_Controller_0/sweep_table_read_value_RNO\[8\]/Y  General_Controller_0/sweep_table_read_value\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD10  General_Controller_0/sweep_table_read_value_RNO\[9\]/A  General_Controller_0/sweep_table_read_value_RNO\[9\]/Y  General_Controller_0/sweep_table_read_value\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD11  General_Controller_0/sweep_table_read_value_RNO\[10\]/A  General_Controller_0/sweep_table_read_value_RNO\[10\]/Y  General_Controller_0/sweep_table_read_value\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD12  General_Controller_0/sweep_table_read_value_RNO\[11\]/A  General_Controller_0/sweep_table_read_value_RNO\[11\]/Y  General_Controller_0/sweep_table_read_value\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD13  General_Controller_0/sweep_table_read_value_RNO\[12\]/A  General_Controller_0/sweep_table_read_value_RNO\[12\]/Y  General_Controller_0/sweep_table_read_value\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD14  General_Controller_0/sweep_table_read_value_RNO\[13\]/A  General_Controller_0/sweep_table_read_value_RNO\[13\]/Y  General_Controller_0/sweep_table_read_value\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD15  General_Controller_0/sweep_table_read_value_RNO\[14\]/A  General_Controller_0/sweep_table_read_value_RNO\[14\]/Y  General_Controller_0/sweep_table_read_value\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_0/SweepTable_R0C0/WCLK  SweepTable_0/SweepTable_R0C0/RD16  General_Controller_0/sweep_table_read_value_RNO\[15\]/A  General_Controller_0/sweep_table_read_value_RNO\[15\]/Y  General_Controller_0/sweep_table_read_value\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/readout_en_RNO_0/C  General_Controller_0/readout_en_RNO_0/Y  General_Controller_0/readout_en_RNO/A  General_Controller_0/readout_en_RNO/Y  General_Controller_0/readout_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[7\]/CLK  Science_0/SET_LP_GAIN_0/state\[7\]/Q  Science_0/SET_LP_GAIN_0/state_RNIALOC\[7\]/B  Science_0/SET_LP_GAIN_0/state_RNIALOC\[7\]/Y  Science_0/SET_LP_GAIN_0/old_G1_RNO\[1\]/C  Science_0/SET_LP_GAIN_0/old_G1_RNO\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G1\[1\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD0  General_Controller_0/sweep_table_read_value_RNO\[0\]/B  General_Controller_0/sweep_table_read_value_RNO\[0\]/Y  General_Controller_0/sweep_table_read_value\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD1  General_Controller_0/sweep_table_read_value_RNO\[1\]/B  General_Controller_0/sweep_table_read_value_RNO\[1\]/Y  General_Controller_0/sweep_table_read_value\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD2  General_Controller_0/sweep_table_read_value_RNO\[2\]/B  General_Controller_0/sweep_table_read_value_RNO\[2\]/Y  General_Controller_0/sweep_table_read_value\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD3  General_Controller_0/sweep_table_read_value_RNO\[3\]/B  General_Controller_0/sweep_table_read_value_RNO\[3\]/Y  General_Controller_0/sweep_table_read_value\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD4  General_Controller_0/sweep_table_read_value_RNO\[4\]/B  General_Controller_0/sweep_table_read_value_RNO\[4\]/Y  General_Controller_0/sweep_table_read_value\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD5  General_Controller_0/sweep_table_read_value_RNO\[5\]/B  General_Controller_0/sweep_table_read_value_RNO\[5\]/Y  General_Controller_0/sweep_table_read_value\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD6  General_Controller_0/sweep_table_read_value_RNO\[6\]/B  General_Controller_0/sweep_table_read_value_RNO\[6\]/Y  General_Controller_0/sweep_table_read_value\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD7  General_Controller_0/sweep_table_read_value_RNO\[7\]/B  General_Controller_0/sweep_table_read_value_RNO\[7\]/Y  General_Controller_0/sweep_table_read_value\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD9  General_Controller_0/sweep_table_read_value_RNO\[8\]/B  General_Controller_0/sweep_table_read_value_RNO\[8\]/Y  General_Controller_0/sweep_table_read_value\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD10  General_Controller_0/sweep_table_read_value_RNO\[9\]/B  General_Controller_0/sweep_table_read_value_RNO\[9\]/Y  General_Controller_0/sweep_table_read_value\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD11  General_Controller_0/sweep_table_read_value_RNO\[10\]/B  General_Controller_0/sweep_table_read_value_RNO\[10\]/Y  General_Controller_0/sweep_table_read_value\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD12  General_Controller_0/sweep_table_read_value_RNO\[11\]/B  General_Controller_0/sweep_table_read_value_RNO\[11\]/Y  General_Controller_0/sweep_table_read_value\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD13  General_Controller_0/sweep_table_read_value_RNO\[12\]/B  General_Controller_0/sweep_table_read_value_RNO\[12\]/Y  General_Controller_0/sweep_table_read_value\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD14  General_Controller_0/sweep_table_read_value_RNO\[13\]/B  General_Controller_0/sweep_table_read_value_RNO\[13\]/Y  General_Controller_0/sweep_table_read_value\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD15  General_Controller_0/sweep_table_read_value_RNO\[14\]/B  General_Controller_0/sweep_table_read_value_RNO\[14\]/Y  General_Controller_0/sweep_table_read_value\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT SweepTable_1/SweepTable_R0C0/WCLK  SweepTable_1/SweepTable_R0C0/RD16  General_Controller_0/sweep_table_read_value_RNO\[15\]/B  General_Controller_0/sweep_table_read_value_RNO\[15\]/Y  General_Controller_0/sweep_table_read_value\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[6\]/B  Communications_0/UART_1/rx_byte_RNO_0\[6\]/Y  Communications_0/UART_1/rx_byte_RNO\[6\]/C  Communications_0/UART_1/rx_byte_RNO\[6\]/Y  Communications_0/UART_1/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timing_0/f_time\[0\]/CLK  Timing_0/f_time\[0\]/Q  Timing_0/f_time_RNI6AFT\[2\]/B  Timing_0/f_time_RNI6AFT\[2\]/Y  Timing_0/f_time_RNO\[4\]/B  Timing_0/f_time_RNO\[4\]/Y  Timing_0/f_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[2\]/CLK  Science_0/DAC_SET_0/state\[2\]/Q  Science_0/DAC_SET_0/state_RNO_2\[4\]/A  Science_0/DAC_SET_0/state_RNO_2\[4\]/Y  Science_0/DAC_SET_0/state_RNO_0\[4\]/A  Science_0/DAC_SET_0/state_RNO_0\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/A  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[3\]/CLK  Science_0/ADC_READ_0/state\[3\]/Q  Science_0/ADC_READ_0/state_RNO_1\[2\]/A  Science_0/ADC_READ_0/state_RNO_1\[2\]/Y  Science_0/ADC_READ_0/state_RNO_0\[2\]/A  Science_0/ADC_READ_0/state_RNO_0\[2\]/Y  Science_0/ADC_READ_0/state_RNO\[2\]/C  Science_0/ADC_READ_0/state_RNO\[2\]/Y  Science_0/ADC_READ_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_oen_RNO_0/A  General_Controller_0/uc_oen_RNO_0/Y  General_Controller_0/uc_oen_RNO/B  General_Controller_0/uc_oen_RNO/Y  General_Controller_0/uc_oen/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[5\]/CLK  GS_Readout_0/prevState\[5\]/Q  GS_Readout_0/state_RNO_2\[7\]/B  GS_Readout_0/state_RNO_2\[7\]/Y  GS_Readout_0/state_RNO_0\[7\]/C  GS_Readout_0/state_RNO_0\[7\]/Y  GS_Readout_0/state_RNO\[7\]/A  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/CS_RNO/B  Science_0/DAC_SET_0/CS_RNO/Y  Science_0/DAC_SET_0/CS/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[4\]/CLK  GS_Readout_0/subState\[4\]/Q  GS_Readout_0/un1_subState_I_20/A  GS_Readout_0/un1_subState_I_20/Y  GS_Readout_0/subState_RNO\[4\]/A  GS_Readout_0/subState_RNO\[4\]/Y  GS_Readout_0/subState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[0\]/CLK  Communications_0/UART_0/rx_count\[0\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[6\]/C  Communications_0/UART_0/rx_byte_RNO_0\[6\]/Y  Communications_0/UART_0/rx_byte_RNO\[6\]/C  Communications_0/UART_0/rx_byte_RNO\[6\]/Y  Communications_0/UART_0/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/state_RNO_0\[3\]/A  GS_Readout_0/state_RNO_0\[3\]/Y  GS_Readout_0/state_RNO\[3\]/A  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[1\]/CLK  General_Controller_0/uc_tx_substate\[1\]/Q  General_Controller_0/un1_uc_tx_substate_I_18/A  General_Controller_0/un1_uc_tx_substate_I_18/Y  General_Controller_0/uc_tx_substate_RNO\[1\]/B  General_Controller_0/uc_tx_substate_RNO\[1\]/Y  General_Controller_0/uc_tx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/led2_RNO_1/B  General_Controller_0/led2_RNO_1/Y  General_Controller_0/led2_RNO_0/A  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[1\]/CLK  GS_Readout_0/prevState\[1\]/Q  GS_Readout_0/state_RNO_3\[2\]/B  GS_Readout_0/state_RNO_3\[2\]/Y  GS_Readout_0/state_RNO_1\[2\]/A  GS_Readout_0/state_RNO_1\[2\]/Y  GS_Readout_0/state_RNO\[2\]/B  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[4\]/CLK  GS_Readout_0/prevState\[4\]/Q  GS_Readout_0/state_RNO_3\[3\]/B  GS_Readout_0/state_RNO_3\[3\]/Y  GS_Readout_0/state_RNO_1\[3\]/A  GS_Readout_0/state_RNO_1\[3\]/Y  GS_Readout_0/state_RNO\[3\]/B  GS_Readout_0/state_RNO\[3\]/Y  GS_Readout_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[2\]/CLK  GS_Readout_0/prevState\[2\]/Q  GS_Readout_0/state_RNO_3\[1\]/B  GS_Readout_0/state_RNO_3\[1\]/Y  GS_Readout_0/state_RNO_1\[1\]/A  GS_Readout_0/state_RNO_1\[1\]/Y  GS_Readout_0/state_RNO\[1\]/B  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[1\]/CLK  Communications_0/FFU_Command_Checker_0/state\[1\]/Q  Communications_0/FFU_Command_Checker_0/command_rdy_RNO_0/C  Communications_0/FFU_Command_Checker_0/command_rdy_RNO_0/Y  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/C  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/Y  Communications_0/FFU_Command_Checker_0/command_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNI5V1T\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[3\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[3\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[10\]/CLK  General_Controller_0/state_seconds\[10\]/Q  General_Controller_0/exp_adc_reset_RNO_2/C  General_Controller_0/exp_adc_reset_RNO_2/Y  General_Controller_0/exp_adc_reset_RNO_1/A  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[0\]/CLK  General_Controller_0/uc_tx_substate\[0\]/Q  General_Controller_0/un1_uc_tx_substate_I_16/A  General_Controller_0/un1_uc_tx_substate_I_16/Y  General_Controller_0/uc_tx_substate_RNO\[0\]/B  General_Controller_0/uc_tx_substate_RNO\[0\]/Y  General_Controller_0/uc_tx_substate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_state_RNO_0\[0\]/S  Communications_0/UART_0/rx_state_RNO_0\[0\]/Y  Communications_0/UART_0/rx_state_RNO\[0\]/A  Communications_0/UART_0/rx_state_RNO\[0\]/Y  Communications_0/UART_0/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_state_RNO_0\[0\]/S  Communications_0/UART_1/rx_state_RNO_0\[0\]/Y  Communications_0/UART_1/rx_state_RNO\[0\]/A  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[4\]/CLK  GS_Readout_0/prevState\[4\]/Q  GS_Readout_0/state_RNO_3\[4\]/A  GS_Readout_0/state_RNO_3\[4\]/Y  GS_Readout_0/state_RNO_0\[4\]/A  GS_Readout_0/state_RNO_0\[4\]/Y  GS_Readout_0/state_RNO\[4\]/A  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[1\]/C  Communications_0/UART_1/rx_byte_RNO_0\[1\]/Y  Communications_0/UART_1/rx_byte_RNO\[1\]/C  Communications_0/UART_1/rx_byte_RNO\[1\]/Y  Communications_0/UART_1/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/recv\[2\]/CLK  Communications_0/UART_0/recv\[2\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_3\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_1\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[0\]/CLK  Communications_0/UART_0/rx_state\[0\]/Q  Communications_0/UART_0/rx_rdy_RNO_0/B  Communications_0/UART_0/rx_rdy_RNO_0/Y  Communications_0/UART_0/rx_rdy_RNO/A  Communications_0/UART_0/rx_rdy_RNO/Y  Communications_0/UART_0/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[0\]/CLK  Communications_0/UART_1/rx_state\[0\]/Q  Communications_0/UART_1/rx_rdy_RNO_0/B  Communications_0/UART_1/rx_rdy_RNO_0/Y  Communications_0/UART_1/rx_rdy_RNO/A  Communications_0/UART_1/rx_rdy_RNO/Y  Communications_0/UART_1/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[0\]/B  Communications_0/UART_1/rx_byte_RNO_0\[0\]/Y  Communications_0/UART_1/rx_byte_RNO\[0\]/C  Communications_0/UART_1/rx_byte_RNO\[0\]/Y  Communications_0/UART_1/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/B  General_Controller_0/ext_rx_state_RNIPEVE1\[1\]/Y  General_Controller_0/command\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/s_time\[2\]/CLK  Timing_0/s_time\[2\]/Q  Timing_0/s_time_3_I_46/B  Timing_0/s_time_3_I_46/Y  Timing_0/s_time_3_I_33/B  Timing_0/s_time_3_I_33/Y  Timing_0/s_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[28\]/CLK  Communications_0/UART_0/rx_clk_count\[28\]/Q  Communications_0/UART_0/rx_clk_count_RNO_0\[27\]/B  Communications_0/UART_0/rx_clk_count_RNO_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[27\]/B  Communications_0/UART_0/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_0/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[28\]/CLK  Communications_0/UART_1/rx_clk_count\[28\]/Q  Communications_0/UART_1/rx_clk_count_RNO_0\[27\]/B  Communications_0/UART_1/rx_clk_count_RNO_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[27\]/B  Communications_0/UART_1/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_1/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[2\]/CLK  General_Controller_0/uc_tx_substate\[2\]/Q  General_Controller_0/un1_uc_tx_substate_I_22/A  General_Controller_0/un1_uc_tx_substate_I_22/Y  General_Controller_0/uc_tx_substate_RNO\[2\]/B  General_Controller_0/uc_tx_substate_RNO\[2\]/Y  General_Controller_0/uc_tx_substate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[1\]/CLK  General_Controller_0/uc_rx_substate\[1\]/Q  General_Controller_0/un1_uc_rx_substate_I_18/A  General_Controller_0/un1_uc_rx_substate_I_18/Y  General_Controller_0/uc_rx_substate_RNO\[1\]/B  General_Controller_0/uc_rx_substate_RNO\[1\]/Y  General_Controller_0/uc_rx_substate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_count_RNO_0\[2\]/C  Communications_0/UART_0/rx_count_RNO_0\[2\]/Y  Communications_0/UART_0/rx_count_RNO\[2\]/B  Communications_0/UART_0/rx_count_RNO\[2\]/Y  Communications_0/UART_0/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[4\]/CLK  Timing_0/m_count\[4\]/Q  Timing_0/un1_m_count_1_I_12/B  Timing_0/un1_m_count_1_I_12/Y  Timing_0/m_count_RNO\[4\]/A  Timing_0/m_count_RNO\[4\]/Y  Timing_0/m_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_count_RNO_0\[1\]/A  Communications_0/UART_0/rx_count_RNO_0\[1\]/Y  Communications_0/UART_0/rx_count_RNO\[1\]/B  Communications_0/UART_0/rx_count_RNO\[1\]/Y  Communications_0/UART_0/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[3\]/CLK  Communications_0/UART_1/tx_clk_count\[3\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[4\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[4\]/A  Communications_0/UART_1/tx_clk_count_RNO\[4\]/Y  Communications_0/UART_1/tx_clk_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[3\]/CLK  Communications_0/UART_0/tx_clk_count\[3\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[4\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[4\]/A  Communications_0/UART_0/tx_clk_count_RNO\[4\]/Y  Communications_0/UART_0/tx_clk_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/A  Communications_0/UART_0/rx_clk_count_RNIOF7G_0\[29\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[29\]/C  Communications_0/UART_0/rx_clk_count_RNO\[29\]/Y  Communications_0/UART_0/rx_clk_count\[29\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/A  Communications_0/UART_1/rx_clk_count_RNIR215_0\[29\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[29\]/C  Communications_0/UART_1/rx_clk_count_RNO\[29\]/Y  Communications_0/UART_1/rx_clk_count\[29\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[5\]/C  Communications_0/UART_0/rx_byte_RNO_0\[5\]/Y  Communications_0/UART_0/rx_byte_RNO\[5\]/C  Communications_0/UART_0/rx_byte_RNO\[5\]/Y  Communications_0/UART_0/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[1\]/CLK  Communications_0/UART_0/rx_count\[1\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[4\]/B  Communications_0/UART_0/rx_byte_RNO_0\[4\]/Y  Communications_0/UART_0/rx_byte_RNO\[4\]/C  Communications_0/UART_0/rx_byte_RNO\[4\]/Y  Communications_0/UART_0/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/old_1Hz/CLK  General_Controller_0/old_1Hz/Q  General_Controller_0/old_1Hz_RNIHU4G1/B  General_Controller_0/old_1Hz_RNIHU4G1/Y  General_Controller_0/state_seconds\[19\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[1\]/CLK  Communications_0/UART_1/tx_count\[1\]/Q  Communications_0/UART_1/tx_count_RNO_0\[1\]/B  Communications_0/UART_1/tx_count_RNO_0\[1\]/Y  Communications_0/UART_1/tx_count_RNO\[1\]/B  Communications_0/UART_1/tx_count_RNO\[1\]/Y  Communications_0/UART_1/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[1\]/CLK  Communications_0/UART_0/tx_count\[1\]/Q  Communications_0/UART_0/tx_count_RNO_0\[1\]/B  Communications_0/UART_0/tx_count_RNO_0\[1\]/Y  Communications_0/UART_0/tx_count_RNO\[1\]/B  Communications_0/UART_0/tx_count_RNO\[1\]/Y  Communications_0/UART_0/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[1\]/B  Communications_0/UART_0/rx_byte_RNO_0\[1\]/Y  Communications_0/UART_0/rx_byte_RNO\[1\]/C  Communications_0/UART_0/rx_byte_RNO\[1\]/Y  Communications_0/UART_0/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[0\]/A  Communications_0/UART_0/rx_byte_RNO_0\[0\]/Y  Communications_0/UART_0/rx_byte_RNO\[0\]/C  Communications_0/UART_0/rx_byte_RNO\[0\]/Y  Communications_0/UART_0/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[2\]/B  Communications_0/UART_0/rx_byte_RNO_0\[2\]/Y  Communications_0/UART_0/rx_byte_RNO\[2\]/C  Communications_0/UART_0/rx_byte_RNO\[2\]/Y  Communications_0/UART_0/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_count\[2\]/CLK  Communications_0/UART_0/rx_count\[2\]/Q  Communications_0/UART_0/rx_byte_RNO_0\[3\]/C  Communications_0/UART_0/rx_byte_RNO_0\[3\]/Y  Communications_0/UART_0/rx_byte_RNO\[3\]/C  Communications_0/UART_0/rx_byte_RNO\[3\]/Y  Communications_0/UART_0/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/subState\[2\]/CLK  GS_Readout_0/subState\[2\]/Q  GS_Readout_0/un1_subState_I_22/A  GS_Readout_0/un1_subState_I_22/Y  GS_Readout_0/subState_RNO\[2\]/A  GS_Readout_0/subState_RNO\[2\]/Y  GS_Readout_0/subState\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_0\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_0\[1\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/Y  Communications_0/FFU_Command_Checker_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/state_RNO_0\[1\]/A  GS_Readout_0/state_RNO_0\[1\]/Y  GS_Readout_0/state_RNO\[1\]/A  GS_Readout_0/state_RNO\[1\]/Y  GS_Readout_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/state_RNO_0\[2\]/A  GS_Readout_0/state_RNO_0\[2\]/Y  GS_Readout_0/state_RNO\[2\]/A  GS_Readout_0/state_RNO\[2\]/Y  GS_Readout_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[5\]/CLK  Science_0/ADC_READ_0/cnt\[5\]/Q  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/A  Science_0/ADC_READ_0/cnt_RNO_2\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/C  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/ADR\[0\]/CLK  Science_0/DAC_SET_0/ADR\[0\]/Q  Science_0/DAC_SET_0/state_RNO_1\[3\]/C  Science_0/DAC_SET_0/state_RNO_1\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/C  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[7\]/CLK  Science_0/SET_LP_GAIN_0/state\[7\]/Q  Science_0/SET_LP_GAIN_0/LA0_RNO_0/B  Science_0/SET_LP_GAIN_0/LA0_RNO_0/Y  Science_0/SET_LP_GAIN_0/LA0_RNO/C  Science_0/SET_LP_GAIN_0/LA0_RNO/Y  Science_0/SET_LP_GAIN_0/LA0/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/gs_id\[1\]/CLK  General_Controller_0/gs_id\[1\]/Q  GS_Readout_0/send_RNO_4\[1\]/A  GS_Readout_0/send_RNO_4\[1\]/Y  GS_Readout_0/send_RNO_1\[1\]/B  GS_Readout_0/send_RNO_1\[1\]/Y  GS_Readout_0/send_RNO\[1\]/B  GS_Readout_0/send_RNO\[1\]/Y  GS_Readout_0/send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_0\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_0\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/gs_id\[2\]/CLK  General_Controller_0/gs_id\[2\]/Q  GS_Readout_0/state_RNIQP3I1\[5\]/A  GS_Readout_0/state_RNIQP3I1\[5\]/Y  GS_Readout_0/send_RNO_1\[2\]/B  GS_Readout_0/send_RNO_1\[2\]/Y  GS_Readout_0/send_RNO\[2\]/C  GS_Readout_0/send_RNO\[2\]/Y  GS_Readout_0/send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/flight_state_RNO_1\[3\]/B  General_Controller_0/flight_state_RNO_1\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/B  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/en_sensors/CLK  General_Controller_0/en_sensors/Q  General_Controller_0/en_sensors_RNO_4/C  General_Controller_0/en_sensors_RNO_4/Y  General_Controller_0/en_sensors_RNO_1/C  General_Controller_0/en_sensors_RNO_1/Y  General_Controller_0/en_sensors_RNO/C  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[5\]/CLK  Timing_0/m_count\[5\]/Q  Timing_0/un1_m_count_1_I_14/B  Timing_0/un1_m_count_1_I_14/Y  Timing_0/m_count_RNO\[5\]/A  Timing_0/m_count_RNO\[5\]/Y  Timing_0/m_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[2\]/CLK  Timing_0/m_count\[2\]/Q  Timing_0/un1_m_count_1_I_7/B  Timing_0/un1_m_count_1_I_7/Y  Timing_0/m_count_RNO\[2\]/A  Timing_0/m_count_RNO\[2\]/Y  Timing_0/m_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/exp_adc_reset_RNO_3/B  General_Controller_0/exp_adc_reset_RNO_3/Y  General_Controller_0/exp_adc_reset_RNO_1/B  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[0\]/CLK  Communications_0/UART_1/rx_count\[0\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[6\]/C  Communications_0/UART_1/rx_byte_RNO_0\[6\]/Y  Communications_0/UART_1/rx_byte_RNO\[6\]/C  Communications_0/UART_1/rx_byte_RNO\[6\]/Y  Communications_0/UART_1/rx_byte\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/A  Science_0/DAC_SET_0/cnt_RNI98Q\[1\]/Y  Science_0/DAC_SET_0/cnt_RNO\[2\]/A  Science_0/DAC_SET_0/cnt_RNO\[2\]/Y  Science_0/DAC_SET_0/cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[2\]/CLK  General_Controller_0/command\[2\]/Q  General_Controller_0/command_RNIRBBE1\[2\]/A  General_Controller_0/command_RNIRBBE1\[2\]/Y  General_Controller_0/command_RNI5BCA3\[2\]/A  General_Controller_0/command_RNI5BCA3\[2\]/Y  General_Controller_0/en_data_saving_RNO_0/A  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/B  Science_0/ADC_READ_0/state_RNI7PB8\[1\]/Y  Science_0/ADC_READ_0/ACLK/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/B  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/Y  Data_Saving_0/Packet_Saver_0/state_RNO\[0\]/B  Data_Saving_0/Packet_Saver_0/state_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/state\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/command\[3\]/CLK  General_Controller_0/command\[3\]/Q  General_Controller_0/mission_mode_RNO_1/A  General_Controller_0/mission_mode_RNO_1/Y  General_Controller_0/mission_mode_RNO_0/A  General_Controller_0/mission_mode_RNO_0/Y  General_Controller_0/mission_mode_RNO/B  General_Controller_0/mission_mode_RNO/Y  General_Controller_0/mission_mode/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[17\]/S  Science_0/DAC_SET_0/vector_RNO\[17\]/Y  Science_0/DAC_SET_0/vector\[17\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[16\]/S  Science_0/DAC_SET_0/vector_RNO\[16\]/Y  Science_0/DAC_SET_0/vector\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[15\]/A  Science_0/DAC_SET_0/vector_RNO\[15\]/Y  Science_0/DAC_SET_0/vector\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[12\]/A  Science_0/DAC_SET_0/vector_RNO\[12\]/Y  Science_0/DAC_SET_0/vector\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[11\]/A  Science_0/DAC_SET_0/vector_RNO\[11\]/Y  Science_0/DAC_SET_0/vector\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[9\]/A  Science_0/DAC_SET_0/vector_RNO\[9\]/Y  Science_0/DAC_SET_0/vector\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[8\]/A  Science_0/DAC_SET_0/vector_RNO\[8\]/Y  Science_0/DAC_SET_0/vector\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[4\]/A  Science_0/DAC_SET_0/vector_RNO\[4\]/Y  Science_0/DAC_SET_0/vector\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[3\]/A  Science_0/DAC_SET_0/vector_RNO\[3\]/Y  Science_0/DAC_SET_0/vector\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[2\]/A  Science_0/DAC_SET_0/vector_RNO\[2\]/Y  Science_0/DAC_SET_0/vector\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[1\]/A  Science_0/DAC_SET_0/vector_RNO\[1\]/Y  Science_0/DAC_SET_0/vector\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[2\]/CLK  Science_0/ADC_READ_0/state\[2\]/Q  Science_0/ADC_READ_0/state_RNI52C71\[2\]/B  Science_0/ADC_READ_0/state_RNI52C71\[2\]/Y  Science_0/ADC_READ_0/cnt\[7\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[23\]/CLK  Communications_0/UART_0/rx_clk_count\[23\]/Q  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[23\]/CLK  Communications_0/UART_1/rx_clk_count\[23\]/Q  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt_chan\[0\]/CLK  Science_0/ADC_READ_0/cnt_chan\[0\]/Q  Science_0/ADC_READ_0/cnt_chan_RNO_2\[0\]/C  Science_0/ADC_READ_0/cnt_chan_RNO_2\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/C  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[1\]/CLK  General_Controller_0/uc_rx_state_0\[1\]/Q  General_Controller_0/uc_oen_RNO/A  General_Controller_0/uc_oen_RNO/Y  General_Controller_0/uc_oen/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNIFDSD\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNIFDSD\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/Y  Communications_0/FFU_Command_Checker_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[0\]/CLK  Science_0/ADC_READ_0/cnt\[0\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[2\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[2\]/Y  Science_0/ADC_READ_0/cnt_RNO\[2\]/A  Science_0/ADC_READ_0/cnt_RNO\[2\]/Y  Science_0/ADC_READ_0/cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[5\]/CLK  Science_0/ADC_READ_0/cnt\[5\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/B  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/subState\[3\]/CLK  GS_Readout_0/subState\[3\]/Q  GS_Readout_0/un1_subState_I_21/A  GS_Readout_0/un1_subState_I_21/Y  GS_Readout_0/subState_RNO\[3\]/A  GS_Readout_0/subState_RNO\[3\]/Y  GS_Readout_0/subState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[1\]/CLK  Communications_0/FFU_Command_Checker_0/state\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_0\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_0\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[7\]/CLK  Science_0/SET_LP_GAIN_0/state\[7\]/Q  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/A  Science_0/SET_LP_GAIN_0/state_RNIPO1H\[7\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[1\]/B  Communications_0/UART_1/rx_byte_RNO_0\[1\]/Y  Communications_0/UART_1/rx_byte_RNO\[1\]/C  Communications_0/UART_1/rx_byte_RNO\[1\]/Y  Communications_0/UART_1/rx_byte\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[4\]/B  Communications_0/UART_1/rx_byte_RNO_0\[4\]/Y  Communications_0/UART_1/rx_byte_RNO\[4\]/C  Communications_0/UART_1/rx_byte_RNO\[4\]/Y  Communications_0/UART_1/rx_byte\[4\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[0\]/A  Communications_0/UART_1/rx_byte_RNO_0\[0\]/Y  Communications_0/UART_1/rx_byte_RNO\[0\]/C  Communications_0/UART_1/rx_byte_RNO\[0\]/Y  Communications_0/UART_1/rx_byte\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[1\]/CLK  Communications_0/UART_1/rx_count\[1\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[5\]/C  Communications_0/UART_1/rx_byte_RNO_0\[5\]/Y  Communications_0/UART_1/rx_byte_RNO\[5\]/C  Communications_0/UART_1/rx_byte_RNO\[5\]/Y  Communications_0/UART_1/rx_byte\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[1\]/CLK  Communications_0/FFU_Command_Checker_0/state\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO_0\[1\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_0\[1\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/Y  Communications_0/FFU_Command_Checker_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[7\]/CLK  General_Controller_0/command\[7\]/Q  General_Controller_0/readout_en_RNO_0/B  General_Controller_0/readout_en_RNO_0/Y  General_Controller_0/readout_en_RNO/A  General_Controller_0/readout_en_RNO/Y  General_Controller_0/readout_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt_chan\[0\]/CLK  Science_0/ADC_READ_0/cnt_chan\[0\]/Q  Science_0/ADC_READ_0/cnt_chan_RNO_1\[0\]/A  Science_0/ADC_READ_0/cnt_chan_RNO_1\[0\]/Y  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/B  Science_0/ADC_READ_0/cnt_chan_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt_chan\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNO_0\[1\]/C  Communications_0/FFU_Command_Checker_0/state_RNO_0\[1\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/Y  Communications_0/FFU_Command_Checker_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[1\]/CLK  Science_0/ADC_READ_0/state\[1\]/Q  Science_0/ADC_READ_0/state_RNIUSBB\[1\]/B  Science_0/ADC_READ_0/state_RNIUSBB\[1\]/Y  Science_0/ADC_READ_0/state_RNO\[0\]/A  Science_0/ADC_READ_0/state_RNO\[0\]/Y  Science_0/ADC_READ_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[1\]/CLK  General_Controller_0/command\[1\]/Q  General_Controller_0/led2_RNO_1/A  General_Controller_0/led2_RNO_1/Y  General_Controller_0/led2_RNO_0/A  General_Controller_0/led2_RNO_0/Y  General_Controller_0/led2/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[2\]/CLK  General_Controller_0/flight_state\[2\]/Q  General_Controller_0/en_data_saving_RNO_1/B  General_Controller_0/en_data_saving_RNO_1/Y  General_Controller_0/en_data_saving_RNO_0/B  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[6\]/CLK  Science_0/SET_LP_GAIN_0/state\[6\]/Q  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNIS5KR\[6\]/Y  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/A  Science_0/SET_LP_GAIN_0/state_RNILULC1\[6\]/Y  Science_0/SET_LP_GAIN_0/LA0/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/A  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/Y  Communications_0/UART_0/tx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[5\]/CLK  Science_0/ADC_READ_0/cnt\[5\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[7\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/A  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/A  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/Y  Communications_0/UART_0/tx_count\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/A  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/Y  Communications_0/UART_0/tx_count\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[16\]/CLK  General_Controller_0/state_seconds\[16\]/Q  General_Controller_0/exp_adc_reset_RNO_2/B  General_Controller_0/exp_adc_reset_RNO_2/Y  General_Controller_0/exp_adc_reset_RNO_1/A  General_Controller_0/exp_adc_reset_RNO_1/Y  General_Controller_0/exp_adc_reset_RNO/B  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[3\]/C  Communications_0/UART_1/rx_byte_RNO_0\[3\]/Y  Communications_0/UART_1/rx_byte_RNO\[3\]/C  Communications_0/UART_1/rx_byte_RNO\[3\]/Y  Communications_0/UART_1/rx_byte\[3\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_count\[2\]/CLK  Communications_0/UART_1/rx_count\[2\]/Q  Communications_0/UART_1/rx_byte_RNO_0\[2\]/B  Communications_0/UART_1/rx_byte_RNO_0\[2\]/Y  Communications_0/UART_1/rx_byte_RNO\[2\]/C  Communications_0/UART_1/rx_byte_RNO\[2\]/Y  Communications_0/UART_1/rx_byte\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[14\]/B  Science_0/DAC_SET_0/vector_RNO\[14\]/Y  Science_0/DAC_SET_0/vector\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[13\]/B  Science_0/DAC_SET_0/vector_RNO\[13\]/Y  Science_0/DAC_SET_0/vector\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[10\]/B  Science_0/DAC_SET_0/vector_RNO\[10\]/Y  Science_0/DAC_SET_0/vector\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[7\]/B  Science_0/DAC_SET_0/vector_RNO\[7\]/Y  Science_0/DAC_SET_0/vector\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[6\]/B  Science_0/DAC_SET_0/vector_RNO\[6\]/Y  Science_0/DAC_SET_0/vector\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector_RNO\[5\]/B  Science_0/DAC_SET_0/vector_RNO\[5\]/Y  Science_0/DAC_SET_0/vector\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNO_0\[0\]/A  Communications_0/UART_0/tx_state_RNO_0\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/A  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[4\]/S  General_Controller_0/sweep_table_read_value_RNO\[4\]/Y  General_Controller_0/sweep_table_read_value\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[5\]/S  General_Controller_0/sweep_table_read_value_RNO\[5\]/Y  General_Controller_0/sweep_table_read_value\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[7\]/S  General_Controller_0/sweep_table_read_value_RNO\[7\]/Y  General_Controller_0/sweep_table_read_value\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[14\]/S  General_Controller_0/sweep_table_read_value_RNO\[14\]/Y  General_Controller_0/sweep_table_read_value\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[13\]/S  General_Controller_0/sweep_table_read_value_RNO\[13\]/Y  General_Controller_0/sweep_table_read_value\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[12\]/S  General_Controller_0/sweep_table_read_value_RNO\[12\]/Y  General_Controller_0/sweep_table_read_value\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[11\]/S  General_Controller_0/sweep_table_read_value_RNO\[11\]/Y  General_Controller_0/sweep_table_read_value\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[10\]/S  General_Controller_0/sweep_table_read_value_RNO\[10\]/Y  General_Controller_0/sweep_table_read_value\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[9\]/S  General_Controller_0/sweep_table_read_value_RNO\[9\]/Y  General_Controller_0/sweep_table_read_value\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[8\]/S  General_Controller_0/sweep_table_read_value_RNO\[8\]/Y  General_Controller_0/sweep_table_read_value\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[6\]/S  General_Controller_0/sweep_table_read_value_RNO\[6\]/Y  General_Controller_0/sweep_table_read_value\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[3\]/S  General_Controller_0/sweep_table_read_value_RNO\[3\]/Y  General_Controller_0/sweep_table_read_value\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[2\]/S  General_Controller_0/sweep_table_read_value_RNO\[2\]/Y  General_Controller_0/sweep_table_read_value\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[1\]/S  General_Controller_0/sweep_table_read_value_RNO\[1\]/Y  General_Controller_0/sweep_table_read_value\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[0\]/S  General_Controller_0/sweep_table_read_value_RNO\[0\]/Y  General_Controller_0/sweep_table_read_value\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_probe_id\[0\]/CLK  General_Controller_0/sweep_table_probe_id\[0\]/Q  General_Controller_0/sweep_table_read_value_RNO\[15\]/S  General_Controller_0/sweep_table_read_value_RNO\[15\]/Y  General_Controller_0/sweep_table_read_value\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[0\]/CLK  Science_0/DAC_SET_0/state\[0\]/Q  Science_0/DAC_SET_0/state_RNO_0\[3\]/A  Science_0/DAC_SET_0/state_RNO_0\[3\]/Y  Science_0/DAC_SET_0/state_RNO\[3\]/B  Science_0/DAC_SET_0/state_RNO\[3\]/Y  Science_0/DAC_SET_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/flight_state_RNO_0\[3\]/B  General_Controller_0/flight_state_RNO_0\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/A  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/Q  Data_Saving_0/FPGA_Buffer_0/XOR2_70/A  Data_Saving_0/FPGA_Buffer_0/XOR2_70/Y  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[1\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[1\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[1\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNI9A5\[0\]/A  Communications_0/UART_1/tx_state_RNI9A5\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[1\]/A  Communications_0/UART_1/tx_state_RNO\[1\]/Y  Communications_0/UART_1/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/prevState\[3\]/CLK  GS_Readout_0/prevState\[3\]/Q  GS_Readout_0/state_RNO_3\[4\]/B  GS_Readout_0/state_RNO_3\[4\]/Y  GS_Readout_0/state_RNO_0\[4\]/A  GS_Readout_0/state_RNO_0\[4\]/Y  GS_Readout_0/state_RNO\[4\]/A  GS_Readout_0/state_RNO\[4\]/Y  GS_Readout_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/command_rdy_RNO_0/B  Communications_0/FFU_Command_Checker_0/command_rdy_RNO_0/Y  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/C  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/Y  Communications_0/FFU_Command_Checker_0/command_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[8\]/CLK  Timekeeper_0/milliseconds\[8\]/Q  General_Controller_0/en_sensors_RNO_0/B  General_Controller_0/en_sensors_RNO_0/Y  General_Controller_0/en_sensors_RNO/A  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[3\]/CLK  Communications_0/UART_1/tx_clk_count\[3\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[3\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[3\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[3\]/A  Communications_0/UART_1/tx_clk_count_RNO\[3\]/Y  Communications_0/UART_1/tx_clk_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[3\]/CLK  Communications_0/UART_0/tx_clk_count\[3\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[3\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[3\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[3\]/A  Communications_0/UART_0/tx_clk_count_RNO\[3\]/Y  Communications_0/UART_0/tx_clk_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[0\]/CLK  General_Controller_0/command\[0\]/Q  General_Controller_0/mission_mode_RNO_0/B  General_Controller_0/mission_mode_RNO_0/Y  General_Controller_0/mission_mode_RNO/B  General_Controller_0/mission_mode_RNO/Y  General_Controller_0/mission_mode/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[2\]/A  General_Controller_0/uc_tx_nextstate_RNO\[2\]/Y  General_Controller_0/uc_tx_nextstate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[4\]/CLK  General_Controller_0/uc_tx_substate\[4\]/Q  General_Controller_0/un1_uc_tx_substate_I_20/A  General_Controller_0/un1_uc_tx_substate_I_20/Y  General_Controller_0/uc_tx_substate_RNO\[4\]/A  General_Controller_0/uc_tx_substate_RNO\[4\]/Y  General_Controller_0/uc_tx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[2\]/B  Science_0/ADC_READ_0/cnt_RNO_0\[2\]/Y  Science_0/ADC_READ_0/cnt_RNO\[2\]/A  Science_0/ADC_READ_0/cnt_RNO\[2\]/Y  Science_0/ADC_READ_0/cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/command_RNIC48P\[6\]/B  General_Controller_0/command_RNIC48P\[6\]/Y  General_Controller_0/readout_en_RNO/C  General_Controller_0/readout_en_RNO/Y  General_Controller_0/readout_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[1\]/CLK  Science_0/ADC_READ_0/cnt\[1\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[1\]/B  Science_0/ADC_READ_0/cnt_RNO_0\[1\]/Y  Science_0/ADC_READ_0/cnt_RNO\[1\]/A  Science_0/ADC_READ_0/cnt_RNO\[1\]/Y  Science_0/ADC_READ_0/cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[7\]/CLK  GS_Readout_0/state\[7\]/Q  GS_Readout_0/state_RNO_1\[7\]/B  GS_Readout_0/state_RNO_1\[7\]/Y  GS_Readout_0/state_RNO\[7\]/C  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[1\]/CLK  General_Controller_0/command\[1\]/Q  General_Controller_0/readout_en_RNO_0/A  General_Controller_0/readout_en_RNO_0/Y  General_Controller_0/readout_en_RNO/A  General_Controller_0/readout_en_RNO/Y  General_Controller_0/readout_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_tx_substate_RNO\[0\]/A  General_Controller_0/uc_tx_substate_RNO\[0\]/Y  General_Controller_0/uc_tx_substate\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/Q  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_8/A  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_8/Y  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/C  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[1\]/A  General_Controller_0/uc_tx_nextstate_RNO\[1\]/Y  General_Controller_0/uc_tx_nextstate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_rx_prev_state_RNO\[4\]/C  General_Controller_0/uc_rx_prev_state_RNO\[4\]/Y  General_Controller_0/uc_rx_prev_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/wen/CLK  GS_Readout_0/wen/Q  Communications_0/UART_0/tx_state_RNO_1\[0\]/A  Communications_0/UART_0/tx_state_RNO_1\[0\]/Y  Communications_0/UART_0/tx_state_RNO_0\[0\]/C  Communications_0/UART_0/tx_state_RNO_0\[0\]/Y  Communications_0/UART_0/tx_state_RNO\[0\]/A  Communications_0/UART_0/tx_state_RNO\[0\]/Y  Communications_0/UART_0/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_wen/CLK  General_Controller_0/uc_wen/Q  Communications_0/UART_1/tx_state_RNO_1\[0\]/A  Communications_0/UART_1/tx_state_RNO_1\[0\]/Y  Communications_0/UART_1/tx_state_RNO_0\[0\]/C  Communications_0/UART_1/tx_state_RNO_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/A  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/state_RNO\[6\]/A  GS_Readout_0/state_RNO\[6\]/Y  GS_Readout_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[24\]/CLK  Communications_0/UART_0/rx_clk_count\[24\]/Q  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/S  Communications_0/UART_0/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[23\]/A  Communications_0/UART_0/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_0/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[24\]/CLK  Communications_0/UART_1/rx_clk_count\[24\]/Q  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/S  Communications_0/UART_1/rx_clk_count_RNO_0\[23\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[23\]/A  Communications_0/UART_1/rx_clk_count_RNO\[23\]/Y  Communications_0/UART_1/rx_clk_count\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[2\]/B  General_Controller_0/uc_tx_nextstate_RNO\[2\]/Y  General_Controller_0/uc_tx_nextstate\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[3\]/B  General_Controller_0/uc_tx_nextstate_RNO\[3\]/Y  General_Controller_0/uc_tx_nextstate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[4\]/CLK  General_Controller_0/uc_rx_state_0\[4\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[4\]/B  General_Controller_0/uc_tx_nextstate_RNO\[4\]/Y  General_Controller_0/uc_tx_nextstate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNI52GQ\[0\]/B  Communications_0/UART_1/rx_state_RNI52GQ\[0\]/Y  Communications_0/UART_1/rx_rdy/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[6\]/CLK  Timing_0/s_time\[6\]/Q  Timing_0/s_time_3_I_52/B  Timing_0/s_time_3_I_52/Y  Timing_0/s_time_3_I_39/B  Timing_0/s_time_3_I_39/Y  Timing_0/s_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[4\]/CLK  Timing_0/s_time\[4\]/Q  Timing_0/s_time_1_I_29/B  Timing_0/s_time_1_I_29/Y  Timing_0/s_time_1_I_26/B  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[0\]/CLK  Timing_0/f_time\[0\]/Q  Timing_0/f_time_RNI6AFT\[2\]/B  Timing_0/f_time_RNI6AFT\[2\]/Y  Timing_0/f_time_RNO\[3\]/A  Timing_0/f_time_RNO\[3\]/Y  Timing_0/f_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state\[4\]/CLK  General_Controller_0/uc_rx_state\[4\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[6\]/B  General_Controller_0/uc_tx_nextstate_RNO\[6\]/Y  General_Controller_0/uc_tx_nextstate\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/ADR\[0\]/CLK  Science_0/DAC_SET_0/ADR\[0\]/Q  Science_0/DAC_SET_0/un1_ADR_1_I_5/A  Science_0/DAC_SET_0/un1_ADR_1_I_5/Y  Science_0/DAC_SET_0/ADR_RNO\[0\]/A  Science_0/DAC_SET_0/ADR_RNO\[0\]/Y  Science_0/DAC_SET_0/ADR\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_count_RNO\[2\]/C  Communications_0/UART_1/rx_count_RNO\[2\]/Y  Communications_0/UART_1/rx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/command\[5\]/CLK  General_Controller_0/command\[5\]/Q  General_Controller_0/mission_mode_RNO_1/B  General_Controller_0/mission_mode_RNO_1/Y  General_Controller_0/mission_mode_RNO_0/A  General_Controller_0/mission_mode_RNO_0/Y  General_Controller_0/mission_mode_RNO/B  General_Controller_0/mission_mode_RNO/Y  General_Controller_0/mission_mode/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Science_0/ADC_READ_0/state_RNO_0\[6\]/B  Science_0/ADC_READ_0/state_RNO_0\[6\]/Y  Science_0/ADC_READ_0/state_RNO\[6\]/A  Science_0/ADC_READ_0/state_RNO\[6\]/Y  Science_0/ADC_READ_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[0\]/CLK  Communications_0/UART_1/tx_count\[0\]/Q  Communications_0/UART_1/tx_RNO_0/S  Communications_0/UART_1/tx_RNO_0/Y  Communications_0/UART_1/tx_RNO/A  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[0\]/CLK  Communications_0/UART_0/tx_count\[0\]/Q  Communications_0/UART_0/tx_RNO_0/S  Communications_0/UART_0/tx_RNO_0/Y  Communications_0/UART_0/tx_RNO/A  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[0\]/CLK  Science_0/DAC_SET_0/state\[0\]/Q  Science_0/DAC_SET_0/state_RNO_1\[4\]/A  Science_0/DAC_SET_0/state_RNO_1\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/C  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[4\]/B  Science_0/ADC_READ_0/cnt_RNO_0\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO\[4\]/A  Science_0/ADC_READ_0/cnt_RNO\[4\]/Y  Science_0/ADC_READ_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_count_RNO\[0\]/B  Communications_0/UART_1/rx_count_RNO\[0\]/Y  Communications_0/UART_1/rx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[1\]/B  Communications_0/UART_1/tx_clk_count_RNO_0\[1\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[1\]/B  Communications_0/UART_1/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_1/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/command_rdy_RNO_0/A  Communications_0/FFU_Command_Checker_0/command_rdy_RNO_0/Y  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/C  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/Y  Communications_0/FFU_Command_Checker_0/command_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timing_0/f_time\[1\]/CLK  Timing_0/f_time\[1\]/Q  Timing_0/f_time_RNI6AFT\[2\]/A  Timing_0/f_time_RNI6AFT\[2\]/Y  Timing_0/f_time_RNO\[4\]/B  Timing_0/f_time_RNO\[4\]/Y  Timing_0/f_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/A  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/Y  Communications_0/UART_1/tx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/A  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/Y  Communications_0/UART_1/tx_count\[1\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/A  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/Y  Communications_0/UART_1/tx_count\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[5\]/CLK  General_Controller_0/state_seconds\[5\]/Q  General_Controller_0/state_seconds_RNO_0\[6\]/A  General_Controller_0/state_seconds_RNO_0\[6\]/Y  General_Controller_0/state_seconds_RNO\[6\]/C  General_Controller_0/state_seconds_RNO\[6\]/Y  General_Controller_0/state_seconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[1\]/CLK  General_Controller_0/state_seconds\[1\]/Q  General_Controller_0/state_seconds_RNIBQQF\[0\]/B  General_Controller_0/state_seconds_RNIBQQF\[0\]/Y  General_Controller_0/state_seconds_RNO\[2\]/B  General_Controller_0/state_seconds_RNO\[2\]/Y  General_Controller_0/state_seconds\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_state_0\[0\]/CLK  General_Controller_0/uc_rx_state_0\[0\]/Q  General_Controller_0/uc_tx_nextstate_RNO\[1\]/B  General_Controller_0/uc_tx_nextstate_RNO\[1\]/Y  General_Controller_0/uc_tx_nextstate\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[0\]/CLK  Communications_0/UART_1/tx_state\[0\]/Q  Communications_0/UART_1/tx_state_RNO_0\[0\]/A  Communications_0/UART_1/tx_state_RNO_0\[0\]/Y  Communications_0/UART_1/tx_state_RNO\[0\]/A  Communications_0/UART_1/tx_state_RNO\[0\]/Y  Communications_0/UART_1/tx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[6\]/CLK  Timing_0/m_count\[6\]/Q  Timing_0/un1_m_count_1_I_17/B  Timing_0/un1_m_count_1_I_17/Y  Timing_0/m_count_RNO\[6\]/A  Timing_0/m_count_RNO\[6\]/Y  Timing_0/m_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[3\]/CLK  General_Controller_0/uc_rx_substate\[3\]/Q  General_Controller_0/un1_uc_rx_substate_I_21/A  General_Controller_0/un1_uc_rx_substate_I_21/Y  General_Controller_0/uc_rx_substate_RNO\[3\]/A  General_Controller_0/uc_rx_substate_RNO\[3\]/Y  General_Controller_0/uc_rx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[4\]/CLK  Timing_0/s_count\[4\]/Q  Timing_0/un1_s_count_I_33/A  Timing_0/un1_s_count_I_33/Y  Timing_0/s_count_RNO\[4\]/A  Timing_0/s_count_RNO\[4\]/Y  Timing_0/s_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/ADR\[1\]/CLK  Science_0/DAC_SET_0/ADR\[1\]/Q  Science_0/DAC_SET_0/un1_ADR_0_I_10/A  Science_0/DAC_SET_0/un1_ADR_0_I_10/Y  Science_0/DAC_SET_0/ADR_RNO\[1\]/A  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[0\]/CLK  Communications_0/UART_1/tx_count\[0\]/Q  Communications_0/UART_1/tx_count_RNO_0\[1\]/A  Communications_0/UART_1/tx_count_RNO_0\[1\]/Y  Communications_0/UART_1/tx_count_RNO\[1\]/B  Communications_0/UART_1/tx_count_RNO\[1\]/Y  Communications_0/UART_1/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[0\]/CLK  Communications_0/UART_0/tx_count\[0\]/Q  Communications_0/UART_0/tx_count_RNO_0\[1\]/A  Communications_0/UART_0/tx_count_RNO_0\[1\]/Y  Communications_0/UART_0/tx_count_RNO\[1\]/B  Communications_0/UART_0/tx_count_RNO\[1\]/Y  Communications_0/UART_0/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[18\]/CLK  General_Controller_0/state_seconds\[18\]/Q  General_Controller_0/state_seconds_RNO_0\[19\]/A  General_Controller_0/state_seconds_RNO_0\[19\]/Y  General_Controller_0/state_seconds_RNO\[19\]/B  General_Controller_0/state_seconds_RNO\[19\]/Y  General_Controller_0/state_seconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[1\]/CLK  Communications_0/UART_1/tx_count\[1\]/Q  Communications_0/UART_1/tx_count_RNIP0G9\[0\]/B  Communications_0/UART_1/tx_count_RNIP0G9\[0\]/Y  Communications_0/UART_1/tx_count_RNO\[2\]/A  Communications_0/UART_1/tx_count_RNO\[2\]/Y  Communications_0/UART_1/tx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[1\]/CLK  Communications_0/UART_0/tx_count\[1\]/Q  Communications_0/UART_0/tx_count_RNIN8BD\[0\]/B  Communications_0/UART_0/tx_count_RNIN8BD\[0\]/Y  Communications_0/UART_0/tx_count_RNO\[2\]/A  Communications_0/UART_0/tx_count_RNO\[2\]/Y  Communications_0/UART_0/tx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNIASB8\[4\]/B  Science_0/ADC_READ_0/state_RNIASB8\[4\]/Y  Science_0/ADC_READ_0/ACST/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_state_RNO\[0\]/S  Communications_0/UART_1/rx_state_RNO\[0\]/Y  Communications_0/UART_1/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[0\]/CLK  Science_0/ADC_READ_0/cnt\[0\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[1\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[1\]/Y  Science_0/ADC_READ_0/cnt_RNO\[1\]/A  Science_0/ADC_READ_0/cnt_RNO\[1\]/Y  Science_0/ADC_READ_0/cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_rdy_RNO/S  Communications_0/UART_1/rx_rdy_RNO/Y  Communications_0/UART_1/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[2\]/CLK  Science_0/DAC_SET_0/state\[2\]/Q  Science_0/DAC_SET_0/state_RNO_1\[4\]/B  Science_0/DAC_SET_0/state_RNO_1\[4\]/Y  Science_0/DAC_SET_0/state_RNO\[4\]/C  Science_0/DAC_SET_0/state_RNO\[4\]/Y  Science_0/DAC_SET_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[7\]/CLK  Communications_0/UART_0/tx_clk_count\[7\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[8\]/A  Communications_0/UART_0/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_0/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[1\]/B  Communications_0/UART_0/tx_clk_count_RNO_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[1\]/B  Communications_0/UART_0/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_0/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_state_RNO\[1\]/B  Communications_0/UART_0/tx_state_RNO\[1\]/Y  Communications_0/UART_0/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[13\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[13\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[0\]/CLK  Communications_0/UART_1/tx_state\[0\]/Q  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/B  Communications_0/UART_1/tx_state_RNIA1KA3\[0\]/Y  Communications_0/UART_1/tx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/DOUTB0  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[2\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[3\]\/DOUTB1  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[3\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/DOUTB0  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[4\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[5\]\/DOUTB1  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[5\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[7\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[7\]\/DOUTB0  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[6\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[7\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[7\]\/DOUTB1  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[7\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/DOUTB0  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[0\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/CLKB  Data_Saving_0/FPGA_Buffer_0/\RAM4K9_QXI\[1\]\/DOUTB1  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[1\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[27\]/CLK  Communications_0/UART_0/rx_clk_count\[27\]/Q  Communications_0/UART_0/rx_clk_count_RNO_0\[27\]/C  Communications_0/UART_0/rx_clk_count_RNO_0\[27\]/Y  Communications_0/UART_0/rx_clk_count_RNO\[27\]/B  Communications_0/UART_0/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_0/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[27\]/CLK  Communications_0/UART_1/rx_clk_count\[27\]/Q  Communications_0/UART_1/rx_clk_count_RNO_0\[27\]/C  Communications_0/UART_1/rx_clk_count_RNO_0\[27\]/Y  Communications_0/UART_1/rx_clk_count_RNO\[27\]/B  Communications_0/UART_1/rx_clk_count_RNO\[27\]/Y  Communications_0/UART_1/rx_clk_count\[27\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  General_Controller_0/old_status_packet_clk_RNI1NEL/B  General_Controller_0/old_status_packet_clk_RNI1NEL/Y  General_Controller_0/status_new_data/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/state_RNO\[5\]/B  Science_0/ADC_READ_0/state_RNO\[5\]/Y  Science_0/ADC_READ_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/state\[0\]/CLK  Data_Saving_0/Packet_Saver_0/state\[0\]/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/B  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT GS_Readout_0/wen/CLK  GS_Readout_0/wen/Q  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/A  Communications_0/UART_0/tx_state_RNIGQLI\[1\]/Y  Communications_0/UART_0/tx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/uc_wen/CLK  General_Controller_0/uc_wen/Q  Communications_0/UART_1/tx_state_RNITMAD\[0\]/A  Communications_0/UART_1/tx_state_RNITMAD\[0\]/Y  Communications_0/UART_1/tx_byte\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/state\[0\]/CLK  Data_Saving_0/Packet_Saver_0/state\[0\]/Q  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/A  Data_Saving_0/Packet_Saver_0/state_RNIDOVL\[0\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[27\]/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_state\[1\]/CLK  Communications_0/UART_1/rx_state\[1\]/Q  Communications_0/UART_1/rx_count_RNO\[1\]/C  Communications_0/UART_1/rx_count_RNO\[1\]/Y  Communications_0/UART_1/rx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNO\[2\]/B  Timekeeper_0/milliseconds_RNO\[2\]/Y  Timekeeper_0/milliseconds\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[2\]/CLK  Timing_0/f_time\[2\]/Q  Timing_0/f_time_RNI6AFT\[2\]/C  Timing_0/f_time_RNI6AFT\[2\]/Y  Timing_0/f_time_RNO\[4\]/B  Timing_0/f_time_RNO\[4\]/Y  Timing_0/f_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[5\]/CLK  Timing_0/m_time\[5\]/Q  Timing_0/m_time_RNIVE1G1\[5\]/B  Timing_0/m_time_RNIVE1G1\[5\]/Y  Timing_0/m_time_RNO\[7\]/B  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[7\]/CLK  Timekeeper_0/milliseconds\[7\]/Q  Timekeeper_0/milliseconds_RNO\[8\]/A  Timekeeper_0/milliseconds_RNO\[8\]/Y  Timekeeper_0/milliseconds\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  Timekeeper_0/milliseconds_RNO\[10\]/A  Timekeeper_0/milliseconds_RNO\[10\]/Y  Timekeeper_0/milliseconds\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[7\]/CLK  Timekeeper_0/milliseconds\[7\]/Q  Timekeeper_0/milliseconds_RNO\[7\]/B  Timekeeper_0/milliseconds_RNO\[7\]/Y  Timekeeper_0/milliseconds\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  Timekeeper_0/milliseconds_RNO\[9\]/B  Timekeeper_0/milliseconds_RNO\[9\]/Y  Timekeeper_0/milliseconds\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/ext_oen_RNO/A  General_Controller_0/ext_oen_RNO/Y  General_Controller_0/ext_oen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_RESET_0/state\[1\]/CLK  Science_0/ADC_RESET_0/state\[1\]/Q  Science_0/ADC_RESET_0/state_RNIFH4T\[0\]/A  Science_0/ADC_RESET_0/state_RNIFH4T\[0\]/Y  Science_0/ADC_RESET_0/state_RNO\[0\]/B  Science_0/ADC_RESET_0/state_RNO\[0\]/Y  Science_0/ADC_RESET_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  Timekeeper_0/milliseconds_RNO\[2\]/A  Timekeeper_0/milliseconds_RNO\[2\]/Y  Timekeeper_0/milliseconds\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  Timekeeper_0/milliseconds_RNO\[1\]/B  Timekeeper_0/milliseconds_RNO\[1\]/Y  Timekeeper_0/milliseconds\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_7/A  TableSelect_0/RADDR_7/Y  SweepTable_0/SweepTable_R0C0/RADDR7  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/B  Communications_0/UART_0/tx_state_RNIVOIC2\[1\]/Y  Communications_0/UART_0/tx_count\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_6/A  TableSelect_0/RADDR_6/Y  SweepTable_0/SweepTable_R0C0/RADDR6  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_5/A  TableSelect_0/RADDR_5/Y  SweepTable_0/SweepTable_R0C0/RADDR5  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_4/A  TableSelect_0/RADDR_4/Y  SweepTable_0/SweepTable_R0C0/RADDR4  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_3/A  TableSelect_0/RADDR_3/Y  SweepTable_0/SweepTable_R0C0/RADDR3  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_2/A  TableSelect_0/RADDR_2/Y  SweepTable_0/SweepTable_R0C0/RADDR2  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_1/A  TableSelect_0/RADDR_1/Y  SweepTable_0/SweepTable_R0C0/RADDR1  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_0/A  TableSelect_0/RADDR_0/Y  SweepTable_0/SweepTable_R0C0/RADDR0  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_7/A  TableSelect_0/RADDR_7/Y  SweepTable_1/SweepTable_R0C0/RADDR7  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_6/A  TableSelect_0/RADDR_6/Y  SweepTable_1/SweepTable_R0C0/RADDR6  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_5/A  TableSelect_0/RADDR_5/Y  SweepTable_1/SweepTable_R0C0/RADDR5  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_4/A  TableSelect_0/RADDR_4/Y  SweepTable_1/SweepTable_R0C0/RADDR4  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_3/A  TableSelect_0/RADDR_3/Y  SweepTable_1/SweepTable_R0C0/RADDR3  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_2/A  TableSelect_0/RADDR_2/Y  SweepTable_1/SweepTable_R0C0/RADDR2  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_1/A  TableSelect_0/RADDR_1/Y  SweepTable_1/SweepTable_R0C0/RADDR1  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/RADDR_0/A  TableSelect_0/RADDR_0/Y  SweepTable_1/SweepTable_R0C0/RADDR0  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  General_Controller_0/en_data_saving_RNO/A  General_Controller_0/en_data_saving_RNO/Y  General_Controller_0/en_data_saving/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/A  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[25\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/A  Data_Saving_0/Packet_Saver_0/word_cnt_RNINCOG\[1\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[27\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/state_RNO\[0\]/B  GS_Readout_0/state_RNO\[0\]/Y  GS_Readout_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[8\]/CLK  Timing_0/s_time\[8\]/Q  Timing_0/s_time_3_I_44/B  Timing_0/s_time_3_I_44/Y  Timing_0/s_time_3_I_38/B  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[7\]/CLK  Communications_0/UART_1/tx_clk_count\[7\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/A  Communications_0/UART_1/tx_clk_count_RNO_0\[8\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[8\]/B  Communications_0/UART_1/tx_clk_count_RNO\[8\]/Y  Communications_0/UART_1/tx_clk_count\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[3\]/CLK  Science_0/ADC_READ_0/cnt\[3\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[3\]/A  Science_0/ADC_READ_0/cnt_RNO_0\[3\]/Y  Science_0/ADC_READ_0/cnt_RNO\[3\]/A  Science_0/ADC_READ_0/cnt_RNO\[3\]/Y  Science_0/ADC_READ_0/cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_7/B  TableSelect_0/RADDR_7/Y  SweepTable_0/SweepTable_R0C0/RADDR7  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_6/B  TableSelect_0/RADDR_6/Y  SweepTable_0/SweepTable_R0C0/RADDR6  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_5/B  TableSelect_0/RADDR_5/Y  SweepTable_0/SweepTable_R0C0/RADDR5  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_4/B  TableSelect_0/RADDR_4/Y  SweepTable_0/SweepTable_R0C0/RADDR4  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_3/B  TableSelect_0/RADDR_3/Y  SweepTable_0/SweepTable_R0C0/RADDR3  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_2/B  TableSelect_0/RADDR_2/Y  SweepTable_0/SweepTable_R0C0/RADDR2  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_1/B  TableSelect_0/RADDR_1/Y  SweepTable_0/SweepTable_R0C0/RADDR1  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/RADDR_0/B  TableSelect_0/RADDR_0/Y  SweepTable_0/SweepTable_R0C0/RADDR0  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT Timing_0/m_count\[6\]/CLK  Timing_0/m_count\[6\]/Q  Timing_0/un1_m_count_1_I_19/C  Timing_0/un1_m_count_1_I_19/Y  Timing_0/un1_m_count_1_I_20/A  Timing_0/un1_m_count_1_I_20/Y  Timing_0/m_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[14\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[14\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO_0\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_state_RNO\[0\]/S  Communications_0/UART_0/rx_state_RNO\[0\]/Y  Communications_0/UART_0/rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[2\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_state\[1\]/CLK  Communications_0/UART_0/rx_state\[1\]/Q  Communications_0/UART_0/rx_rdy_RNO/S  Communications_0/UART_0/rx_rdy_RNO/Y  Communications_0/UART_0/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[4\]/CLK  Science_0/ADC_READ_0/state\[4\]/Q  Science_0/ADC_READ_0/state_RNIASB8\[4\]/A  Science_0/ADC_READ_0/state_RNIASB8\[4\]/Y  Science_0/ADC_READ_0/ACST_RNO/B  Science_0/ADC_READ_0/ACST_RNO/Y  Science_0/ADC_READ_0/ACST/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/ext_oen/CLK  General_Controller_0/ext_oen/Q  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNO_2\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/C  Communications_0/FFU_Command_Checker_0/state_RNO\[0\]/Y  Communications_0/FFU_Command_Checker_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_oen/CLK  General_Controller_0/ext_oen/Q  Communications_0/FFU_Command_Checker_0/state_RNIFDSD\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIFDSD\[0\]/Y  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/A  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/Y  Communications_0/FFU_Command_Checker_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  Timekeeper_0/milliseconds_RNO\[6\]/A  Timekeeper_0/milliseconds_RNO\[6\]/Y  Timekeeper_0/milliseconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[11\]/CLK  Timekeeper_0/milliseconds\[11\]/Q  Timekeeper_0/milliseconds_RNO\[12\]/A  Timekeeper_0/milliseconds_RNO\[12\]/Y  Timekeeper_0/milliseconds\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[13\]/CLK  Timekeeper_0/milliseconds\[13\]/Q  Timekeeper_0/milliseconds_RNO\[14\]/A  Timekeeper_0/milliseconds_RNO\[14\]/Y  Timekeeper_0/milliseconds\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  Timekeeper_0/milliseconds_RNO\[16\]/A  Timekeeper_0/milliseconds_RNO\[16\]/Y  Timekeeper_0/milliseconds\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[17\]/CLK  Timekeeper_0/milliseconds\[17\]/Q  Timekeeper_0/milliseconds_RNO\[18\]/A  Timekeeper_0/milliseconds_RNO\[18\]/Y  Timekeeper_0/milliseconds\[18\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[19\]/CLK  Timekeeper_0/milliseconds\[19\]/Q  Timekeeper_0/milliseconds_RNO\[20\]/A  Timekeeper_0/milliseconds_RNO\[20\]/Y  Timekeeper_0/milliseconds\[20\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  Timekeeper_0/milliseconds_RNO\[5\]/B  Timekeeper_0/milliseconds_RNO\[5\]/Y  Timekeeper_0/milliseconds\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[1\]/CLK  Timing_0/m_count\[1\]/Q  Timing_0/un1_m_count_1_I_5/B  Timing_0/un1_m_count_1_I_5/Y  Timing_0/m_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[11\]/CLK  Timekeeper_0/milliseconds\[11\]/Q  Timekeeper_0/milliseconds_RNO\[11\]/B  Timekeeper_0/milliseconds_RNO\[11\]/Y  Timekeeper_0/milliseconds\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[13\]/CLK  Timekeeper_0/milliseconds\[13\]/Q  Timekeeper_0/milliseconds_RNO\[13\]/B  Timekeeper_0/milliseconds_RNO\[13\]/Y  Timekeeper_0/milliseconds\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  Timekeeper_0/milliseconds_RNO\[15\]/B  Timekeeper_0/milliseconds_RNO\[15\]/Y  Timekeeper_0/milliseconds\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[17\]/CLK  Timekeeper_0/milliseconds\[17\]/Q  Timekeeper_0/milliseconds_RNO\[17\]/B  Timekeeper_0/milliseconds_RNO\[17\]/Y  Timekeeper_0/milliseconds\[17\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[19\]/CLK  Timekeeper_0/milliseconds\[19\]/Q  Timekeeper_0/milliseconds_RNO\[19\]/B  Timekeeper_0/milliseconds_RNO\[19\]/Y  Timekeeper_0/milliseconds\[19\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[3\]/CLK  Timekeeper_0/milliseconds\[3\]/Q  Timekeeper_0/milliseconds_RNO\[4\]/A  Timekeeper_0/milliseconds_RNO\[4\]/Y  Timekeeper_0/milliseconds\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/uc_pwr_en_RNO/B  General_Controller_0/uc_pwr_en_RNO/Y  General_Controller_0/uc_pwr_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[3\]/CLK  Timekeeper_0/milliseconds\[3\]/Q  Timekeeper_0/milliseconds_RNO\[3\]/B  Timekeeper_0/milliseconds_RNO\[3\]/Y  Timekeeper_0/milliseconds\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_wait\[31\]/CLK  General_Controller_0/sweep_table_read_wait\[31\]/Q  General_Controller_0/un1_sweep_table_read_wait_1_I_8/A  General_Controller_0/un1_sweep_table_read_wait_1_I_8/Y  General_Controller_0/sweep_table_read_wait_RNO\[31\]/A  General_Controller_0/sweep_table_read_wait_RNO\[31\]/Y  General_Controller_0/sweep_table_read_wait\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_write_wait\[0\]/CLK  General_Controller_0/sweep_table_write_wait\[0\]/Q  General_Controller_0/un1_sweep_table_write_wait_1_I_8/A  General_Controller_0/un1_sweep_table_write_wait_1_I_8/Y  General_Controller_0/sweep_table_write_wait_RNO\[0\]/A  General_Controller_0/sweep_table_write_wait_RNO\[0\]/Y  General_Controller_0/sweep_table_write_wait\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[1\]/CLK  Timing_0/s_count\[1\]/Q  Timing_0/un1_s_count_I_30/A  Timing_0/un1_s_count_I_30/Y  Timing_0/s_count_RNO\[1\]/A  Timing_0/s_count_RNO\[1\]/Y  Timing_0/s_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[3\]/CLK  Timing_0/s_count\[3\]/Q  Timing_0/un1_s_count_I_27/A  Timing_0/un1_s_count_I_27/Y  Timing_0/s_count_RNO\[3\]/A  Timing_0/s_count_RNO\[3\]/Y  Timing_0/s_count\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[5\]/CLK  Timing_0/s_count\[5\]/Q  Timing_0/un1_s_count_I_28/A  Timing_0/un1_s_count_I_28/Y  Timing_0/s_count_RNO\[5\]/A  Timing_0/s_count_RNO\[5\]/Y  Timing_0/s_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[6\]/CLK  Timing_0/s_count\[6\]/Q  Timing_0/un1_s_count_I_31/A  Timing_0/un1_s_count_I_31/Y  Timing_0/s_count_RNO\[6\]/A  Timing_0/s_count_RNO\[6\]/Y  Timing_0/s_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_count_RNO\[2\]/B  Communications_0/UART_0/tx_count_RNO\[2\]/Y  Communications_0/UART_0/tx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_count_RNO\[0\]/B  Communications_0/UART_0/tx_count_RNO\[0\]/Y  Communications_0/UART_0/tx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/flight_state_RNO\[4\]/B  General_Controller_0/flight_state_RNO\[4\]/Y  General_Controller_0/flight_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[0\]/CLK  Science_0/DAC_SET_0/state\[0\]/Q  Science_0/DAC_SET_0/state_RNO\[2\]/A  Science_0/DAC_SET_0/state_RNO\[2\]/Y  Science_0/DAC_SET_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[4\]/CLK  General_Controller_0/flight_state\[4\]/Q  General_Controller_0/en_sensors_RNO/B  General_Controller_0/en_sensors_RNO/Y  General_Controller_0/en_sensors/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[2\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[0\]/CLK  Timing_0/m_time\[0\]/Q  Timing_0/m_time_RNO\[2\]/B  Timing_0/m_time_RNO\[2\]/Y  Timing_0/m_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[0\]/CLK  Timing_0/f_time\[0\]/Q  Timing_0/f_time_RNO\[2\]/B  Timing_0/f_time_RNO\[2\]/Y  Timing_0/f_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[1\]/CLK  Communications_0/UART_0/tx_clk_count\[1\]/Q  Communications_0/UART_0/tx_clk_count_RNO_1\[1\]/A  Communications_0/UART_0/tx_clk_count_RNO_1\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[1\]/C  Communications_0/UART_0/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_0/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[1\]/CLK  Communications_0/UART_1/tx_clk_count\[1\]/Q  Communications_0/UART_1/tx_clk_count_RNO_1\[1\]/A  Communications_0/UART_1/tx_clk_count_RNO_1\[1\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[1\]/C  Communications_0/UART_1/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_1/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[30\]/CLK  Communications_0/UART_0/rx_clk_count\[30\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[30\]/B  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[30\]/CLK  Communications_0/UART_1/rx_clk_count\[30\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[30\]/B  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_RNO/B  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[3\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[3\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[4\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[5\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[5\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[6\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[7\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[7\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[8\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[22\]/CLK  Timekeeper_0/milliseconds\[22\]/Q  Timekeeper_0/milliseconds_RNO\[23\]/A  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[9\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[9\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[10\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[11\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[11\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[12\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[13\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[13\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[14\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[14\]/Y  General_Controller_0/sweep_table_sweep_cnt\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[1\]/CLK  Communications_0/UART_0/tx_clk_count\[1\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[1\]/C  Communications_0/UART_0/tx_clk_count_RNO_0\[1\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[1\]/B  Communications_0/UART_0/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_0/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[1\]/CLK  Communications_0/UART_1/tx_clk_count\[1\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[1\]/C  Communications_0/UART_1/tx_clk_count_RNO_0\[1\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[1\]/B  Communications_0/UART_1/tx_clk_count_RNO\[1\]/Y  Communications_0/UART_1/tx_clk_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[3\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[3\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[3\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[3\]/Y  General_Controller_0/sweep_table_sweep_cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[5\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[5\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[5\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[5\]/Y  General_Controller_0/sweep_table_sweep_cnt\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[21\]/CLK  Timekeeper_0/milliseconds\[21\]/Q  Timekeeper_0/milliseconds_RNO\[21\]/B  Timekeeper_0/milliseconds_RNO\[21\]/Y  Timekeeper_0/milliseconds\[21\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[7\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[7\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[7\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[7\]/Y  General_Controller_0/sweep_table_sweep_cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[22\]/CLK  Timekeeper_0/milliseconds\[22\]/Q  Timekeeper_0/milliseconds_RNO\[22\]/B  Timekeeper_0/milliseconds_RNO\[22\]/Y  Timekeeper_0/milliseconds\[22\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[9\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[9\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[9\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[9\]/Y  General_Controller_0/sweep_table_sweep_cnt\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[11\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[11\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[11\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[11\]/Y  General_Controller_0/sweep_table_sweep_cnt\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[13\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[13\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[13\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[13\]/Y  General_Controller_0/sweep_table_sweep_cnt\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/state\[0\]/CLK  Data_Saving_0/Packet_Saver_0/state\[0\]/Q  Data_Saving_0/Packet_Saver_0/status_flag_RNIC43P/B  Data_Saving_0/Packet_Saver_0/status_flag_RNIC43P/Y  Data_Saving_0/Packet_Saver_0/status_flag/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[7\]/CLK  Science_0/SET_LP_GAIN_0/state\[7\]/Q  Science_0/SET_LP_GAIN_0/state_RNO\[6\]/B  Science_0/SET_LP_GAIN_0/state_RNO\[6\]/Y  Science_0/SET_LP_GAIN_0/state\[6\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[6\]/CLK  Science_0/SET_LP_GAIN_0/state\[6\]/Q  Science_0/SET_LP_GAIN_0/state_RNO\[5\]/B  Science_0/SET_LP_GAIN_0/state_RNO\[5\]/Y  Science_0/SET_LP_GAIN_0/state\[5\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_substate\[4\]/CLK  General_Controller_0/uc_rx_substate\[4\]/Q  General_Controller_0/un1_uc_rx_substate_I_20/A  General_Controller_0/un1_uc_rx_substate_I_20/Y  General_Controller_0/uc_rx_substate_RNO\[4\]/A  General_Controller_0/uc_rx_substate_RNO\[4\]/Y  General_Controller_0/uc_rx_substate\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/Q  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_10/A  Data_Saving_0/Packet_Saver_0/un1_word_cnt_I_10/Y  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/C  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[1\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/status_flag/CLK  Data_Saving_0/Packet_Saver_0/status_flag/Q  Data_Saving_0/Packet_Saver_0/status_flag_RNIC43P/A  Data_Saving_0/Packet_Saver_0/status_flag_RNIC43P/Y  Data_Saving_0/Packet_Saver_0/status_flag_RNO/A  Data_Saving_0/Packet_Saver_0/status_flag_RNO/Y  Data_Saving_0/Packet_Saver_0/status_flag/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/command_rdy/CLK  Communications_0/FFU_Command_Checker_0/command_rdy/Q  General_Controller_0/ext_oen_RNO/B  General_Controller_0/ext_oen_RNO/Y  General_Controller_0/ext_oen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/ext_rx_state_RNO\[1\]/C  General_Controller_0/ext_rx_state_RNO\[1\]/Y  General_Controller_0/ext_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[1\]/CLK  Science_0/ADC_READ_0/state\[1\]/Q  Science_0/ADC_READ_0/state_RNO\[2\]/B  Science_0/ADC_READ_0/state_RNO\[2\]/Y  Science_0/ADC_READ_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[3\]/CLK  Science_0/DAC_SET_0/state\[3\]/Q  Science_0/DAC_SET_0/vector\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[7\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[7\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/CS_RNO/B  Science_0/ADC_READ_0/CS_RNO/Y  Science_0/ADC_READ_0/CS/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[2\]/CLK  Communications_0/UART_0/tx_clk_count\[2\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[2\]/C  Communications_0/UART_0/tx_clk_count_RNO_0\[2\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[2\]/A  Communications_0/UART_0/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_0/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[2\]/CLK  Communications_0/UART_1/tx_clk_count\[2\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[2\]/C  Communications_0/UART_1/tx_clk_count_RNO_0\[2\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[2\]/A  Communications_0/UART_1/tx_clk_count_RNO\[2\]/Y  Communications_0/UART_1/tx_clk_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[4\]/CLK  Communications_0/UART_1/tx_clk_count\[4\]/Q  Communications_0/UART_1/tx_clk_count_RNO_0\[4\]/C  Communications_0/UART_1/tx_clk_count_RNO_0\[4\]/Y  Communications_0/UART_1/tx_clk_count_RNO\[4\]/A  Communications_0/UART_1/tx_clk_count_RNO\[4\]/Y  Communications_0/UART_1/tx_clk_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[4\]/CLK  Communications_0/UART_0/tx_clk_count\[4\]/Q  Communications_0/UART_0/tx_clk_count_RNO_0\[4\]/C  Communications_0/UART_0/tx_clk_count_RNO_0\[4\]/Y  Communications_0/UART_0/tx_clk_count_RNO\[4\]/A  Communications_0/UART_0/tx_clk_count_RNO\[4\]/Y  Communications_0/UART_0/tx_clk_count\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[5\]/CLK  Science_0/ADC_READ_0/cnt\[5\]/Q  Science_0/ADC_READ_0/cnt_RNO\[5\]/A  Science_0/ADC_READ_0/cnt_RNO\[5\]/Y  Science_0/ADC_READ_0/cnt\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/state_RNIFDSD\[0\]/B  Communications_0/FFU_Command_Checker_0/state_RNIFDSD\[0\]/Y  Communications_0/FFU_Command_Checker_0/command_rdy/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[1\]/CLK  Communications_0/FFU_Command_Checker_0/state\[1\]/Q  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/B  Communications_0/FFU_Command_Checker_0/state_RNO\[1\]/Y  Communications_0/FFU_Command_Checker_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_RESET_0/state\[0\]/CLK  Science_0/ADC_RESET_0/state\[0\]/Q  Science_0/ADC_RESET_0/state_RNIFH4T\[0\]/B  Science_0/ADC_RESET_0/state_RNIFH4T\[0\]/Y  Science_0/ADC_RESET_0/state_RNO\[0\]/B  Science_0/ADC_RESET_0/state_RNO\[0\]/Y  Science_0/ADC_RESET_0/state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[0\]/CLK  Timing_0/s_count\[0\]/Q  Timing_0/un1_s_count_I_24/A  Timing_0/un1_s_count_I_24/Y  Timing_0/s_count_RNO\[0\]/A  Timing_0/s_count_RNO\[0\]/Y  Timing_0/s_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[6\]/CLK  Science_0/ADC_READ_0/cnt\[6\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/C  Science_0/ADC_READ_0/cnt_RNO_0\[6\]/Y  Science_0/ADC_READ_0/cnt_RNO\[6\]/A  Science_0/ADC_READ_0/cnt_RNO\[6\]/Y  Science_0/ADC_READ_0/cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[2\]/CLK  Science_0/ADC_READ_0/cnt\[2\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[2\]/C  Science_0/ADC_READ_0/cnt_RNO_0\[2\]/Y  Science_0/ADC_READ_0/cnt_RNO\[2\]/A  Science_0/ADC_READ_0/cnt_RNO\[2\]/Y  Science_0/ADC_READ_0/cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[4\]/CLK  Science_0/ADC_READ_0/cnt\[4\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[4\]/C  Science_0/ADC_READ_0/cnt_RNO_0\[4\]/Y  Science_0/ADC_READ_0/cnt_RNO\[4\]/A  Science_0/ADC_READ_0/cnt_RNO\[4\]/Y  Science_0/ADC_READ_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/state\[0\]/CLK  Communications_0/FFU_Command_Checker_0/state\[0\]/Q  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/B  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/Y  Communications_0/FFU_Command_Checker_0/command_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  General_Controller_0/status_bits_1_RNO\[41\]/B  General_Controller_0/status_bits_1_RNO\[41\]/Y  General_Controller_0/status_bits_1\[41\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[7\]/CLK  Timekeeper_0/milliseconds\[7\]/Q  General_Controller_0/status_bits_1_RNO\[47\]/B  General_Controller_0/status_bits_1_RNO\[47\]/Y  General_Controller_0/status_bits_1\[47\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[9\]/CLK  Timekeeper_0/milliseconds\[9\]/Q  General_Controller_0/status_bits_1_RNO\[49\]/B  General_Controller_0/status_bits_1_RNO\[49\]/Y  General_Controller_0/status_bits_1\[49\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[6\]/CLK  Science_0/SET_LP_GAIN_0/state\[6\]/Q  Science_0/SET_LP_GAIN_0/LA1_RNO/B  Science_0/SET_LP_GAIN_0/LA1_RNO/Y  Science_0/SET_LP_GAIN_0/LA1/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[6\]/CLK  Science_0/SET_LP_GAIN_0/state\[6\]/Q  Science_0/SET_LP_GAIN_0/LA0_RNO/B  Science_0/SET_LP_GAIN_0/LA0_RNO/Y  Science_0/SET_LP_GAIN_0/LA0/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT General_Controller_0/uc_tx_substate\[3\]/CLK  General_Controller_0/uc_tx_substate\[3\]/Q  General_Controller_0/un1_uc_tx_substate_I_21/A  General_Controller_0/un1_uc_tx_substate_I_21/Y  General_Controller_0/uc_tx_substate\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_RNO/C  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/state\[0\]/CLK  Data_Saving_0/Packet_Saver_0/state\[0\]/Q  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/A  Data_Saving_0/Packet_Saver_0/word_cnt_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/state\[0\]/CLK  Data_Saving_0/Packet_Saver_0/state\[0\]/Q  Data_Saving_0/Packet_Saver_0/state_RNO\[0\]/S  Data_Saving_0/Packet_Saver_0/state_RNO\[0\]/Y  Data_Saving_0/Packet_Saver_0/state\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[7\]/CLK  Science_0/SET_LP_GAIN_0/state\[7\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNO\[0\]/S  Science_0/SET_LP_GAIN_0/old_G1_RNO\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G1\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[7\]/CLK  Science_0/SET_LP_GAIN_0/state\[7\]/Q  Science_0/SET_LP_GAIN_0/old_G1_RNO\[1\]/A  Science_0/SET_LP_GAIN_0/old_G1_RNO\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G1\[1\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[6\]/CLK  Science_0/SET_LP_GAIN_0/state\[6\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNO\[0\]/S  Science_0/SET_LP_GAIN_0/old_G2_RNO\[0\]/Y  Science_0/SET_LP_GAIN_0/old_G2\[0\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Science_0/SET_LP_GAIN_0/state\[6\]/CLK  Science_0/SET_LP_GAIN_0/state\[6\]/Q  Science_0/SET_LP_GAIN_0/old_G2_RNO\[1\]/S  Science_0/SET_LP_GAIN_0/old_G2_RNO\[1\]/Y  Science_0/SET_LP_GAIN_0/old_G2\[1\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[0\]/CLK  Communications_0/UART_0/tx_state\[0\]/Q  Communications_0/UART_0/tx_count_RNO\[1\]/A  Communications_0/UART_0/tx_count_RNO\[1\]/Y  Communications_0/UART_0/tx_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_RNO/B  Communications_0/UART_0/tx_RNO/Y  Communications_0/UART_0/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[7\]/CLK  Science_0/ADC_READ_0/cnt\[7\]/Q  Science_0/ADC_READ_0/cnt_RNO_0\[7\]/C  Science_0/ADC_READ_0/cnt_RNO_0\[7\]/Y  Science_0/ADC_READ_0/cnt_RNO\[7\]/A  Science_0/ADC_READ_0/cnt_RNO\[7\]/Y  Science_0/ADC_READ_0/cnt\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_write_value\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_samples_per_step\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  General_Controller_0/status_bits_1_RNO\[40\]/B  General_Controller_0/status_bits_1_RNO\[40\]/Y  General_Controller_0/status_bits_1\[40\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[1\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[1\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[2\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNO\[1\]/A  Science_0/DAC_SET_0/cnt_RNO\[1\]/Y  Science_0/DAC_SET_0/cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[1\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[1\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[1\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[1\]/Y  General_Controller_0/sweep_table_sweep_cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[0\]/CLK  Science_0/DAC_SET_0/cnt\[0\]/Q  Science_0/DAC_SET_0/cnt_RNO\[0\]/B  Science_0/DAC_SET_0/cnt_RNO\[0\]/Y  Science_0/DAC_SET_0/cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Science_0/ADC_READ_0/state_RNO\[5\]/A  Science_0/ADC_READ_0/state_RNO\[5\]/Y  Science_0/ADC_READ_0/state\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/gs_id\[3\]/CLK  General_Controller_0/gs_id\[3\]/Q  GS_Readout_0/send_RNO_1\[3\]/A  GS_Readout_0/send_RNO_1\[3\]/Y  GS_Readout_0/send_RNO\[3\]/B  GS_Readout_0/send_RNO\[3\]/Y  GS_Readout_0/send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/ADC_READ_0/g1i_RNO\[0\]/A  Science_0/ADC_READ_0/g1i_RNO\[0\]/Y  Science_0/ADC_READ_0/g1i\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/ADC_READ_0/g2i_RNO\[0\]/A  Science_0/ADC_READ_0/g2i_RNO\[0\]/Y  Science_0/ADC_READ_0/g2i\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[1\]/CLK  Science_0/ADC_READ_0/g2i\[1\]/Q  Science_0/ADC_READ_0/g2i_RNO\[1\]/A  Science_0/ADC_READ_0/g2i_RNO\[1\]/Y  Science_0/ADC_READ_0/g2i\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/command_rdy/CLK  Communications_0/FFU_Command_Checker_0/command_rdy/Q  General_Controller_0/ext_rx_state_RNO\[0\]/A  General_Controller_0/ext_rx_state_RNO\[0\]/Y  General_Controller_0/ext_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_write_value\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_samples_per_step\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_write_value\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/unit_id\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_samples_per_step\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[0\]/CLK  General_Controller_0/flight_state\[0\]/Q  General_Controller_0/en_data_saving_RNO_1/A  General_Controller_0/en_data_saving_RNO_1/Y  General_Controller_0/en_data_saving_RNO_0/B  General_Controller_0/en_data_saving_RNO_0/Y  General_Controller_0/en_data_saving/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[1\]/CLK  Timekeeper_0/milliseconds\[1\]/Q  Timekeeper_0/milliseconds_RNO\[1\]/A  Timekeeper_0/milliseconds_RNO\[1\]/Y  Timekeeper_0/milliseconds\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[0\]\/CLK  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[0\]\/Q  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[0\]\/A  Data_Saving_0/FPGA_Buffer_0/\XOR2_RBINNXTSHIFT\[0\]\/Y  Data_Saving_0/FPGA_Buffer_0/\DFN1C0_MEM_RADDR\[0\]\/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[5\]/CLK  Timing_0/s_time\[5\]/Q  Timing_0/s_time_1_I_26/A  Timing_0/s_time_1_I_26/Y  Timing_0/s_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/temp_first_byte\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/gs_id\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_nof_steps\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_step_id\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_points\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_sample_skip\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_samples_per_point\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/constant_bias_voltage_0\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/constant_bias_voltage_1\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/unit_id\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/constant_bias_probe_id\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[7\]/CLK  General_Controller_0/uc_rx_byte\[7\]/Q  General_Controller_0/sweep_table_probe_id\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[30\]/A  Communications_0/UART_0/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_0/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[28\]/CLK  Communications_0/UART_0/rx_clk_count\[28\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[28\]/A  Communications_0/UART_0/rx_clk_count_RNO\[28\]/Y  Communications_0/UART_0/rx_clk_count\[28\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[30\]/A  Communications_0/UART_1/rx_clk_count_RNO\[30\]/Y  Communications_0/UART_1/rx_clk_count\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[28\]/CLK  Communications_0/UART_1/rx_clk_count\[28\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[28\]/A  Communications_0/UART_1/rx_clk_count_RNO\[28\]/Y  Communications_0/UART_1/rx_clk_count\[28\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[24\]/CLK  Communications_0/UART_0/rx_clk_count\[24\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[24\]/A  Communications_0/UART_0/rx_clk_count_RNO\[24\]/Y  Communications_0/UART_0/rx_clk_count\[24\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[24\]/CLK  Communications_0/UART_1/rx_clk_count\[24\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[24\]/A  Communications_0/UART_1/rx_clk_count_RNO\[24\]/Y  Communications_0/UART_1/rx_clk_count\[24\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[2\]/CLK  General_Controller_0/flight_state\[2\]/Q  General_Controller_0/exp_adc_reset_RNO_0/B  General_Controller_0/exp_adc_reset_RNO_0/Y  General_Controller_0/exp_adc_reset/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  TableSelect_0/un2_gcren1/B  TableSelect_0/un2_gcren1/Y  SweepTable_1/SweepTable_R0C0/REN  	(31.2:31.2:31.2) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/old_status_new_data/CLK  Data_Saving_0/Packet_Saver_0/old_status_new_data/Q  Data_Saving_0/Packet_Saver_0/status_flag_RNO_0/A  Data_Saving_0/Packet_Saver_0/status_flag_RNO_0/Y  Data_Saving_0/Packet_Saver_0/status_flag_RNO/B  Data_Saving_0/Packet_Saver_0/status_flag_RNO/Y  Data_Saving_0/Packet_Saver_0/status_flag/E  	(30.6:30.6:30.6) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[3\]/CLK  General_Controller_0/flight_state\[3\]/Q  General_Controller_0/flight_state_RNO_0\[3\]/A  General_Controller_0/flight_state_RNO_0\[3\]/Y  General_Controller_0/flight_state_RNO\[3\]/A  General_Controller_0/flight_state_RNO\[3\]/Y  General_Controller_0/flight_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[2\]/CLK  Timekeeper_0/milliseconds\[2\]/Q  General_Controller_0/status_bits_1_RNO\[42\]/B  General_Controller_0/status_bits_1_RNO\[42\]/Y  General_Controller_0/status_bits_1\[42\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[4\]/CLK  Timekeeper_0/milliseconds\[4\]/Q  General_Controller_0/status_bits_1_RNO\[44\]/B  General_Controller_0/status_bits_1_RNO\[44\]/Y  General_Controller_0/status_bits_1\[44\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[5\]/CLK  Timekeeper_0/milliseconds\[5\]/Q  General_Controller_0/status_bits_1_RNO\[45\]/B  General_Controller_0/status_bits_1_RNO\[45\]/Y  General_Controller_0/status_bits_1\[45\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[8\]/CLK  Timekeeper_0/milliseconds\[8\]/Q  General_Controller_0/status_bits_1_RNO\[48\]/B  General_Controller_0/status_bits_1_RNO\[48\]/Y  General_Controller_0/status_bits_1\[48\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[11\]/CLK  Timekeeper_0/milliseconds\[11\]/Q  General_Controller_0/status_bits_1_RNO\[51\]/B  General_Controller_0/status_bits_1_RNO\[51\]/Y  General_Controller_0/status_bits_1\[51\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[13\]/CLK  Timekeeper_0/milliseconds\[13\]/Q  General_Controller_0/status_bits_1_RNO\[53\]/B  General_Controller_0/status_bits_1_RNO\[53\]/Y  General_Controller_0/status_bits_1\[53\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[15\]/CLK  Timekeeper_0/milliseconds\[15\]/Q  General_Controller_0/status_bits_1_RNO\[55\]/B  General_Controller_0/status_bits_1_RNO\[55\]/Y  General_Controller_0/status_bits_1\[55\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[17\]/CLK  Timekeeper_0/milliseconds\[17\]/Q  General_Controller_0/status_bits_1_RNO\[57\]/B  General_Controller_0/status_bits_1_RNO\[57\]/Y  General_Controller_0/status_bits_1\[57\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[19\]/CLK  Timekeeper_0/milliseconds\[19\]/Q  General_Controller_0/status_bits_1_RNO\[59\]/B  General_Controller_0/status_bits_1_RNO\[59\]/Y  General_Controller_0/status_bits_1\[59\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[0\]/Q  Data_Saving_0/Packet_Saver_0/data_out_RNO\[5\]/B  Data_Saving_0/Packet_Saver_0/data_out_RNO\[5\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[5\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_rdy/CLK  Communications_0/UART_0/rx_rdy/Q  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/A  Communications_0/FFU_Command_Checker_0/state_RNIMP4M\[0\]/Y  Communications_0/FFU_Command_Checker_0/rmu_oen/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[3\]/CLK  Timekeeper_0/milliseconds\[3\]/Q  General_Controller_0/status_bits_1_RNO\[43\]/B  General_Controller_0/status_bits_1_RNO\[43\]/Y  General_Controller_0/status_bits_1\[43\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/temp_first_byte\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/gs_id\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_nof_steps\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_step_id\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_points\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_sample_skip\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_samples_per_point\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/constant_bias_voltage_0\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/constant_bias_voltage_1\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/unit_id\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/constant_bias_probe_id\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[4\]/CLK  General_Controller_0/uc_rx_byte\[4\]/Q  General_Controller_0/sweep_table_probe_id\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[2\]/CLK  General_Controller_0/flight_state\[2\]/Q  General_Controller_0/flight_state_RNO\[2\]/B  General_Controller_0/flight_state_RNO\[2\]/Y  General_Controller_0/flight_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/temp_first_byte\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/gs_id\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_nof_steps\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_step_id\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_points\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_sample_skip\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_samples_per_point\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/constant_bias_voltage_0\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/constant_bias_voltage_1\[13\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/constant_bias_probe_id\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[5\]/CLK  General_Controller_0/uc_rx_byte\[5\]/Q  General_Controller_0/sweep_table_probe_id\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[0\]/CLK  Timekeeper_0/milliseconds\[0\]/Q  Timekeeper_0/milliseconds_RNO\[0\]/A  Timekeeper_0/milliseconds_RNO\[0\]/Y  Timekeeper_0/milliseconds\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/mission_mode_RNO/C  General_Controller_0/mission_mode_RNO/Y  General_Controller_0/mission_mode/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_count\[0\]/CLK  Communications_0/UART_1/tx_count\[0\]/Q  Communications_0/UART_1/tx_count_RNO\[0\]/B  Communications_0/UART_1/tx_count_RNO\[0\]/Y  Communications_0/UART_1/tx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[1\]/CLK  Science_0/ADC_READ_0/g1i\[1\]/Q  Science_0/ADC_READ_0/g1i_RNO\[1\]/A  Science_0/ADC_READ_0/g1i_RNO\[1\]/Y  Science_0/ADC_READ_0/g1i\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/readout_en/CLK  General_Controller_0/readout_en/Q  GS_Readout_0/state_RNO_1\[7\]/A  GS_Readout_0/state_RNO_1\[7\]/Y  GS_Readout_0/state_RNO\[7\]/C  GS_Readout_0/state_RNO\[7\]/Y  GS_Readout_0/state\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/sweep_table_write_value\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[2\]/CLK  General_Controller_0/uc_rx_byte\[2\]/Q  General_Controller_0/sweep_table_samples_per_step\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/unit_id\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[8\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[8\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/C  Data_Saving_0/Interrupt_Generator_0/counter_RNO_0\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[31\]/CLK  Communications_0/UART_0/rx_clk_count\[31\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[31\]/B  Communications_0/UART_0/rx_clk_count_RNO\[31\]/Y  Communications_0/UART_0/rx_clk_count\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[1\]/CLK  Communications_0/UART_1/tx_state\[1\]/Q  Communications_0/UART_1/tx_count_RNO\[2\]/B  Communications_0/UART_1/tx_count_RNO\[2\]/Y  Communications_0/UART_1/tx_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[31\]/CLK  Communications_0/UART_1/rx_clk_count\[31\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[31\]/B  Communications_0/UART_1/rx_clk_count_RNO\[31\]/Y  Communications_0/UART_1/rx_clk_count\[31\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[6\]/CLK  General_Controller_0/state_seconds\[6\]/Q  General_Controller_0/state_seconds_RNO_0\[6\]/C  General_Controller_0/state_seconds_RNO_0\[6\]/Y  General_Controller_0/state_seconds_RNO\[6\]/C  General_Controller_0/state_seconds_RNO\[6\]/Y  General_Controller_0/state_seconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_rdy/CLK  Communications_0/UART_1/tx_rdy/Q  General_Controller_0/uc_wen/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/ADR\[0\]/CLK  Science_0/DAC_SET_0/ADR\[0\]/Q  Science_0/DAC_SET_0/vector_RNO\[16\]/B  Science_0/DAC_SET_0/vector_RNO\[16\]/Y  Science_0/DAC_SET_0/vector\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[6\]/CLK  Timekeeper_0/milliseconds\[6\]/Q  General_Controller_0/status_bits_1_RNO\[46\]/B  General_Controller_0/status_bits_1_RNO\[46\]/Y  General_Controller_0/status_bits_1\[46\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[10\]/CLK  Timekeeper_0/milliseconds\[10\]/Q  General_Controller_0/status_bits_1_RNO\[50\]/B  General_Controller_0/status_bits_1_RNO\[50\]/Y  General_Controller_0/status_bits_1\[50\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[12\]/CLK  Timekeeper_0/milliseconds\[12\]/Q  General_Controller_0/status_bits_1_RNO\[52\]/B  General_Controller_0/status_bits_1_RNO\[52\]/Y  General_Controller_0/status_bits_1\[52\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[14\]/CLK  Timekeeper_0/milliseconds\[14\]/Q  General_Controller_0/status_bits_1_RNO\[54\]/B  General_Controller_0/status_bits_1_RNO\[54\]/Y  General_Controller_0/status_bits_1\[54\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[16\]/CLK  Timekeeper_0/milliseconds\[16\]/Q  General_Controller_0/status_bits_1_RNO\[56\]/B  General_Controller_0/status_bits_1_RNO\[56\]/Y  General_Controller_0/status_bits_1\[56\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/mission_mode/CLK  General_Controller_0/mission_mode/Q  General_Controller_0/status_bits_1_RNO\[33\]/B  General_Controller_0/status_bits_1_RNO\[33\]/Y  General_Controller_0/status_bits_1\[33\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[21\]/CLK  Timekeeper_0/milliseconds\[21\]/Q  General_Controller_0/status_bits_1_RNO\[61\]/B  General_Controller_0/status_bits_1_RNO\[61\]/Y  General_Controller_0/status_bits_1\[61\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[20\]/CLK  Timekeeper_0/milliseconds\[20\]/Q  General_Controller_0/status_bits_1_RNO\[60\]/B  General_Controller_0/status_bits_1_RNO\[60\]/Y  General_Controller_0/status_bits_1\[60\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[18\]/CLK  Timekeeper_0/milliseconds\[18\]/Q  General_Controller_0/status_bits_1_RNO\[58\]/B  General_Controller_0/status_bits_1_RNO\[58\]/Y  General_Controller_0/status_bits_1\[58\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[22\]/CLK  Timekeeper_0/milliseconds\[22\]/Q  General_Controller_0/status_bits_1_RNO\[62\]/B  General_Controller_0/status_bits_1_RNO\[62\]/Y  General_Controller_0/status_bits_1\[62\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[3\]/CLK  General_Controller_0/sweep_table_sample_skip\[3\]/Q  General_Controller_0/uc_send_RNO_1\[3\]/B  General_Controller_0/uc_send_RNO_1\[3\]/Y  General_Controller_0/uc_send_RNO\[3\]/B  General_Controller_0/uc_send_RNO\[3\]/Y  General_Controller_0/uc_send\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/cnt\[0\]/CLK  Science_0/ADC_READ_0/cnt\[0\]/Q  Science_0/ADC_READ_0/cnt_RNO\[0\]/A  Science_0/ADC_READ_0/cnt_RNO\[0\]/Y  Science_0/ADC_READ_0/cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  Timing_0/s_time_RNIHO9D\[3\]/A  Timing_0/s_time_RNIHO9D\[3\]/Y  General_Controller_0/old_status_packet_clk/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_read_wait\[30\]/CLK  General_Controller_0/sweep_table_read_wait\[30\]/Q  General_Controller_0/un1_sweep_table_read_wait_1_I_10/A  General_Controller_0/un1_sweep_table_read_wait_1_I_10/Y  General_Controller_0/sweep_table_read_wait_RNO\[30\]/A  General_Controller_0/sweep_table_read_wait_RNO\[30\]/Y  General_Controller_0/sweep_table_read_wait\[30\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_write_wait\[1\]/CLK  General_Controller_0/sweep_table_write_wait\[1\]/Q  General_Controller_0/un1_sweep_table_write_wait_1_I_10/A  General_Controller_0/un1_sweep_table_write_wait_1_I_10/Y  General_Controller_0/sweep_table_write_wait_RNO\[1\]/A  General_Controller_0/sweep_table_write_wait_RNO\[1\]/Y  General_Controller_0/sweep_table_write_wait\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[7\]/CLK  Timing_0/s_count\[7\]/Q  Timing_0/un1_s_count_I_34/A  Timing_0/un1_s_count_I_34/Y  Timing_0/s_count_RNO\[7\]/A  Timing_0/s_count_RNO\[7\]/Y  Timing_0/s_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[1\]/CLK  General_Controller_0/ext_rx_state\[1\]/Q  General_Controller_0/ext_rx_state_RNO\[0\]/B  General_Controller_0/ext_rx_state_RNO\[0\]/Y  General_Controller_0/ext_rx_state\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_write_value\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_samples_per_step\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[0\]/CLK  Timing_0/m_count\[0\]/Q  Timing_0/m_count_RNO\[0\]/A  Timing_0/m_count_RNO\[0\]/Y  Timing_0/m_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/temp_first_byte\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/gs_id\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/sweep_table_nof_steps\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/sweep_table_points\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/sweep_table_sample_skip\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/sweep_table_samples_per_point\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/constant_bias_voltage_0\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/constant_bias_voltage_1\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/sweep_table_step_id\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/constant_bias_probe_id\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[0\]/CLK  General_Controller_0/uc_rx_byte_0\[0\]/Q  General_Controller_0/sweep_table_probe_id\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[2\]/CLK  Timekeeper_0/milliseconds\[2\]/Q  Timekeeper_0/milliseconds_RNO\[2\]/C  Timekeeper_0/milliseconds_RNO\[2\]/Y  Timekeeper_0/milliseconds\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[4\]/CLK  Timekeeper_0/milliseconds\[4\]/Q  Timekeeper_0/milliseconds_RNO\[4\]/C  Timekeeper_0/milliseconds_RNO\[4\]/Y  Timekeeper_0/milliseconds\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[8\]/CLK  Timekeeper_0/milliseconds\[8\]/Q  Timekeeper_0/milliseconds_RNO\[8\]/C  Timekeeper_0/milliseconds_RNO\[8\]/Y  Timekeeper_0/milliseconds\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[1\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[1\]/Y  General_Controller_0/sweep_table_sweep_cnt\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[0\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[0\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/A  General_Controller_0/sweep_table_sweep_cnt_RNO\[0\]/Y  General_Controller_0/sweep_table_sweep_cnt\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[3\]/CLK  Timing_0/s_time\[3\]/Q  Timing_0/s_time_3_I_33/A  Timing_0/s_time_3_I_33/Y  Timing_0/s_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[2\]/CLK  Timing_0/m_time\[2\]/Q  Timing_0/m_time_RNO\[2\]/C  Timing_0/m_time_RNO\[2\]/Y  Timing_0/m_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/command_rdy/CLK  Communications_0/FFU_Command_Checker_0/command_rdy/Q  General_Controller_0/ext_rx_state_RNO\[1\]/B  General_Controller_0/ext_rx_state_RNO\[1\]/Y  General_Controller_0/ext_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/led1/CLK  General_Controller_0/led1/Q  General_Controller_0/led1_RNO_0/C  General_Controller_0/led1_RNO_0/Y  General_Controller_0/led1_RNO/A  General_Controller_0/led1_RNO/Y  General_Controller_0/led1/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/flight_state\[2\]/CLK  General_Controller_0/flight_state\[2\]/Q  General_Controller_0/en_data_saving_RNO/B  General_Controller_0/en_data_saving_RNO/Y  General_Controller_0/en_data_saving/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_count\[0\]/CLK  Timing_0/m_count\[0\]/Q  Timing_0/un1_m_count_1_I_5/A  Timing_0/un1_m_count_1_I_5/Y  Timing_0/m_count\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_state\[0\]/CLK  Communications_0/UART_1/tx_state\[0\]/Q  Communications_0/UART_1/tx_RNO/C  Communications_0/UART_1/tx_RNO/Y  Communications_0/UART_1/tx/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[0\]/CLK  General_Controller_0/sweep_table_sample_skip\[0\]/Q  General_Controller_0/uc_send_RNO_1\[0\]/B  General_Controller_0/uc_send_RNO_1\[0\]/Y  General_Controller_0/uc_send_RNO\[0\]/B  General_Controller_0/uc_send_RNO\[0\]/Y  General_Controller_0/uc_send\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[1\]/CLK  General_Controller_0/sweep_table_sample_skip\[1\]/Q  General_Controller_0/uc_send_RNO_1\[1\]/B  General_Controller_0/uc_send_RNO_1\[1\]/Y  General_Controller_0/uc_send_RNO\[1\]/B  General_Controller_0/uc_send_RNO\[1\]/Y  General_Controller_0/uc_send\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[2\]/CLK  General_Controller_0/sweep_table_sample_skip\[2\]/Q  General_Controller_0/uc_send_RNO_1\[2\]/B  General_Controller_0/uc_send_RNO_1\[2\]/Y  General_Controller_0/uc_send_RNO\[2\]/B  General_Controller_0/uc_send_RNO\[2\]/Y  General_Controller_0/uc_send\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[4\]/CLK  General_Controller_0/sweep_table_sample_skip\[4\]/Q  General_Controller_0/uc_send_RNO_1\[4\]/B  General_Controller_0/uc_send_RNO_1\[4\]/Y  General_Controller_0/uc_send_RNO\[4\]/B  General_Controller_0/uc_send_RNO\[4\]/Y  General_Controller_0/uc_send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[5\]/CLK  General_Controller_0/sweep_table_sample_skip\[5\]/Q  General_Controller_0/uc_send_RNO_1\[5\]/B  General_Controller_0/uc_send_RNO_1\[5\]/Y  General_Controller_0/uc_send_RNO\[5\]/B  General_Controller_0/uc_send_RNO\[5\]/Y  General_Controller_0/uc_send\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[6\]/CLK  General_Controller_0/sweep_table_sample_skip\[6\]/Q  General_Controller_0/uc_send_RNO_1\[6\]/B  General_Controller_0/uc_send_RNO_1\[6\]/Y  General_Controller_0/uc_send_RNO\[6\]/B  General_Controller_0/uc_send_RNO\[6\]/Y  General_Controller_0/uc_send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sample_skip\[7\]/CLK  General_Controller_0/sweep_table_sample_skip\[7\]/Q  General_Controller_0/uc_send_RNO_1\[7\]/B  General_Controller_0/uc_send_RNO_1\[7\]/Y  General_Controller_0/uc_send_RNO\[7\]/B  General_Controller_0/uc_send_RNO\[7\]/Y  General_Controller_0/uc_send\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/sweep_table_write_value\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[3\]/CLK  General_Controller_0/uc_rx_byte\[3\]/Q  General_Controller_0/sweep_table_samples_per_step\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/sweep_table_write_value\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[1\]/CLK  General_Controller_0/uc_rx_byte\[1\]/Q  General_Controller_0/sweep_table_samples_per_step\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[1\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[1\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[2\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[2\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[1\]/CLK  Timing_0/m_time\[1\]/Q  Timing_0/m_time_RNO\[2\]/A  Timing_0/m_time_RNO\[2\]/Y  Timing_0/m_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[3\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[3\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[4\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[4\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[3\]/CLK  Timing_0/m_time\[3\]/Q  Timing_0/m_time_RNO\[4\]/A  Timing_0/m_time_RNO\[4\]/Y  Timing_0/m_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[5\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[5\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[6\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[6\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[1\]/CLK  Timing_0/f_time\[1\]/Q  Timing_0/f_time_RNO\[2\]/A  Timing_0/f_time_RNO\[2\]/Y  Timing_0/f_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[7\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[7\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[8\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[8\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_oen/CLK  General_Controller_0/uc_oen/Q  Communications_0/UART_1/rx_rdy_RNO_0/A  Communications_0/UART_1/rx_rdy_RNO_0/Y  Communications_0/UART_1/rx_rdy_RNO/A  Communications_0/UART_1/rx_rdy_RNO/Y  Communications_0/UART_1/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/FFU_Command_Checker_0/rmu_oen/CLK  Communications_0/FFU_Command_Checker_0/rmu_oen/Q  Communications_0/UART_0/rx_rdy_RNO_0/A  Communications_0/UART_0/rx_rdy_RNO_0/Y  Communications_0/UART_0/rx_rdy_RNO/A  Communications_0/UART_0/rx_rdy_RNO/Y  Communications_0/UART_0/rx_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/st_ren1/CLK  General_Controller_0/st_ren1/Q  TableSelect_0/un2_gcren1/A  TableSelect_0/un2_gcren1/Y  SweepTable_1/SweepTable_R0C0/REN  	(31.2:31.2:31.2) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[9\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[9\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[1\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[1\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[1\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[1\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[1\]/CLK  Timing_0/m_time\[1\]/Q  Timing_0/m_time_RNO\[1\]/B  Timing_0/m_time_RNO\[1\]/Y  Timing_0/m_time\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[3\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[3\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[3\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[3\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[3\]/CLK  Timing_0/m_time\[3\]/Q  Timing_0/m_time_RNO\[3\]/B  Timing_0/m_time_RNO\[3\]/Y  Timing_0/m_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[5\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[5\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[5\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[5\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[1\]/CLK  Timing_0/f_time\[1\]/Q  Timing_0/f_time_RNO\[1\]/B  Timing_0/f_time_RNO\[1\]/Y  Timing_0/f_time\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[7\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[7\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[7\]/B  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[7\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[1\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[2\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[3\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[4\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[5\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[7\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/wen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT GS_Readout_0/state\[6\]/CLK  GS_Readout_0/state\[6\]/Q  GS_Readout_0/prevState\[0\]/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/gs_id\[4\]/CLK  General_Controller_0/gs_id\[4\]/Q  GS_Readout_0/send_RNO_0\[4\]/A  GS_Readout_0/send_RNO_0\[4\]/Y  GS_Readout_0/send_RNO\[4\]/C  GS_Readout_0/send_RNO\[4\]/Y  GS_Readout_0/send\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[3\]/CLK  Science_0/ADC_READ_0/state\[3\]/Q  Science_0/ADC_READ_0/state_RNO\[2\]/A  Science_0/ADC_READ_0/state_RNO\[2\]/Y  Science_0/ADC_READ_0/state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/temp_first_byte\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/gs_id\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/sweep_table_nof_steps\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/sweep_table_points\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/sweep_table_sample_skip\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/sweep_table_samples_per_point\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/constant_bias_voltage_0\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/constant_bias_voltage_1\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/unit_id\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/constant_bias_probe_id\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/sweep_table_probe_id\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[1\]/CLK  General_Controller_0/uc_rx_byte_0\[1\]/Q  General_Controller_0/sweep_table_step_id\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[4\]/CLK  Science_0/DAC_SET_0/state\[4\]/Q  Science_0/DAC_SET_0/CS_RNO/A  Science_0/DAC_SET_0/CS_RNO/Y  Science_0/DAC_SET_0/CS/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/temp_first_byte\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/gs_id\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_nof_steps\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_step_id\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_points\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_sample_skip\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_samples_per_point\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/constant_bias_voltage_0\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/constant_bias_voltage_1\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/unit_id\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/constant_bias_probe_id\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[6\]/CLK  General_Controller_0/uc_rx_byte\[6\]/Q  General_Controller_0/sweep_table_probe_id\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[0\]/CLK  Timing_0/f_time\[0\]/Q  Timing_0/f_time_RNO\[0\]/A  Timing_0/f_time_RNO\[0\]/Y  Timing_0/f_time\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[0\]/CLK  Science_0/ADC_READ_0/g1i\[0\]/Q  Science_0/ADC_READ_0/g1i_RNO\[1\]/B  Science_0/ADC_READ_0/g1i_RNO\[1\]/Y  Science_0/ADC_READ_0/g1i\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[0\]/CLK  Science_0/ADC_READ_0/g2i\[0\]/Q  Science_0/ADC_READ_0/g2i_RNO\[1\]/B  Science_0/ADC_READ_0/g2i_RNO\[1\]/Y  Science_0/ADC_READ_0/g2i\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g2i\[1\]/CLK  Science_0/ADC_READ_0/g2i\[1\]/Q  Science_0/ADC_READ_0/g2i_RNO\[0\]/B  Science_0/ADC_READ_0/g2i_RNO\[0\]/Y  Science_0/ADC_READ_0/g2i\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_rdy/CLK  Communications_0/UART_0/tx_rdy/Q  GS_Readout_0/wen/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/temp_first_byte\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/gs_id\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/sweep_table_nof_steps\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/sweep_table_points\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/sweep_table_sample_skip\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/sweep_table_samples_per_point\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/constant_bias_voltage_0\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/constant_bias_voltage_1\[11\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/unit_id\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/constant_bias_probe_id\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/sweep_table_probe_id\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[3\]/CLK  General_Controller_0/uc_rx_byte_0\[3\]/Q  General_Controller_0/sweep_table_step_id\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[6\]/CLK  Timekeeper_0/milliseconds\[6\]/Q  Timekeeper_0/milliseconds_RNO\[6\]/C  Timekeeper_0/milliseconds_RNO\[6\]/Y  Timekeeper_0/milliseconds\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[10\]/CLK  Timekeeper_0/milliseconds\[10\]/Q  Timekeeper_0/milliseconds_RNO\[10\]/C  Timekeeper_0/milliseconds_RNO\[10\]/Y  Timekeeper_0/milliseconds\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_count\[2\]/CLK  Timing_0/s_count\[2\]/Q  Timing_0/un1_s_count_I_29/A  Timing_0/un1_s_count_I_29/Y  Timing_0/s_count\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[12\]/CLK  Timekeeper_0/milliseconds\[12\]/Q  Timekeeper_0/milliseconds_RNO\[12\]/C  Timekeeper_0/milliseconds_RNO\[12\]/Y  Timekeeper_0/milliseconds\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[14\]/CLK  Timekeeper_0/milliseconds\[14\]/Q  Timekeeper_0/milliseconds_RNO\[14\]/C  Timekeeper_0/milliseconds_RNO\[14\]/Y  Timekeeper_0/milliseconds\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[16\]/CLK  Timekeeper_0/milliseconds\[16\]/Q  Timekeeper_0/milliseconds_RNO\[16\]/C  Timekeeper_0/milliseconds_RNO\[16\]/Y  Timekeeper_0/milliseconds\[16\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[0\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[0\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[0\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[0\]/Q  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[1\]/A  Data_Saving_0/Interrupt_Generator_0/counter_RNO\[1\]/Y  Data_Saving_0/Interrupt_Generator_0/counter\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[20\]/CLK  Timekeeper_0/milliseconds\[20\]/Q  Timekeeper_0/milliseconds_RNO\[20\]/C  Timekeeper_0/milliseconds_RNO\[20\]/Y  Timekeeper_0/milliseconds\[20\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[2\]/CLK  Timing_0/s_time\[2\]/Q  Timing_0/s_time_3_I_42/A  Timing_0/s_time_3_I_42/Y  Timing_0/s_time\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[18\]/CLK  Timekeeper_0/milliseconds\[18\]/Q  Timekeeper_0/milliseconds_RNO\[18\]/C  Timekeeper_0/milliseconds_RNO\[18\]/Y  Timekeeper_0/milliseconds\[18\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[0\]/CLK  Timing_0/m_time\[0\]/Q  Timing_0/m_time_RNO\[0\]/A  Timing_0/m_time_RNO\[0\]/Y  Timing_0/m_time\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[0\]/CLK  Timing_0/m_time\[0\]/Q  Timing_0/m_time_RNO\[1\]/A  Timing_0/m_time_RNO\[1\]/Y  Timing_0/m_time\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[0\]/CLK  Timing_0/f_time\[0\]/Q  Timing_0/f_time_RNO\[1\]/A  Timing_0/f_time_RNO\[1\]/Y  Timing_0/f_time\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/old_cnv/CLK  Science_0/ADC_READ_0/old_cnv/Q  Science_0/ADC_READ_0/state_RNO_0\[6\]/A  Science_0/ADC_READ_0/state_RNO_0\[6\]/Y  Science_0/ADC_READ_0/state_RNO\[6\]/A  Science_0/ADC_READ_0/state_RNO\[6\]/Y  Science_0/ADC_READ_0/state\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_count\[0\]/CLK  Communications_0/UART_0/tx_count\[0\]/Q  Communications_0/UART_0/tx_count_RNO\[0\]/A  Communications_0/UART_0/tx_count_RNO\[0\]/Y  Communications_0/UART_0/tx_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/sweep_table_write_value\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte\[0\]/CLK  General_Controller_0/uc_rx_byte\[0\]/Q  General_Controller_0/sweep_table_samples_per_step\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[6\]/CLK  Communications_0/UART_0/tx_clk_count\[6\]/Q  Communications_0/UART_0/tx_clk_count_RNO\[6\]/B  Communications_0/UART_0/tx_clk_count_RNO\[6\]/Y  Communications_0/UART_0/tx_clk_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[7\]/CLK  Communications_0/UART_0/tx_clk_count\[7\]/Q  Communications_0/UART_0/tx_clk_count_RNO\[7\]/B  Communications_0/UART_0/tx_clk_count_RNO\[7\]/Y  Communications_0/UART_0/tx_clk_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[6\]/CLK  Communications_0/UART_1/tx_clk_count\[6\]/Q  Communications_0/UART_1/tx_clk_count_RNO\[6\]/B  Communications_0/UART_1/tx_clk_count_RNO\[6\]/Y  Communications_0/UART_1/tx_clk_count\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[7\]/CLK  Communications_0/UART_1/tx_clk_count\[7\]/Q  Communications_0/UART_1/tx_clk_count_RNO\[7\]/B  Communications_0/UART_1/tx_clk_count_RNO\[7\]/Y  Communications_0/UART_1/tx_clk_count\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[5\]/CLK  Communications_0/UART_0/tx_clk_count\[5\]/Q  Communications_0/UART_0/tx_clk_count_RNO\[5\]/B  Communications_0/UART_0/tx_clk_count_RNO\[5\]/Y  Communications_0/UART_0/tx_clk_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[5\]/CLK  Communications_0/UART_1/tx_clk_count\[5\]/Q  Communications_0/UART_1/tx_clk_count_RNO\[5\]/B  Communications_0/UART_1/tx_clk_count_RNO\[5\]/Y  Communications_0/UART_1/tx_clk_count\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/temp_first_byte\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/gs_id\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/sweep_table_nof_steps\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/sweep_table_points\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/sweep_table_sample_skip\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/sweep_table_samples_per_point\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/constant_bias_voltage_0\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/constant_bias_voltage_1\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/unit_id\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/constant_bias_probe_id\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/sweep_table_probe_id\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_byte_0\[2\]/CLK  General_Controller_0/uc_rx_byte_0\[2\]/Q  General_Controller_0/sweep_table_step_id\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_state\[1\]/CLK  Communications_0/UART_0/tx_state\[1\]/Q  Communications_0/UART_0/tx_state_RNO\[1\]/C  Communications_0/UART_0/tx_state_RNO\[1\]/Y  Communications_0/UART_0/tx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[0\]/CLK  General_Controller_0/state_seconds\[0\]/Q  General_Controller_0/state_seconds_RNO\[1\]/B  General_Controller_0/state_seconds_RNO\[1\]/Y  General_Controller_0/state_seconds\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/g1i\[1\]/CLK  Science_0/ADC_READ_0/g1i\[1\]/Q  Science_0/ADC_READ_0/g1i_RNO\[0\]/B  Science_0/ADC_READ_0/g1i_RNO\[0\]/Y  Science_0/ADC_READ_0/g1i\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[4\]/CLK  Science_0/DAC_SET_0/state\[4\]/Q  Science_0/DAC_SET_0/ADR_RNO\[0\]/B  Science_0/DAC_SET_0/ADR_RNO\[0\]/Y  Science_0/DAC_SET_0/ADR\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[4\]/CLK  Science_0/DAC_SET_0/state\[4\]/Q  Science_0/DAC_SET_0/ADR_RNO\[1\]/B  Science_0/DAC_SET_0/ADR_RNO\[1\]/Y  Science_0/DAC_SET_0/ADR\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/state\[4\]/CLK  Science_0/DAC_SET_0/state\[4\]/Q  Science_0/DAC_SET_0/sdi_int_RNO/B  Science_0/DAC_SET_0/sdi_int_RNO/Y  Science_0/DAC_SET_0/sdi_int/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/gs_id\[6\]/CLK  General_Controller_0/gs_id\[6\]/Q  GS_Readout_0/send_RNO_0\[6\]/A  GS_Readout_0/send_RNO_0\[6\]/Y  GS_Readout_0/send_RNO\[6\]/C  GS_Readout_0/send_RNO\[6\]/Y  GS_Readout_0/send\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/st_ren0/CLK  General_Controller_0/st_ren0/Q  SweepTable_0/WEBUBBLEB/A  SweepTable_0/WEBUBBLEB/Y  SweepTable_0/SweepTable_R0C0/REN  	(31.2:31.2:31.2) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/old_cnv/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[5\]/CLK  General_Controller_0/state_seconds\[5\]/Q  General_Controller_0/state_seconds_RNO\[5\]/A  General_Controller_0/state_seconds_RNO\[5\]/Y  General_Controller_0/state_seconds\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[3\]/CLK  Science_0/ADC_READ_0/state\[3\]/Q  Science_0/ADC_READ_0/CS_RNO/A  Science_0/ADC_READ_0/CS_RNO/Y  Science_0/ADC_READ_0/CS/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/Interrupt_Generator_0/counter\[9\]/CLK  Data_Saving_0/Interrupt_Generator_0/counter\[9\]/Q  Data_Saving_0/Interrupt_Generator_0/uC_interrupt_RNO/A  Data_Saving_0/Interrupt_Generator_0/uC_interrupt_RNO/Y  Data_Saving_0/Interrupt_Generator_0/uC_interrupt/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[6\]/CLK  Science_0/ADC_READ_0/state\[6\]/Q  Science_0/ADC_READ_0/CS/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[0\]/CLK  General_Controller_0/ext_rx_state\[0\]/Q  General_Controller_0/ext_rx_state_RNO\[1\]/A  General_Controller_0/ext_rx_state_RNO\[1\]/Y  General_Controller_0/ext_rx_state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[4\]/CLK  General_Controller_0/uc_rx_prev_state\[4\]/Q  General_Controller_0/uc_rx_prev_state_RNO\[4\]/B  General_Controller_0/uc_rx_prev_state_RNO\[4\]/Y  General_Controller_0/uc_rx_prev_state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[4\]/CLK  Science_0/ADC_READ_0/state\[4\]/Q  Science_0/ADC_READ_0/state_RNO\[4\]/B  Science_0/ADC_READ_0/state_RNO\[4\]/Y  Science_0/ADC_READ_0/state\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[3\]/CLK  General_Controller_0/uc_rx_prev_state\[3\]/Q  General_Controller_0/uc_rx_prev_state_RNO\[3\]/B  General_Controller_0/uc_rx_prev_state_RNO\[3\]/Y  General_Controller_0/uc_rx_prev_state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_rx_prev_state\[2\]/CLK  General_Controller_0/uc_rx_prev_state\[2\]/Q  General_Controller_0/uc_rx_prev_state_RNO\[2\]/B  General_Controller_0/uc_rx_prev_state_RNO\[2\]/Y  General_Controller_0/uc_rx_prev_state\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/en_data_saving/CLK  General_Controller_0/en_data_saving/Q  General_Controller_0/status_bits_1\[38\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_pwr_en/CLK  General_Controller_0/uc_pwr_en/Q  General_Controller_0/status_bits_1_RNO\[36\]/B  General_Controller_0/status_bits_1_RNO\[36\]/Y  General_Controller_0/status_bits_1\[36\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[23\]/CLK  Timekeeper_0/milliseconds\[23\]/Q  General_Controller_0/status_bits_1_RNO\[63\]/B  General_Controller_0/status_bits_1_RNO\[63\]/Y  General_Controller_0/status_bits_1\[63\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_rx_state\[0\]/CLK  General_Controller_0/ext_rx_state\[0\]/Q  General_Controller_0/ext_oen_RNO/C  General_Controller_0/ext_oen_RNO/Y  General_Controller_0/ext_oen/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[0\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[7\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[5\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[3\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[1\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[2\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[6\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/CLK  Data_Saving_0/FPGA_Buffer_0/DFN1C0_DVLDI/Q  Data_Saving_0/FPGA_Buffer_0/\DFN1E1C0_data_out\[4\]\/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT General_Controller_0/exp_adc_reset/CLK  General_Controller_0/exp_adc_reset/Q  General_Controller_0/exp_adc_reset_RNO/A  General_Controller_0/exp_adc_reset_RNO/Y  General_Controller_0/exp_adc_reset/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/CLK  Data_Saving_0/Packet_Saver_0/word_cnt\[1\]/Q  Data_Saving_0/Packet_Saver_0/data_out_RNO\[5\]/C  Data_Saving_0/Packet_Saver_0/data_out_RNO\[5\]/Y  Data_Saving_0/Packet_Saver_0/data_out\[5\]/D  	(30.5:30.5:30.5) )

    (PATHCONSTRAINT Communications_0/UART_1/tx_clk_count\[0\]/CLK  Communications_0/UART_1/tx_clk_count\[0\]/Q  Communications_0/UART_1/tx_clk_count_RNO\[0\]/C  Communications_0/UART_1/tx_clk_count_RNO\[0\]/Y  Communications_0/UART_1/tx_clk_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[5\]/CLK  GS_Readout_0/state\[5\]/Q  GS_Readout_0/prevState\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/uc_pwr_en/CLK  General_Controller_0/uc_pwr_en/Q  General_Controller_0/uc_pwr_en_RNO/A  General_Controller_0/uc_pwr_en_RNO/Y  General_Controller_0/uc_pwr_en/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[6\]/CLK  Timing_0/m_time\[6\]/Q  Timing_0/m_time_RNO\[7\]/A  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[3\]/CLK  Timing_0/f_time\[3\]/Q  Timing_0/f_time_RNO\[4\]/A  Timing_0/f_time_RNO\[4\]/Y  Timing_0/f_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[15\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[15\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/B  General_Controller_0/sweep_table_sweep_cnt_RNO\[15\]/Y  General_Controller_0/sweep_table_sweep_cnt\[15\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[5\]/CLK  Timing_0/m_time\[5\]/Q  Timing_0/m_time_RNO\[5\]/B  Timing_0/m_time_RNO\[5\]/Y  Timing_0/m_time\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[6\]/CLK  Timing_0/m_time\[6\]/Q  Timing_0/m_time_RNO\[6\]/B  Timing_0/m_time_RNO\[6\]/Y  Timing_0/m_time\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/f_time\[3\]/CLK  Timing_0/f_time\[3\]/Q  Timing_0/f_time_RNO\[3\]/B  Timing_0/f_time_RNO\[3\]/Y  Timing_0/f_time\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  Timing_0/s_time_RNINU9D\[9\]/A  Timing_0/s_time_RNINU9D\[9\]/Y  General_Controller_0/old_1Hz/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[2\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[2\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[2\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[2\]/Y  General_Controller_0/sweep_table_sweep_cnt\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[4\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[4\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[4\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[4\]/Y  General_Controller_0/sweep_table_sweep_cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[6\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[6\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[6\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[6\]/Y  General_Controller_0/sweep_table_sweep_cnt\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[0\]/CLK  Timing_0/s_time\[0\]/Q  Timing_0/s_time_3_I_26/A  Timing_0/s_time_3_I_26/Y  Timing_0/s_time\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[3\]/CLK  Science_0/DAC_SET_0/cnt\[3\]/Q  Science_0/DAC_SET_0/cnt_RNO\[3\]/C  Science_0/DAC_SET_0/cnt_RNO\[3\]/Y  Science_0/DAC_SET_0/cnt\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[8\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[8\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[8\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[8\]/Y  General_Controller_0/sweep_table_sweep_cnt\[8\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timekeeper_0/milliseconds\[23\]/CLK  Timekeeper_0/milliseconds\[23\]/Q  Timekeeper_0/milliseconds_RNO\[23\]/C  Timekeeper_0/milliseconds_RNO\[23\]/Y  Timekeeper_0/milliseconds\[23\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[1\]/CLK  Timing_0/s_time\[1\]/Q  Timing_0/s_time_3_I_37/A  Timing_0/s_time_3_I_37/Y  Timing_0/s_time\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/DAC_SET_0/cnt\[4\]/CLK  Science_0/DAC_SET_0/cnt\[4\]/Q  Science_0/DAC_SET_0/cnt_RNO\[4\]/C  Science_0/DAC_SET_0/cnt_RNO\[4\]/Y  Science_0/DAC_SET_0/cnt\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[6\]/CLK  Timing_0/s_time\[6\]/Q  Timing_0/s_time_3_I_36/A  Timing_0/s_time_3_I_36/Y  Timing_0/s_time\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[4\]/CLK  Timing_0/s_time\[4\]/Q  Timing_0/s_time_3_I_35/A  Timing_0/s_time_3_I_35/Y  Timing_0/s_time\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[10\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[10\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[10\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[10\]/Y  General_Controller_0/sweep_table_sweep_cnt\[10\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[12\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[12\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[12\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[12\]/Y  General_Controller_0/sweep_table_sweep_cnt\[12\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/sweep_table_sweep_cnt\[14\]/CLK  General_Controller_0/sweep_table_sweep_cnt\[14\]/Q  General_Controller_0/sweep_table_sweep_cnt_RNO\[14\]/C  General_Controller_0/sweep_table_sweep_cnt_RNO\[14\]/Y  General_Controller_0/sweep_table_sweep_cnt\[14\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/m_time\[7\]/CLK  Timing_0/m_time\[7\]/Q  Timing_0/m_time_RNO\[7\]/C  Timing_0/m_time_RNO\[7\]/Y  Timing_0/m_time\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Timing_0/s_time\[9\]/CLK  Timing_0/s_time\[9\]/Q  Timing_0/s_time_3_I_38/A  Timing_0/s_time_3_I_38/Y  Timing_0/s_time\[9\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[25\]/CLK  Communications_0/UART_0/rx_clk_count\[25\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[25\]/A  Communications_0/UART_0/rx_clk_count_RNO\[25\]/Y  Communications_0/UART_0/rx_clk_count\[25\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_0/rx_clk_count\[26\]/CLK  Communications_0/UART_0/rx_clk_count\[26\]/Q  Communications_0/UART_0/rx_clk_count_RNO\[26\]/A  Communications_0/UART_0/rx_clk_count_RNO\[26\]/Y  Communications_0/UART_0/rx_clk_count\[26\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[25\]/CLK  Communications_0/UART_1/rx_clk_count\[25\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[25\]/A  Communications_0/UART_1/rx_clk_count_RNO\[25\]/Y  Communications_0/UART_1/rx_clk_count\[25\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_clk_count\[26\]/CLK  Communications_0/UART_1/rx_clk_count\[26\]/Q  Communications_0/UART_1/rx_clk_count_RNO\[26\]/A  Communications_0/UART_1/rx_clk_count_RNO\[26\]/Y  Communications_0/UART_1/rx_clk_count\[26\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[17\]/CLK  General_Controller_0/state_seconds\[17\]/Q  General_Controller_0/state_seconds_RNO\[17\]/A  General_Controller_0/state_seconds_RNO\[17\]/Y  General_Controller_0/state_seconds\[17\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/state_seconds\[18\]/CLK  General_Controller_0/state_seconds\[18\]/Q  General_Controller_0/state_seconds_RNO\[18\]/A  General_Controller_0/state_seconds_RNO\[18\]/Y  General_Controller_0/state_seconds\[18\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[1\]/CLK  GS_Readout_0/state\[1\]/Q  GS_Readout_0/prevState\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[4\]/CLK  GS_Readout_0/state\[4\]/Q  GS_Readout_0/prevState\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[4\]/CLK  Science_0/ADC_READ_0/state\[4\]/Q  Science_0/ADC_READ_0/state_RNO\[3\]/A  Science_0/ADC_READ_0/state_RNO\[3\]/Y  Science_0/ADC_READ_0/state\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Communications_0/UART_1/rx_rdy/CLK  Communications_0/UART_1/rx_rdy/Q  General_Controller_0/uc_oen/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/sweep_table_samples_per_step\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/sweep_table_samples_per_step\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/sweep_table_samples_per_step\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[3\]/CLK  General_Controller_0/temp_first_byte\[3\]/Q  General_Controller_0/sweep_table_samples_per_step\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[4\]/CLK  General_Controller_0/temp_first_byte\[4\]/Q  General_Controller_0/sweep_table_samples_per_step\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[5\]/CLK  General_Controller_0/temp_first_byte\[5\]/Q  General_Controller_0/sweep_table_samples_per_step\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[6\]/CLK  General_Controller_0/temp_first_byte\[6\]/Q  General_Controller_0/sweep_table_samples_per_step\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[7\]/CLK  General_Controller_0/temp_first_byte\[7\]/Q  General_Controller_0/sweep_table_samples_per_step\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/sweep_table_write_value\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/sweep_table_write_value\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/sweep_table_write_value\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[3\]/CLK  General_Controller_0/temp_first_byte\[3\]/Q  General_Controller_0/sweep_table_write_value\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[4\]/CLK  General_Controller_0/temp_first_byte\[4\]/Q  General_Controller_0/sweep_table_write_value\[4\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[5\]/CLK  General_Controller_0/temp_first_byte\[5\]/Q  General_Controller_0/sweep_table_write_value\[5\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[6\]/CLK  General_Controller_0/temp_first_byte\[6\]/Q  General_Controller_0/sweep_table_write_value\[6\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[7\]/CLK  General_Controller_0/temp_first_byte\[7\]/Q  General_Controller_0/sweep_table_write_value\[7\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_RESET_0/state\[1\]/CLK  Science_0/ADC_RESET_0/state\[1\]/Q  Science_0/ADC_RESET_0/state_RNIFH4T\[0\]/A  Science_0/ADC_RESET_0/state_RNIFH4T\[0\]/Y  Science_0/ADC_RESET_0/old_enable/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT Science_0/ADC_RESET_0/state\[1\]/CLK  Science_0/ADC_RESET_0/state\[1\]/Q  Science_0/ADC_RESET_0/state_RNO\[1\]/B  Science_0/ADC_RESET_0/state_RNO\[1\]/Y  Science_0/ADC_RESET_0/state\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT Science_0/ADC_READ_0/state\[2\]/CLK  Science_0/ADC_READ_0/state\[2\]/Q  Science_0/ADC_READ_0/ACLK_RNO/A  Science_0/ADC_READ_0/ACLK_RNO/Y  Science_0/ADC_READ_0/ACLK/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT Communications_0/UART_0/tx_clk_count\[0\]/CLK  Communications_0/UART_0/tx_clk_count\[0\]/Q  Communications_0/UART_0/tx_clk_count_RNO\[0\]/C  Communications_0/UART_0/tx_clk_count_RNO\[0\]/Y  Communications_0/UART_0/tx_clk_count\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/ext_oen/CLK  General_Controller_0/ext_oen/Q  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/A  Communications_0/FFU_Command_Checker_0/command_rdy_RNO/Y  Communications_0/FFU_Command_Checker_0/command_rdy/E  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT GS_Readout_0/state\[2\]/CLK  GS_Readout_0/state\[2\]/Q  GS_Readout_0/prevState\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[3\]/CLK  GS_Readout_0/state\[3\]/Q  GS_Readout_0/prevState\[3\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT GS_Readout_0/state\[0\]/CLK  GS_Readout_0/state\[0\]/Q  GS_Readout_0/prevState\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/sweep_table_points\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/sweep_table_sample_skip\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/sweep_table_samples_per_point\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/constant_bias_voltage_0\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[0\]/CLK  General_Controller_0/temp_first_byte\[0\]/Q  General_Controller_0/constant_bias_voltage_1\[0\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/sweep_table_points\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/sweep_table_sample_skip\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/sweep_table_samples_per_point\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/constant_bias_voltage_0\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[1\]/CLK  General_Controller_0/temp_first_byte\[1\]/Q  General_Controller_0/constant_bias_voltage_1\[1\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/sweep_table_points\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/sweep_table_sample_skip\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/sweep_table_samples_per_point\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/constant_bias_voltage_0\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[2\]/CLK  General_Controller_0/temp_first_byte\[2\]/Q  General_Controller_0/constant_bias_voltage_1\[2\]/D  	(30.7:30.7:30.7) )

    (PATHCONSTRAINT General_Controller_0/temp_first_byte\[3\]/CLK  General_Controller_0/temp_first_byte\[3\]/Q  General_Controller_0/sweep_table_points\[3\]/D  	(30.7:30.7:30.7) )

  )
)
)
