$date
	Fri Nov 14 13:36:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module contador_tb $end
$var wire 7 ! out [6:0] $end
$var wire 1 " dp $end
$var wire 4 # cont [3:0] $end
$var parameter 32 $ DELAY $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var integer 32 ' i [31:0] $end
$scope module cont1 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 7 ( out [6:0] $end
$var reg 4 ) cont [3:0] $end
$var reg 1 " dp $end
$scope module leds $end
$var wire 4 * display_in [3:0] $end
$var wire 1 " dp $end
$var reg 7 + display_out [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 $
$end
#0
$dumpvars
b1111110 +
b0 *
b0 )
b1111110 (
b0 '
0&
0%
b0 #
0"
b1111110 !
$end
#10
b110000 !
b110000 (
b110000 +
b1 #
b1 )
b1 *
b1 '
1%
#20
b10 '
0%
#30
b1101101 !
b1101101 (
b1101101 +
b10 #
b10 )
b10 *
b11 '
1%
#40
b100 '
0%
#50
b1111001 !
b1111001 (
b1111001 +
b11 #
b11 )
b11 *
b101 '
1%
#60
b110 '
0%
#70
b110011 !
b110011 (
b110011 +
b100 #
b100 )
b100 *
b111 '
1%
#80
b1000 '
0%
#90
b1011011 !
b1011011 (
b1011011 +
b101 #
b101 )
b101 *
b1001 '
1%
#100
b1010 '
0%
#110
b1011111 !
b1011111 (
b1011111 +
b110 #
b110 )
b110 *
b1011 '
1%
#120
b1100 '
0%
#130
b1110000 !
b1110000 (
b1110000 +
b111 #
b111 )
b111 *
b1101 '
1%
#140
b1110 '
0%
#150
b1111111 !
b1111111 (
b1111111 +
b1000 #
b1000 )
b1000 *
b1111 '
1%
#160
b10000 '
0%
#170
b1111011 !
b1111011 (
b1111011 +
b1001 #
b1001 )
b1001 *
b10001 '
1%
#180
b10010 '
0%
#190
b1110111 !
b1110111 (
b1110111 +
b1010 #
b1010 )
b1010 *
b10011 '
1%
#200
b1111110 !
b1111110 (
b1111110 +
b0 #
b0 )
b0 *
1&
b10100 '
0%
#210
b0 '
0&
#220
b110000 !
b110000 (
b110000 +
b1 #
b1 )
b1 *
b1 '
1%
#230
b10 '
0%
#240
b1101101 !
b1101101 (
b1101101 +
b10 #
b10 )
b10 *
b11 '
1%
#250
b100 '
0%
#260
b1111001 !
b1111001 (
b1111001 +
b11 #
b11 )
b11 *
b101 '
1%
#270
b110 '
0%
#280
b110011 !
b110011 (
b110011 +
b100 #
b100 )
b100 *
b111 '
1%
#290
b1000 '
0%
#300
