/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 216 144)
	(text "control_alu" (rect 5 0 99 23)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 103 35 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "vcc_input" (rect 0 0 82 23)(font "Intel Clear" (font_size 8)))
		(text "vcc_input" (rect 21 27 103 50)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "SW3" (rect 0 0 41 23)(font "Intel Clear" (font_size 8)))
		(text "SW3" (rect 21 43 62 66)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "SW2" (rect 0 0 41 23)(font "Intel Clear" (font_size 8)))
		(text "SW2" (rect 21 59 62 82)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "SW1" (rect 0 0 41 23)(font "Intel Clear" (font_size 8)))
		(text "SW1" (rect 21 75 62 98)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "gnd_input" (rect 0 0 87 23)(font "Intel Clear" (font_size 8)))
		(text "gnd_input" (rect 21 91 108 114)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 200 32)
		(output)
		(text "ALU[4]" (rect 0 0 59 23)(font "Intel Clear" (font_size 8)))
		(text "ALU[4]" (rect 120 27 179 50)(font "Intel Clear" (font_size 8)))
		(line (pt 200 32)(pt 184 32))
	)
	(port
		(pt 200 48)
		(output)
		(text "ALU[3]" (rect 0 0 59 23)(font "Intel Clear" (font_size 8)))
		(text "ALU[3]" (rect 120 43 179 66)(font "Intel Clear" (font_size 8)))
		(line (pt 200 48)(pt 184 48))
	)
	(port
		(pt 200 64)
		(output)
		(text "ALU[2]" (rect 0 0 59 23)(font "Intel Clear" (font_size 8)))
		(text "ALU[2]" (rect 120 59 179 82)(font "Intel Clear" (font_size 8)))
		(line (pt 200 64)(pt 184 64))
	)
	(port
		(pt 200 80)
		(output)
		(text "ALU[1]" (rect 0 0 59 23)(font "Intel Clear" (font_size 8)))
		(text "ALU[1]" (rect 120 75 179 98)(font "Intel Clear" (font_size 8)))
		(line (pt 200 80)(pt 184 80))
	)
	(port
		(pt 200 96)
		(output)
		(text "ALU[0]" (rect 0 0 59 23)(font "Intel Clear" (font_size 8)))
		(text "ALU[0]" (rect 120 91 179 114)(font "Intel Clear" (font_size 8)))
		(line (pt 200 96)(pt 184 96))
	)
	(drawing
		(rectangle (rect 16 16 184 112))
	)
)
