$comment
	File created using the following command:
		vcd file trabalhofinalcd.msim.vcd -direction
$end
$date
	Fri Apr 14 00:24:06 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module controlevisor_vlg_vec_tst $end
$var reg 8 ! address_down [7:0] $end
$var reg 8 " address_up [7:0] $end
$var reg 1 # B_done $end
$var reg 1 $ B_mostra_E $end
$var reg 2 % count [1:0] $end
$var reg 8 & data_user [7:0] $end
$var reg 1 ' down_on $end
$var reg 1 ( msg_done $end
$var reg 8 ) read_reg [7:0] $end
$var reg 1 * S_mostraE $end
$var reg 1 + up_on $end
$var wire 1 , a1teste $end
$var wire 1 - g1teste $end
$var wire 1 . VISOR0_REG [6] $end
$var wire 1 / VISOR0_REG [5] $end
$var wire 1 0 VISOR0_REG [4] $end
$var wire 1 1 VISOR0_REG [3] $end
$var wire 1 2 VISOR0_REG [2] $end
$var wire 1 3 VISOR0_REG [1] $end
$var wire 1 4 VISOR0_REG [0] $end
$var wire 1 5 VISOR1_REG [6] $end
$var wire 1 6 VISOR1_REG [5] $end
$var wire 1 7 VISOR1_REG [4] $end
$var wire 1 8 VISOR1_REG [3] $end
$var wire 1 9 VISOR1_REG [2] $end
$var wire 1 : VISOR1_REG [1] $end
$var wire 1 ; VISOR1_REG [0] $end
$var wire 1 < VISOR2_REG [6] $end
$var wire 1 = VISOR2_REG [5] $end
$var wire 1 > VISOR2_REG [4] $end
$var wire 1 ? VISOR2_REG [3] $end
$var wire 1 @ VISOR2_REG [2] $end
$var wire 1 A VISOR2_REG [1] $end
$var wire 1 B VISOR2_REG [0] $end
$var wire 1 C VISOR3_REG [6] $end
$var wire 1 D VISOR3_REG [5] $end
$var wire 1 E VISOR3_REG [4] $end
$var wire 1 F VISOR3_REG [3] $end
$var wire 1 G VISOR3_REG [2] $end
$var wire 1 H VISOR3_REG [1] $end
$var wire 1 I VISOR3_REG [0] $end
$var wire 1 J sampler $end
$scope module i1 $end
$var wire 1 K gnd $end
$var wire 1 L vcc $end
$var wire 1 M unknown $end
$var tri1 1 N devclrn $end
$var tri1 1 O devpor $end
$var tri1 1 P devoe $end
$var wire 1 Q data_user[7]~input_o $end
$var wire 1 R data_user[6]~input_o $end
$var wire 1 S data_user[5]~input_o $end
$var wire 1 T data_user[4]~input_o $end
$var wire 1 U data_user[3]~input_o $end
$var wire 1 V data_user[2]~input_o $end
$var wire 1 W data_user[1]~input_o $end
$var wire 1 X data_user[0]~input_o $end
$var wire 1 Y address_up[7]~input_o $end
$var wire 1 Z address_up[6]~input_o $end
$var wire 1 [ address_up[5]~input_o $end
$var wire 1 \ address_up[4]~input_o $end
$var wire 1 ] address_up[3]~input_o $end
$var wire 1 ^ address_up[2]~input_o $end
$var wire 1 _ address_up[1]~input_o $end
$var wire 1 ` address_up[0]~input_o $end
$var wire 1 a address_down[7]~input_o $end
$var wire 1 b address_down[6]~input_o $end
$var wire 1 c address_down[5]~input_o $end
$var wire 1 d address_down[4]~input_o $end
$var wire 1 e address_down[3]~input_o $end
$var wire 1 f address_down[2]~input_o $end
$var wire 1 g address_down[1]~input_o $end
$var wire 1 h address_down[0]~input_o $end
$var wire 1 i read_reg[7]~input_o $end
$var wire 1 j read_reg[6]~input_o $end
$var wire 1 k read_reg[5]~input_o $end
$var wire 1 l read_reg[4]~input_o $end
$var wire 1 m read_reg[3]~input_o $end
$var wire 1 n read_reg[2]~input_o $end
$var wire 1 o read_reg[1]~input_o $end
$var wire 1 p read_reg[0]~input_o $end
$var wire 1 q a1teste~output_o $end
$var wire 1 r g1teste~output_o $end
$var wire 1 s VISOR0_REG[6]~output_o $end
$var wire 1 t VISOR0_REG[5]~output_o $end
$var wire 1 u VISOR0_REG[4]~output_o $end
$var wire 1 v VISOR0_REG[3]~output_o $end
$var wire 1 w VISOR0_REG[2]~output_o $end
$var wire 1 x VISOR0_REG[1]~output_o $end
$var wire 1 y VISOR0_REG[0]~output_o $end
$var wire 1 z VISOR1_REG[6]~output_o $end
$var wire 1 { VISOR1_REG[5]~output_o $end
$var wire 1 | VISOR1_REG[4]~output_o $end
$var wire 1 } VISOR1_REG[3]~output_o $end
$var wire 1 ~ VISOR1_REG[2]~output_o $end
$var wire 1 !! VISOR1_REG[1]~output_o $end
$var wire 1 "! VISOR1_REG[0]~output_o $end
$var wire 1 #! VISOR2_REG[6]~output_o $end
$var wire 1 $! VISOR2_REG[5]~output_o $end
$var wire 1 %! VISOR2_REG[4]~output_o $end
$var wire 1 &! VISOR2_REG[3]~output_o $end
$var wire 1 '! VISOR2_REG[2]~output_o $end
$var wire 1 (! VISOR2_REG[1]~output_o $end
$var wire 1 )! VISOR2_REG[0]~output_o $end
$var wire 1 *! VISOR3_REG[6]~output_o $end
$var wire 1 +! VISOR3_REG[5]~output_o $end
$var wire 1 ,! VISOR3_REG[4]~output_o $end
$var wire 1 -! VISOR3_REG[3]~output_o $end
$var wire 1 .! VISOR3_REG[2]~output_o $end
$var wire 1 /! VISOR3_REG[1]~output_o $end
$var wire 1 0! VISOR3_REG[0]~output_o $end
$var wire 1 1! count[0]~input_o $end
$var wire 1 2! S_mostraE~input_o $end
$var wire 1 3! down_on~input_o $end
$var wire 1 4! count[1]~input_o $end
$var wire 1 5! inst123|inst~0_combout $end
$var wire 1 6! inst1|inst0~combout $end
$var wire 1 7! msg_done~input_o $end
$var wire 1 8! inst2|LPM_MUX_component|auto_generated|result_node[6]~0_combout $end
$var wire 1 9! B_mostra_E~input_o $end
$var wire 1 :! inst45~0_combout $end
$var wire 1 ;! inst45~1_combout $end
$var wire 1 <! up_on~input_o $end
$var wire 1 =! B_done~input_o $end
$var wire 1 >! inst41~combout $end
$var wire 1 ?! inst3|inst26~0_combout $end
$var wire 1 @! inst3|inst25~combout $end
$var wire 1 A! inst3|inst17~2_combout $end
$var wire 1 B! inst123|inst25~0_combout $end
$var wire 1 C! inst123|inst25~1_combout $end
$var wire 1 D! inst2|LPM_MUX_component|auto_generated|result_node [6] $end
$var wire 1 E! inst2|LPM_MUX_component|auto_generated|result_node [5] $end
$var wire 1 F! inst2|LPM_MUX_component|auto_generated|result_node [4] $end
$var wire 1 G! inst2|LPM_MUX_component|auto_generated|result_node [3] $end
$var wire 1 H! inst2|LPM_MUX_component|auto_generated|result_node [2] $end
$var wire 1 I! inst2|LPM_MUX_component|auto_generated|result_node [1] $end
$var wire 1 J! inst2|LPM_MUX_component|auto_generated|result_node [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
b0 %
b0 &
0'
0(
b0 )
0*
0+
0,
0-
04
13
12
11
00
0/
0.
0;
1:
19
18
07
06
05
1B
1A
1@
1?
1>
1=
1<
1I
1H
1G
1F
1E
1D
1C
xJ
0K
1L
xM
1N
1O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
1v
1w
1x
0y
0z
0{
0|
1}
1~
1!!
0"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
zJ!
zI!
zH!
1G!
zF!
zE!
zD!
$end
#30000
b1 %
11!
0J
1C!
16!
0+!
1r
0%!
0*!
0,!
0-!
0.!
0D
1-
0>
0C
0E
0F
0G
#1000000
