Path: news.gmane.org!not-for-mail
From: "Deucher, Alexander" <Alexander.Deucher@amd.com>
Newsgroups: gmane.linux.kernel.pci,gmane.linux.kernel
Subject: RE: [PATCH v3 29/32] PCI/radeon: use PCIe capabilities access
 functions to simplify implementation
Date: Wed, 1 Aug 2012 16:04:35 +0000
Lines: 64
Approved: news@gmane.org
Message-ID: <A3397C8B8B789E45844E7EC5DEAD89D02234271D@sausexdag04.amd.com>
References: <1343836477-7287-1-git-send-email-jiang.liu@huawei.com>
 <1343836477-7287-30-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 8BIT
X-Trace: dough.gmane.org 1343837093 22908 80.91.229.3 (1 Aug 2012 16:04:53 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Wed, 1 Aug 2012 16:04:53 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>
To: Jiang Liu <liuj97@gmail.com>, Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>,
	David Airlie <airlied@linux.ie>,
	Dave Airlie <airlied@redhat.com>,
	Jerome Glisse <jglisse@redhat.com>
Original-X-From: linux-pci-owner@vger.kernel.org Wed Aug 01 18:04:48 2012
Return-path: <linux-pci-owner@vger.kernel.org>
Envelope-to: glp-linux-pci@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-pci-owner@vger.kernel.org>)
	id 1SwbPg-0007KN-Rl
	for glp-linux-pci@plane.gmane.org; Wed, 01 Aug 2012 18:04:45 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751662Ab2HAQEn (ORCPT <rfc822;glp-linux-pci@m.gmane.org>);
	Wed, 1 Aug 2012 12:04:43 -0400
Original-Received: from tx2ehsobe005.messaging.microsoft.com ([65.55.88.15]:56740 "EHLO
	tx2outboundpool.messaging.microsoft.com" rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1751502Ab2HAQEm convert rfc822-to-8bit
	(ORCPT <rfc822;linux-pci@vger.kernel.org>);
	Wed, 1 Aug 2012 12:04:42 -0400
Original-Received: from mail99-tx2-R.bigfish.com (10.9.14.242) by
 TX2EHSOBE009.bigfish.com (10.9.40.29) with Microsoft SMTP Server id
 14.1.225.23; Wed, 1 Aug 2012 16:04:41 +0000
Original-Received: from mail99-tx2 (localhost [127.0.0.1])	by mail99-tx2-R.bigfish.com
 (Postfix) with ESMTP id 39C554C021A;	Wed,  1 Aug 2012 16:04:41 +0000 (UTC)
X-Forefront-Antispam-Report: CIP:163.181.249.109;KIP:(null);UIP:(null);IPV:NLI;H:ausb3twp02.amd.com;RD:none;EFVD:NLI
X-SpamScore: -7
X-BigFish: VPS-7(zz9371I542M1432Izz1202hzz8275bhz2dh668h839h944hd25hf0ah107ah)
Original-Received: from mail99-tx2 (localhost.localdomain [127.0.0.1]) by mail99-tx2
 (MessageSwitch) id 134383707951332_32137; Wed,  1 Aug 2012 16:04:39 +0000
 (UTC)
Original-Received: from TX2EHSMHS009.bigfish.com (unknown [10.9.14.253])	by
 mail99-tx2.bigfish.com (Postfix) with ESMTP id F25EF180044;	Wed,  1 Aug 2012
 16:04:38 +0000 (UTC)
Original-Received: from ausb3twp02.amd.com (163.181.249.109) by
 TX2EHSMHS009.bigfish.com (10.9.99.109) with Microsoft SMTP Server id
 14.1.225.23; Wed, 1 Aug 2012 16:04:38 +0000
X-WSS-ID: 0M833BL-02-2EG-02
X-M-MSG: 
Original-Received: from sausexedgep01.amd.com (sausexedgep01-ext.amd.com
 [163.181.249.72])	(using TLSv1 with cipher AES128-SHA (128/128 bits))	(No
 client certificate requested)	by ausb3twp02.amd.com (Axway MailGate 3.8.1)
 with ESMTP id 2DB73C80E8;	Wed,  1 Aug 2012 11:04:33 -0500 (CDT)
Original-Received: from SAUSEXDAG06.amd.com (163.181.55.7) by sausexedgep01.amd.com
 (163.181.36.54) with Microsoft SMTP Server (TLS) id 8.3.192.1; Wed, 1 Aug
 2012 11:04:49 -0500
Original-Received: from SAUSEXDAG04.amd.com ([fe80::9143:6575:e649:e862]) by
 sausexdag06.amd.com ([fe80::cc99:d0a6:b4b:ef8b%19]) with mapi id
 14.01.0323.003; Wed, 1 Aug 2012 11:04:36 -0500
Thread-Topic: [PATCH v3 29/32] PCI/radeon: use PCIe capabilities access
 functions to simplify implementation
Thread-Index: AQHNb/7NQq3jl1LHFk6/1bH6YXoGCJdFHnkw
In-Reply-To: <1343836477-7287-30-git-send-email-jiang.liu@huawei.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-originating-ip: [163.181.250.19]
X-OriginatorOrg: amd.com
Original-Sender: linux-pci-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-pci.vger.kernel.org>
X-Mailing-List: linux-pci@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel.pci:16793 gmane.linux.kernel:1336437
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1336437>

> -----Original Message-----
> From: Jiang Liu [mailto:liuj97@gmail.com]
> Sent: Wednesday, August 01, 2012 11:55 AM
> To: Bjorn Helgaas; Don Dutile; David Airlie; Dave Airlie; Deucher, Alexander;
> Jerome Glisse
> Cc: Jiang Liu; Yinghai Lu; Taku Izumi; Rafael J . Wysocki; Kenji Kaneshige; Yijing
> Wang; linux-kernel@vger.kernel.org; linux-pci@vger.kernel.org; Jiang Liu
> Subject: [PATCH v3 29/32] PCI/radeon: use PCIe capabilities access functions
> to simplify implementation
> 
> From: Jiang Liu <jiang.liu@huawei.com>
> 
> Use PCIe capabilities access functions to simplify radeon driver's
> implementation.
> 
> Signed-off-by: Jiang Liu <liuj97@gmail.com>

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>

> ---
>  drivers/gpu/drm/radeon/evergreen.c |   10 +++-------
>  1 file changed, 3 insertions(+), 7 deletions(-)
> 
> diff --git a/drivers/gpu/drm/radeon/evergreen.c
> b/drivers/gpu/drm/radeon/evergreen.c
> index 01550d0..8804c80 100644
> --- a/drivers/gpu/drm/radeon/evergreen.c
> +++ b/drivers/gpu/drm/radeon/evergreen.c
> @@ -77,13 +77,9 @@ void evergreen_tiling_fields(unsigned tiling_flags,
> unsigned *bankw,
>  void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev)
>  {
>  	u16 ctl, v;
> -	int cap, err;
> +	int err;
> 
> -	cap = pci_pcie_cap(rdev->pdev);
> -	if (!cap)
> -		return;
> -
> -	err = pci_read_config_word(rdev->pdev, cap + PCI_EXP_DEVCTL,
> &ctl);
> +	err = pci_pcie_capability_read_word(rdev->pdev, PCI_EXP_DEVCTL,
> &ctl);
>  	if (err)
>  		return;
> 
> @@ -95,7 +91,7 @@ void evergreen_fix_pci_max_read_req_size(struct
> radeon_device *rdev)
>  	if ((v == 0) || (v == 6) || (v == 7)) {
>  		ctl &= ~PCI_EXP_DEVCTL_READRQ;
>  		ctl |= (2 << 12);
> -		pci_write_config_word(rdev->pdev, cap + PCI_EXP_DEVCTL,
> ctl);
> +		pci_pcie_capability_write_word(rdev->pdev,
> PCI_EXP_DEVCTL, ctl);
>  	}
>  }
> 
> --
> 1.7.9.5
> 


