
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Oct 13 11:31:50 2023
| Design       : ov5640_lcd_yuv
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                  
*****************************************************************************************************************************************************************
                                                                                 Clock   Non-clock                                                               
 Clock                    Period       Waveform            Type                  Loads       Loads  Sources                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared                176           5  {sys_clk}                                                    
   ui_clk                 10.0000      {0.0000 5.0000}     Generated (sys_clk)    3453           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk         10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 cam_pclk                 20.0000      {0.0000 10.0000}    Declared                139           0  {cam_pclk}                                                   
=================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    178.9869 MHz        20.0000         5.5870         14.413
 cam_pclk                   50.0000 MHz    170.0680 MHz        20.0000         5.8800         14.120
 ui_clk                    100.0000 MHz    124.2545 MHz        10.0000         8.0480          1.952
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.413       0.000              0            547
 cam_pclk               cam_pclk                    14.120       0.000              0            418
 ui_clk                 cam_pclk                     5.110       0.000              0             11
 ui_clk                 ui_clk                       1.952       0.000              0          12682
 cam_pclk               ui_clk                       1.656       0.000              0             12
 ioclk1                 ioclk1                       1.698       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.291       0.000              0            547
 cam_pclk               cam_pclk                     0.314       0.000              0            418
 ui_clk                 cam_pclk                     1.522       0.000              0             11
 ui_clk                 ui_clk                       0.266       0.000              0          12682
 cam_pclk               ui_clk                       0.379       0.000              0             12
 ioclk1                 ioclk1                       0.444       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.579       0.000              0             62
 cam_pclk               cam_pclk                    10.854       0.000              0             49
 ui_clk                 cam_pclk                     2.913       0.000              0             35
 ui_clk                 ui_clk                       5.958       0.000              0           1784
 cam_pclk               ui_clk                       1.537       0.000              0             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.673       0.000              0             62
 cam_pclk               cam_pclk                     0.788       0.000              0             49
 ui_clk                 cam_pclk                     3.301       0.000              0             35
 ui_clk                 ui_clk                       0.560       0.000              0           1784
 cam_pclk               ui_clk                       2.408       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            176
 cam_pclk                                            8.862       0.000              0            139
 ui_clk                                              3.100       0.000              0           3453
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.048       0.000              0            547
 cam_pclk               cam_pclk                    15.944       0.000              0            418
 ui_clk                 cam_pclk                     7.322       0.000              0             11
 ui_clk                 ui_clk                       4.351       0.000              0          12682
 cam_pclk               ui_clk                       4.094       0.000              0             12
 ioclk1                 ioclk1                       1.836       0.000              0             48
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.265       0.000              0            547
 cam_pclk               cam_pclk                     0.252       0.000              0            418
 ui_clk                 cam_pclk                     0.927       0.000              0             11
 ui_clk                 ui_clk                       0.251       0.000              0          12682
 cam_pclk               ui_clk                       0.806       0.000              0             12
 ioclk1                 ioclk1                       0.380       0.000              0             48
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.247       0.000              0             62
 cam_pclk               cam_pclk                    13.676       0.000              0             49
 ui_clk                 cam_pclk                     5.737       0.000              0             35
 ui_clk                 ui_clk                       7.183       0.000              0           1784
 cam_pclk               ui_clk                       3.942       0.000              0             54
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.501       0.000              0             62
 cam_pclk               cam_pclk                     0.623       0.000              0             49
 ui_clk                 cam_pclk                     2.139       0.000              0             35
 ui_clk                 ui_clk                       0.417       0.000              0           1784
 cam_pclk               ui_clk                       2.151       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            176
 cam_pclk                                            9.090       0.000              0            139
 ui_clk                                              3.480       0.000              0           3453
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.670
  Clock Pessimism Removal :  0.703

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.627       3.670         lcd_clk          
 CLMA_118_101/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK

 CLMA_118_101/Q0                   tco                   0.289       3.959 r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.622       4.581         u_lcd_rgb_top/u_lcd_driver/h_sync [3]
                                   td                    0.474       5.055 f       u_lcd_rgb_top/u_lcd_driver/N46_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.055         u_lcd_rgb_top/u_lcd_driver/_N4776
 CLMA_130_105/Y3                   td                    0.501       5.556 r       u_lcd_rgb_top/u_lcd_driver/N46_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.793       6.349         u_lcd_rgb_top/u_lcd_driver/N46 [3]
                                   td                    0.234       6.583 f       u_lcd_rgb_top/u_lcd_driver/N50_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.583         u_lcd_rgb_top/u_lcd_driver/_N4303
 CLMA_130_100/Y2                   td                    0.271       6.854 r       u_lcd_rgb_top/u_lcd_driver/N50_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.699       7.553         u_lcd_rgb_top/u_lcd_driver/N50 [5]
 CLMA_126_104/COUT                 td                    0.502       8.055 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.055         u_lcd_rgb_top/u_lcd_driver/N51.co [6]
 CLMA_126_108/Y1                   td                    0.498       8.553 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.456       9.009         u_lcd_rgb_top/u_lcd_driver/N51
 CLMS_138_105/C4                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.009         Logic Levels: 4  
                                                                                   Logic: 2.769ns(51.864%), Route: 2.570ns(48.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.171      22.210         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162      22.372 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.520      22.892         lcd_clk          
 CLMS_138_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.703      23.595                          
 clock uncertainty                                      -0.050      23.545                          

 Setup time                                             -0.123      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                   9.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.649
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.606       3.649         lcd_clk          
 CLMS_126_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMS_126_105/Q0                   tco                   0.289       3.938 r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.558       4.496         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.474       4.970 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.970         u_lcd_rgb_top/u_lcd_driver/_N4630
 CLMA_130_97/Y3                    td                    0.501       5.471 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.401       5.872         u_lcd_rgb_top/u_lcd_driver/N132 [4]
 CLMS_134_97/COUT                  td                    0.344       6.216 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.216         u_lcd_rgb_top/u_lcd_driver/N134_1.co [4]
 CLMS_134_101/Y1                   td                    0.498       6.714 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.401       7.115         u_lcd_rgb_top/u_lcd_driver/N134 [7]
 CLMS_134_105/COUT                 td                    0.507       7.622 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.622         u_lcd_rgb_top/u_lcd_driver/N135.co [6]
 CLMS_134_109/Y1                   td                    0.498       8.120 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.706       8.826         u_lcd_rgb_top/u_lcd_driver/N135
 CLMS_138_105/C1                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.826         Logic Levels: 5  
                                                                                   Logic: 3.111ns(60.093%), Route: 2.066ns(39.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.171      22.210         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162      22.372 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.520      22.892         lcd_clk          
 CLMS_138_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.671      23.563                          
 clock uncertainty                                      -0.050      23.513                          

 Setup time                                             -0.234      23.279                          

 Data required time                                                 23.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.279                          
 Data arrival time                                                   8.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.649
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.606       3.649         lcd_clk          
 CLMS_126_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMS_126_105/Q0                   tco                   0.289       3.938 r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.612       4.550         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.474       5.024 f       u_lcd_rgb_top/u_lcd_driver/N158_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.024         u_lcd_rgb_top/u_lcd_driver/N158_1.co [2]
 CLMA_146_100/Y2                   td                    0.271       5.295 r       u_lcd_rgb_top/u_lcd_driver/N158_1.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.615       5.910         u_lcd_rgb_top/u_lcd_driver/N158 [7]
 CLMA_138_96/COUT                  td                    0.515       6.425 r       u_lcd_rgb_top/u_lcd_driver/N159.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.425         u_lcd_rgb_top/u_lcd_driver/N159.co [6]
 CLMA_138_100/Y1                   td                    0.498       6.923 r       u_lcd_rgb_top/u_lcd_driver/N159.eq_4/gateop_A2/Y1
                                   net (fanout=13)       0.637       7.560         u_lcd_rgb_top/u_lcd_driver/N159
 CLMS_122_97/CECO                  td                    0.184       7.744 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.744         ntR770           
 CLMS_122_101/CECO                 td                    0.184       7.928 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.928         ntR769           
 CLMS_122_105/CECI                                                         r       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.928         Logic Levels: 5  
                                                                                   Logic: 2.415ns(56.438%), Route: 1.864ns(43.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.171      22.210         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162      22.372 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.395      22.767         lcd_clk          
 CLMS_122_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.671      23.438                          
 clock uncertainty                                      -0.050      23.388                          

 Setup time                                             -0.729      22.659                          

 Data required time                                                 22.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.659                          
 Data arrival time                                                   7.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.381
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.171       2.210         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.372 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.520       2.892         lcd_clk          
 CLMS_138_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK

 CLMS_138_105/Q2                   tco                   0.228       3.120 r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.798       3.918         rdata_req        
 CLMS_154_73/B0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.918         Logic Levels: 0  
                                                                                   Logic: 0.228ns(22.222%), Route: 0.798ns(77.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.338       4.381         lcd_clk          
 CLMS_154_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.671       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Hold time                                              -0.083       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   3.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_picture_size/ddr3_addr_max[9]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  2.631
  Clock Pessimism Removal :  -0.582

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       2.631         nt_sys_clk       
 CLMA_110_132/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_132/Q0                   tco                   0.222       2.853 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.334       3.187         lcd_id[1]        
 CLMS_114_133/B3                                                           f       u_picture_size/ddr3_addr_max[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.187         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.928%), Route: 0.334ns(60.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       2.243       3.667         nt_sys_clk       
 CLMS_114_133/CLK                                                          r       u_picture_size/ddr3_addr_max[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.582       3.085                          
 clock uncertainty                                       0.000       3.085                          

 Hold time                                              -0.222       2.863                          

 Data required time                                                  2.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.863                          
 Data arrival time                                                   3.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  2.568
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.529       2.568         nt_sys_clk       
 CLMA_82_108/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_108/Q2                    tco                   0.224       2.792 f       u_ov5640_dri/u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.219       3.011         u_ov5640_dri/u_i2c_dri/clk_cnt [2]
 CLMS_78_109/B1                                                            f       u_ov5640_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.011         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.997       3.421         nt_sys_clk       
 CLMS_78_109/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.632       2.789                          
 clock uncertainty                                       0.000       2.789                          

 Hold time                                              -0.106       2.683                          

 Data required time                                                  2.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.683                          
 Data arrival time                                                   3.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.059       5.953         ntclkbufg_1      
 CLMS_94_73/CLK                                                            r       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK

 CLMS_94_73/Q1                     tco                   0.289       6.242 f       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/Q
                                   net (fanout=10)       1.648       7.890         post_frame_de    
                                   td                    0.234       8.124 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.124         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4312
 CLMA_162_108/COUT                 td                    0.058       8.182 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.182         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4314
 CLMA_162_112/Y1                   td                    0.498       8.680 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.128       8.808         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_162_113/Y3                   td                    0.303       9.111 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.893      10.004         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_158_112/COUT                 td                    0.502      10.506 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.506         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.058      10.564 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.564         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_158_116/Y2                   td                    0.271      10.835 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.267      11.102         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_158_120/A3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  11.102         Logic Levels: 5  
                                                                                   Logic: 2.213ns(42.979%), Route: 2.936ns(57.021%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.775      24.878         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.791      25.669                          
 clock uncertainty                                      -0.050      25.619                          

 Setup time                                             -0.397      25.222                          

 Data required time                                                 25.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.222                          
 Data arrival time                                                  11.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.073       5.967         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_85/Q0                     tco                   0.289       6.256 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.839       7.095         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_72/Y0                     td                    0.210       7.305 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.411       7.716         u_vip/u_rgb2ycbcr/_N5023
 CLMA_82_68/Y3                     td                    0.210       7.926 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.411       8.337         u_vip/u_rgb2ycbcr/_N5027
 CLMA_78_72/Y1                     td                    0.460       8.797 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.406       9.203         u_vip/u_rgb2ycbcr/_N5031
 CLMA_78_76/Y0                     td                    0.210       9.413 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.556       9.969         u_vip/u_rgb2ycbcr/_N5035
 CLMS_82_85/Y2                     td                    0.210      10.179 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj5_3/gateop_perm/Z
                                   net (fanout=1)        0.552      10.731         u_vip/u_rgb2ycbcr/_N5039
 CLMS_82_77/COUT                   td                    0.511      11.242 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.242         u_vip/u_rgb2ycbcr/_N5279
                                   td                    0.058      11.300 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.300         u_vip/u_rgb2ycbcr/_N5281
 CLMS_82_81/COUT                   td                    0.058      11.358 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.358         u_vip/u_rgb2ycbcr/_N5283
 CLMS_82_85/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin

 Data arrival time                                                  11.358         Logic Levels: 7  
                                                                                   Logic: 2.216ns(41.106%), Route: 3.175ns(58.894%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.728      24.831         ntclkbufg_1      
 CLMS_82_85/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.018      25.849                          
 clock uncertainty                                      -0.050      25.799                          

 Setup time                                             -0.170      25.629                          

 Data required time                                                 25.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.629                          
 Data arrival time                                                  11.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.825
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.073       5.967         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_85/Q0                     tco                   0.289       6.256 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.839       7.095         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_72/Y0                     td                    0.210       7.305 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.411       7.716         u_vip/u_rgb2ycbcr/_N5023
 CLMA_82_68/Y3                     td                    0.210       7.926 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.411       8.337         u_vip/u_rgb2ycbcr/_N5027
 CLMA_78_72/Y1                     td                    0.460       8.797 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.406       9.203         u_vip/u_rgb2ycbcr/_N5031
 CLMA_78_76/Y0                     td                    0.210       9.413 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.556       9.969         u_vip/u_rgb2ycbcr/_N5035
 CLMS_82_85/Y2                     td                    0.210      10.179 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj5_3/gateop_perm/Z
                                   net (fanout=1)        0.552      10.731         u_vip/u_rgb2ycbcr/_N5039
 CLMS_82_77/COUT                   td                    0.511      11.242 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.242         u_vip/u_rgb2ycbcr/_N5279
                                   td                    0.058      11.300 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.300         u_vip/u_rgb2ycbcr/_N5281
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.300         Logic Levels: 6  
                                                                                   Logic: 2.158ns(40.465%), Route: 3.175ns(59.535%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.722      24.825         ntclkbufg_1      
 CLMS_82_81/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.018      25.843                          
 clock uncertainty                                      -0.050      25.793                          

 Setup time                                             -0.167      25.626                          

 Data required time                                                 25.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.626                          
 Data arrival time                                                  11.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.961
  Launch Clock Delay      :  4.832
  Clock Pessimism Removal :  -1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.729       4.832         ntclkbufg_1      
 CLMA_90_81/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK

 CLMA_90_81/Q1                     tco                   0.224       5.056 f       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085       5.141         u_vip/u_rgb2ycbcr/rgb_b_m0 [10]
 CLMA_90_80/C4                                                             f       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.067       5.961         ntclkbufg_1      
 CLMA_90_80/CLK                                                            r       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.100       4.861                          
 clock uncertainty                                       0.000       4.861                          

 Hold time                                              -0.034       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.008
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.775       4.878         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_158_120/Q0                   tco                   0.222       5.100 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.098       5.198         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wfull
 CLMA_158_121/B4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.198         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.375%), Route: 0.098ns(30.625%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.114       6.008         ntclkbufg_1      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.100       4.908                          
 clock uncertainty                                       0.000       4.908                          

 Hold time                                              -0.035       4.873                          

 Data required time                                                  4.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.873                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.738       4.841         ntclkbufg_1      
 CLMA_94_84/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_94_84/Q3                     tco                   0.221       5.062 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_94_84/D4                                                             f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.077       5.971         ntclkbufg_1      
 CLMA_94_84/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.841                          
 clock uncertainty                                       0.000       4.841                          

 Hold time                                              -0.034       4.807                          

 Data required time                                                  4.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.807                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.744  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  8.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.112      18.616         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_154_117/Q0                   tco                   0.287      18.903 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.721      19.624         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_158_116/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  19.624         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.472%), Route: 0.721ns(71.528%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.769      24.872         ntclkbufg_1      
 CLMA_158_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      24.872                          
 clock uncertainty                                      -0.050      24.822                          

 Setup time                                             -0.088      24.734                          

 Data required time                                                 24.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.734                          
 Data arrival time                                                  19.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.106      18.610         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q0                   tco                   0.287      18.897 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.427      19.324         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_158_108/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  19.324         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.758      24.861         ntclkbufg_1      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      24.861                          
 clock uncertainty                                      -0.050      24.811                          

 Setup time                                             -0.088      24.723                          

 Data required time                                                 24.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.723                          
 Data arrival time                                                  19.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.106      18.610         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q1                   tco                   0.289      18.899 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.422      19.321         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_158_108/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  19.321         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.647%), Route: 0.422ns(59.353%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.758      24.861         ntclkbufg_1      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      24.861                          
 clock uncertainty                                      -0.050      24.811                          

 Setup time                                             -0.088      24.723                          

 Data required time                                                 24.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.723                          
 Data arrival time                                                  19.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.017
  Launch Clock Delay      :  7.131
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.778      27.131         ntclkbufg_0      
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_154_121/Q2                   tco                   0.228      27.359 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216      27.575         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_154_125/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  27.575         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.351%), Route: 0.216ns(48.649%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123      26.017         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      26.017                          
 clock uncertainty                                       0.050      26.067                          

 Hold time                                              -0.014      26.053                          

 Data required time                                                 26.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.053                          
 Data arrival time                                                  27.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.014
  Launch Clock Delay      :  7.131
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.778      27.131         ntclkbufg_0      
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_154_121/Q0                   tco                   0.226      27.357 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.217      27.574         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_158_124/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  27.574         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.016%), Route: 0.217ns(48.984%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.120      26.014         ntclkbufg_1      
 CLMA_158_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      26.014                          
 clock uncertainty                                       0.050      26.064                          

 Hold time                                              -0.014      26.050                          

 Data required time                                                 26.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.050                          
 Data arrival time                                                  27.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.767      27.120         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q2                   tco                   0.228      27.348 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.217      27.565         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_158_108/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  27.565         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.236%), Route: 0.217ns(48.764%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.097      25.991         ntclkbufg_1      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      25.991                          
 clock uncertainty                                       0.050      26.041                          

 Hold time                                              -0.014      26.027                          

 Data required time                                                 26.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.027                          
 Data arrival time                                                  27.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.108
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.078       8.582         ntclkbufg_0      
 CLMA_214_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_80/Q3                    tco                   0.288       8.870 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.418       9.288         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_89/Y3                    td                    0.459       9.747 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.564      10.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.788 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_214_84/Y3                    td                    0.501      11.289 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.619      11.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_202_85/Y1                    td                    0.212      12.120 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.569      12.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_206_93/COUT                  td                    0.507      13.196 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.196         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4496
 CLMS_206_97/Y0                    td                    0.269      13.465 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.662      14.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_214_89/Y2                    td                    0.210      14.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.635      14.972         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12097
 CLMA_206_100/Y2                   td                    0.487      15.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.548      16.007         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12184
 CLMS_206_97/D3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  16.007         Logic Levels: 7  
                                                                                   Logic: 3.410ns(45.926%), Route: 4.015ns(54.074%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.755      17.108         ntclkbufg_0      
 CLMS_206_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.486                          
 clock uncertainty                                      -0.150      18.336                          

 Setup time                                             -0.377      17.959                          

 Data required time                                                 17.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.959                          
 Data arrival time                                                  16.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.124
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.078       8.582         ntclkbufg_0      
 CLMA_214_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_80/Q3                    tco                   0.288       8.870 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.418       9.288         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_89/Y3                    td                    0.459       9.747 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.564      10.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.788 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_214_84/Y3                    td                    0.501      11.289 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.619      11.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_202_85/Y1                    td                    0.212      12.120 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.569      12.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_206_93/COUT                  td                    0.507      13.196 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.196         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4496
 CLMS_206_97/Y0                    td                    0.269      13.465 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.662      14.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_214_89/Y2                    td                    0.210      14.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.938      15.275         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12097
 CLMA_202_112/Y3                   td                    0.468      15.743 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.413      16.156         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12127
 CLMA_206_108/AD                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  16.156         Logic Levels: 7  
                                                                                   Logic: 3.391ns(44.772%), Route: 4.183ns(55.228%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.771      17.124         ntclkbufg_0      
 CLMA_206_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.502                          
 clock uncertainty                                      -0.150      18.352                          

 Setup time                                             -0.196      18.156                          

 Data required time                                                 18.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.156                          
 Data arrival time                                                  16.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.130
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.078       8.582         ntclkbufg_0      
 CLMA_214_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_80/Q3                    tco                   0.288       8.870 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.418       9.288         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_89/Y3                    td                    0.459       9.747 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.564      10.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.788 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_214_84/Y3                    td                    0.501      11.289 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.619      11.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_202_85/Y1                    td                    0.212      12.120 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.569      12.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_206_93/COUT                  td                    0.507      13.196 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.196         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4496
 CLMS_206_97/Y0                    td                    0.269      13.465 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.662      14.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_214_89/Y2                    td                    0.210      14.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.938      15.275         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12097
 CLMA_202_112/Y3                   td                    0.468      15.743 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.411      16.154         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12127
 CLMA_206_112/A0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  16.154         Logic Levels: 7  
                                                                                   Logic: 3.391ns(44.783%), Route: 4.181ns(55.217%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.777      17.130         ntclkbufg_0      
 CLMA_206_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.508                          
 clock uncertainty                                      -0.150      18.358                          

 Setup time                                             -0.194      18.164                          

 Data required time                                                 18.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.164                          
 Data arrival time                                                  16.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.631
  Launch Clock Delay      :  7.127
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.774       7.127         ntclkbufg_0      
 CLMA_146_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_132/Q2                   tco                   0.224       7.351 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.448       7.799         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len [2]
 CLMS_150_125/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2]/opit_0_inv/D

 Data arrival time                                                   7.799         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.333%), Route: 0.448ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.127       8.631         ntclkbufg_0      
 CLMS_150_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2]/opit_0_inv/CLK
 clock pessimism                                        -1.151       7.480                          
 clock uncertainty                                       0.000       7.480                          

 Hold time                                               0.053       7.533                          

 Data required time                                                  7.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.533                          
 Data arrival time                                                   7.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.615
  Launch Clock Delay      :  7.129
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.776       7.129         ntclkbufg_0      
 CLMA_198_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_128/Q2                   tco                   0.228       7.357 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.359       7.716         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [100]
 CLMA_186_121/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/D

 Data arrival time                                                   7.716         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.842%), Route: 0.359ns(61.158%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.111       8.615         ntclkbufg_0      
 CLMA_186_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/CLK
 clock pessimism                                        -1.151       7.464                          
 clock uncertainty                                       0.000       7.464                          

 Hold time                                              -0.014       7.450                          

 Data required time                                                  7.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.450                          
 Data arrival time                                                   7.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]/opit_0_inv_MUX4TO1Q/S1
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.654
  Launch Clock Delay      :  7.157
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.804       7.157         ntclkbufg_0      
 CLMS_238_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_238_113/Q3                   tco                   0.221       7.378 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.360       7.738         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [7]
 CLMA_238_128/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   7.738         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.038%), Route: 0.360ns(61.962%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.150       8.654         ntclkbufg_0      
 CLMA_238_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.151       7.503                          
 clock uncertainty                                       0.000       7.503                          

 Hold time                                              -0.034       7.469                          

 Data required time                                                  7.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.469                          
 Data arrival time                                                   7.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.114       6.008         ntclkbufg_1      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q2                   tco                   0.289       6.297 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.015       7.312         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_162_61/Y6CD                  td                    0.134       7.446 f       CLKROUTE_24/Z    
                                   net (fanout=1)        1.114       8.560         ntR1253          
 CLMA_198_44/Y6CD                  td                    0.134       8.694 f       CLKROUTE_23/Z    
                                   net (fanout=1)        0.662       9.356         ntR1252          
 CLMA_230_40/Y6CD                  td                    0.134       9.490 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.442       9.932         ntR1251          
 CLMS_238_45/Y6CD                  td                    0.134      10.066 f       CLKROUTE_21/Z    
                                   net (fanout=1)        0.269      10.335         ntR1250          
 CLMS_238_41/Y6CD                  td                    0.134      10.469 f       CLKROUTE_20/Z    
                                   net (fanout=1)        4.888      15.357         ntR1249          
 CLMA_150_120/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  15.357         Logic Levels: 5  
                                                                                   Logic: 0.959ns(10.258%), Route: 8.390ns(89.742%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.781      17.134         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      17.134                          
 clock uncertainty                                      -0.150      16.984                          

 Setup time                                              0.029      17.013                          

 Data required time                                                 17.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.013                          
 Data arrival time                                                  15.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.124
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.114       6.008         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_158_120/Q3                   tco                   0.286       6.294 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.949       8.243         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_90_177/Y6AB                  td                    0.132       8.375 f       CLKROUTE_17/Z    
                                   net (fanout=1)        1.347       9.722         ntR1246          
 CLMS_78_177/Y6CD                  td                    0.134       9.856 f       CLKROUTE_16/Z    
                                   net (fanout=1)        0.632      10.488         ntR1245          
 CLMS_78_201/Y6AB                  td                    0.132      10.620 f       CLKROUTE_15/Z    
                                   net (fanout=1)        4.532      15.152         ntR1244          
 CLMS_162_121/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                  15.152         Logic Levels: 3  
                                                                                   Logic: 0.684ns(7.480%), Route: 8.460ns(92.520%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.771      17.124         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000      17.124                          
 clock uncertainty                                      -0.150      16.974                          

 Setup time                                             -0.088      16.886                          

 Data required time                                                 16.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.886                          
 Data arrival time                                                  15.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.113
  Launch Clock Delay      :  5.997
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.103       5.997         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_158_113/Q1                   tco                   0.289       6.286 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.448       7.734         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_102_152/Y6CD                 td                    0.134       7.868 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.485       8.353         ntR1232          
 CLMA_102_176/Y6CD                 td                    0.134       8.487 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.984       9.471         ntR1231          
 CLMS_78_193/Y6CD                  td                    0.134       9.605 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.623      10.228         ntR1230          
 CLMS_78_181/Y6AB                  td                    0.132      10.360 f       CLKROUTE_0/Z     
                                   net (fanout=1)        4.712      15.072         ntR1229          
 CLMS_162_113/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  15.072         Logic Levels: 4  
                                                                                   Logic: 0.823ns(9.069%), Route: 8.252ns(90.931%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.760      17.113         ntclkbufg_0      
 CLMS_162_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      17.113                          
 clock uncertainty                                      -0.150      16.963                          

 Setup time                                             -0.088      16.875                          

 Data required time                                                 16.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.875                          
 Data arrival time                                                  15.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.737  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.615
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.775       4.878         ntclkbufg_1      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q0                   tco                   0.226       5.104 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.743       6.847         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_82_41/Y6CD                   td                    0.116       6.963 r       CLKROUTE_11/Z    
                                   net (fanout=1)        2.167       9.130         ntR1240          
 CLMS_162_121/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   9.130         Logic Levels: 1  
                                                                                   Logic: 0.342ns(8.043%), Route: 3.910ns(91.957%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.111       8.615         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       8.615                          
 clock uncertainty                                       0.150       8.765                          

 Hold time                                              -0.014       8.751                          

 Data required time                                                  8.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.751                          
 Data arrival time                                                   9.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.614
  Launch Clock Delay      :  4.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.764       4.867         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_158_113/Q2                   tco                   0.228       5.095 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.737       6.832         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_238_193/Y6AB                 td                    0.115       6.947 r       CLKROUTE_19/Z    
                                   net (fanout=1)        2.780       9.727         ntR1248          
 CLMA_150_112/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   9.727         Logic Levels: 1  
                                                                                   Logic: 0.343ns(7.058%), Route: 4.517ns(92.942%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.110       8.614         ntclkbufg_0      
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       8.614                          
 clock uncertainty                                       0.150       8.764                          

 Hold time                                               0.044       8.808                          

 Data required time                                                  8.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.808                          
 Data arrival time                                                   9.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.616
  Launch Clock Delay      :  4.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.764       4.867         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_113/Q0                   tco                   0.226       5.093 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.468       7.561         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_234_40/Y6CD                  td                    0.116       7.677 r       CLKROUTE_18/Z    
                                   net (fanout=1)        4.228      11.905         ntR1247          
 CLMS_154_117/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  11.905         Logic Levels: 1  
                                                                                   Logic: 0.342ns(4.859%), Route: 6.696ns(95.141%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.112       8.616         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       8.616                          
 clock uncertainty                                       0.150       8.766                          

 Hold time                                              -0.014       8.752                          

 Data required time                                                  8.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.752                          
 Data arrival time                                                  11.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.089       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_154_101/Q1                   tco                   0.289       4.784 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=558)      1.309       6.093         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_76/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.289ns(18.085%), Route: 1.309ns(81.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706      23.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.750      24.339                          
 clock uncertainty                                      -0.050      24.289                          

 Recovery time                                          -0.617      23.672                          

 Data required time                                                 23.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.672                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.089       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_154_101/Q1                   tco                   0.289       4.784 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=558)      1.309       6.093         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_76/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.289ns(18.085%), Route: 1.309ns(81.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706      23.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.339                          
 clock uncertainty                                      -0.050      24.289                          

 Recovery time                                          -0.617      23.672                          

 Data required time                                                 23.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.672                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.567
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.089       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_154_101/Q1                   tco                   0.289       4.784 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=558)      1.115       5.899         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_61/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.584%), Route: 1.115ns(79.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684      23.567         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.317                          
 clock uncertainty                                      -0.050      24.267                          

 Recovery time                                          -0.617      23.650                          

 Data required time                                                 23.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.650                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705       3.588         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_81/Q0                    tco                   0.222       3.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.359       4.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.105       4.274 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.274         ntR675           
 CLMA_174_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.274         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.668%), Route: 0.359ns(52.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.432         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.601                          
 clock uncertainty                                       0.000       3.601                          

 Removal time                                            0.000       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   4.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705       3.588         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_81/Q0                    tco                   0.222       3.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.359       4.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.105       4.274 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.274         ntR675           
 CLMA_174_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.274         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.668%), Route: 0.359ns(52.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.432         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.601                          
 clock uncertainty                                       0.000       3.601                          

 Removal time                                            0.000       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   4.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705       3.588         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_81/Q0                    tco                   0.222       3.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.359       4.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.105       4.274 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.274         ntR675           
 CLMA_174_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.274         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.668%), Route: 0.359ns(52.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.432         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.601                          
 clock uncertainty                                       0.000       3.601                          

 Removal time                                            0.000       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   4.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.107       6.001         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.289       6.290 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.412         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.197       6.609 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.905      10.514         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.132      10.646 f       CLKROUTE_32/Z    
                                   net (fanout=36)       3.914      14.560         ntR1261          
 CLMS_154_113/RSCO                 td                    0.147      14.707 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.707         ntR137           
 CLMS_154_117/RSCO                 td                    0.147      14.854 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000      14.854         ntR136           
 CLMS_154_121/RSCO                 td                    0.147      15.001 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.001         ntR135           
 CLMS_154_125/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  15.001         Logic Levels: 5  
                                                                                   Logic: 1.059ns(11.767%), Route: 7.941ns(88.233%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784      24.887         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         1.018      25.905                          
 clock uncertainty                                      -0.050      25.855                          

 Recovery time                                           0.000      25.855                          

 Data required time                                                 25.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.855                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.107       6.001         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.289       6.290 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.412         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.197       6.609 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.905      10.514         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.132      10.646 f       CLKROUTE_32/Z    
                                   net (fanout=36)       3.914      14.560         ntR1261          
 CLMS_154_113/RSCO                 td                    0.147      14.707 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.707         ntR137           
 CLMS_154_117/RSCO                 td                    0.147      14.854 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000      14.854         ntR136           
 CLMS_154_121/RSCO                 td                    0.147      15.001 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.001         ntR135           
 CLMS_154_125/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  15.001         Logic Levels: 5  
                                                                                   Logic: 1.059ns(11.767%), Route: 7.941ns(88.233%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784      24.887         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         1.018      25.905                          
 clock uncertainty                                      -0.050      25.855                          

 Recovery time                                           0.000      25.855                          

 Data required time                                                 25.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.855                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.107       6.001         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.289       6.290 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.412         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.197       6.609 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.905      10.514         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.132      10.646 f       CLKROUTE_32/Z    
                                   net (fanout=36)       3.914      14.560         ntR1261          
 CLMS_154_113/RSCO                 td                    0.147      14.707 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.707         ntR137           
 CLMS_154_117/RSCO                 td                    0.147      14.854 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000      14.854         ntR136           
 CLMS_154_121/RSCO                 td                    0.147      15.001 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.001         ntR135           
 CLMS_154_125/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                  15.001         Logic Levels: 5  
                                                                                   Logic: 1.059ns(11.767%), Route: 7.941ns(88.233%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784      24.887         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         1.018      25.905                          
 clock uncertainty                                      -0.050      25.855                          

 Recovery time                                           0.000      25.855                          

 Data required time                                                 25.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.855                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.768       4.871         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.222       5.093 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.178         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.156       5.334 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       0.616       5.950         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_128/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.950         Logic Levels: 1  
                                                                                   Logic: 0.378ns(35.032%), Route: 0.701ns(64.968%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.105       5.999         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.208                          
 clock uncertainty                                       0.000       5.208                          

 Removal time                                           -0.046       5.162                          

 Data required time                                                  5.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.162                          
 Data arrival time                                                   5.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.768       4.871         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.222       5.093 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.178         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.163       5.341 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       0.344       5.685         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_162_108/RSCO                 td                    0.105       5.790 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.790         ntR162           
 CLMA_162_112/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.790         Logic Levels: 2  
                                                                                   Logic: 0.490ns(53.319%), Route: 0.429ns(46.681%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.099       5.993         ntclkbufg_1      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.018       4.975                          
 clock uncertainty                                       0.000       4.975                          

 Removal time                                            0.000       4.975                          

 Data required time                                                  4.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.975                          
 Data arrival time                                                   5.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.768       4.871         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.222       5.093 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.178         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.163       5.341 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       0.344       5.685         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_162_108/RSCO                 td                    0.105       5.790 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.790         ntR162           
 CLMA_162_112/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.790         Logic Levels: 2  
                                                                                   Logic: 0.490ns(53.319%), Route: 0.429ns(46.681%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.099       5.993         ntclkbufg_1      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.018       4.975                          
 clock uncertainty                                       0.000       4.975                          

 Removal time                                            0.000       4.975                          

 Data required time                                                  4.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.975                          
 Data arrival time                                                   5.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_href_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  8.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.119      18.623         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.290      18.913 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.262      19.175         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.197      19.372 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.885      21.257         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_85/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_href_d0/opit_0/RS

 Data arrival time                                                  21.257         Logic Levels: 1  
                                                                                   Logic: 0.487ns(18.489%), Route: 2.147ns(81.511%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.734      24.837         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_href_d0/opit_0/CLK
 clock pessimism                                         0.000      24.837                          
 clock uncertainty                                      -0.050      24.787                          

 Recovery time                                          -0.617      24.170                          

 Data required time                                                 24.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.170                          
 Data arrival time                                                  21.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_href_d1/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  8.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.119      18.623         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.290      18.913 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.262      19.175         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.197      19.372 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.885      21.257         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_85/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_href_d1/opit_0/RS

 Data arrival time                                                  21.257         Logic Levels: 1  
                                                                                   Logic: 0.487ns(18.489%), Route: 2.147ns(81.511%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.734      24.837         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_href_d1/opit_0/CLK
 clock pessimism                                         0.000      24.837                          
 clock uncertainty                                      -0.050      24.787                          

 Recovery time                                          -0.617      24.170                          

 Data required time                                                 24.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.170                          
 Data arrival time                                                  21.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  8.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.119      18.623         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.290      18.913 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.262      19.175         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.197      19.372 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.885      21.257         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_85/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  21.257         Logic Levels: 1  
                                                                                   Logic: 0.487ns(18.489%), Route: 2.147ns(81.511%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.734      24.837         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      24.837                          
 clock uncertainty                                      -0.050      24.787                          

 Recovery time                                          -0.617      24.170                          

 Data required time                                                 24.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.170                          
 Data arrival time                                                  21.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.950
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.779      27.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.224      27.356 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.195      27.551         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.162      27.713 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.483      29.196         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_68/RSCO                   td                    0.105      29.301 r       u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/opit_0/RSOUT
                                   net (fanout=1)        0.000      29.301         ntR57            
 CLMA_90_72/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS

 Data arrival time                                                  29.301         Logic Levels: 2  
                                                                                   Logic: 0.491ns(22.637%), Route: 1.678ns(77.363%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.056      25.950         ntclkbufg_1      
 CLMA_90_72/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/CLK
 clock pessimism                                         0.000      25.950                          
 clock uncertainty                                       0.050      26.000                          

 Removal time                                            0.000      26.000                          

 Data required time                                                 26.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.000                          
 Data arrival time                                                  29.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.779      27.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.224      27.356 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.195      27.551         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.162      27.713 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.497      29.210         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_73/RSCO                   td                    0.105      29.315 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      29.315         ntR97            
 CLMS_78_77/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.315         Logic Levels: 2  
                                                                                   Logic: 0.491ns(22.492%), Route: 1.692ns(77.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.051      25.945         ntclkbufg_1      
 CLMS_78_77/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.945                          
 clock uncertainty                                       0.050      25.995                          

 Removal time                                            0.000      25.995                          

 Data required time                                                 25.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.995                          
 Data arrival time                                                  29.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.779      27.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.224      27.356 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.195      27.551         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.162      27.713 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.497      29.210         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_73/RSCO                   td                    0.105      29.315 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      29.315         ntR97            
 CLMS_78_77/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.315         Logic Levels: 2  
                                                                                   Logic: 0.491ns(22.492%), Route: 1.692ns(77.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.051      25.945         ntclkbufg_1      
 CLMS_78_77/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.945                          
 clock uncertainty                                       0.050      25.995                          

 Removal time                                            0.000      25.995                          

 Data required time                                                 25.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.995                          
 Data arrival time                                                  29.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  8.542
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.038       8.542         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.291       8.833 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      1.524      10.357         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_128/RSCO                 td                    0.147      10.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.504         ntR437           
 CLMA_218_132/RSCO                 td                    0.147      10.651 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.651         ntR436           
 CLMA_218_136/RSCO                 td                    0.147      10.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.798         ntR435           
 CLMA_218_140/RSCO                 td                    0.147      10.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.945         ntR434           
 CLMA_218_144/RSCO                 td                    0.147      11.092 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.092         ntR433           
 CLMA_218_148/RSCO                 td                    0.147      11.239 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.239         ntR432           
 CLMA_218_152/RSCO                 td                    0.147      11.386 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.386         ntR431           
 CLMA_218_156/RSCO                 td                    0.147      11.533 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.533         ntR430           
 CLMA_218_160/RSCO                 td                    0.147      11.680 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.680         ntR429           
 CLMA_218_164/RSCO                 td                    0.147      11.827 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.827         ntR428           
 CLMA_218_168/RSCO                 td                    0.147      11.974 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.974         ntR427           
 CLMA_218_172/RSCO                 td                    0.147      12.121 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.121         ntR426           
 CLMA_218_176/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.121         Logic Levels: 12 
                                                                                   Logic: 2.055ns(57.418%), Route: 1.524ns(42.582%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.725      17.078         ntclkbufg_0      
 CLMA_218_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.229                          
 clock uncertainty                                      -0.150      18.079                          

 Recovery time                                           0.000      18.079                          

 Data required time                                                 18.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.079                          
 Data arrival time                                                  12.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.099
  Launch Clock Delay      :  8.542
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.038       8.542         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.291       8.833 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      1.669      10.502         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_222_120/RSCO                 td                    0.147      10.649 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.649         ntR448           
 CLMA_222_124/RSCO                 td                    0.147      10.796 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.796         ntR447           
 CLMA_222_128/RSCO                 td                    0.147      10.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.943         ntR446           
 CLMA_222_132/RSCO                 td                    0.147      11.090 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdel_move_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.090         ntR445           
 CLMA_222_136/RSCO                 td                    0.147      11.237 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.237         ntR444           
 CLMA_222_140/RSCO                 td                    0.147      11.384 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.384         ntR443           
 CLMA_222_144/RSCO                 td                    0.147      11.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.531         ntR442           
 CLMA_222_148/RSCO                 td                    0.147      11.678 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.678         ntR441           
 CLMA_222_152/RSCO                 td                    0.147      11.825 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.825         ntR440           
 CLMA_222_156/RSCO                 td                    0.147      11.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.972         ntR439           
 CLMA_222_160/RSCO                 td                    0.147      12.119 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.119         ntR438           
 CLMA_222_164/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.119         Logic Levels: 11 
                                                                                   Logic: 1.908ns(53.341%), Route: 1.669ns(46.659%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.746      17.099         ntclkbufg_0      
 CLMA_222_164/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.250                          
 clock uncertainty                                      -0.150      18.100                          

 Recovery time                                           0.000      18.100                          

 Data required time                                                 18.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.100                          
 Data arrival time                                                  12.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.099
  Launch Clock Delay      :  8.542
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.038       8.542         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.291       8.833 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      1.669      10.502         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_222_120/RSCO                 td                    0.147      10.649 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.649         ntR448           
 CLMA_222_124/RSCO                 td                    0.147      10.796 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.796         ntR447           
 CLMA_222_128/RSCO                 td                    0.147      10.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.943         ntR446           
 CLMA_222_132/RSCO                 td                    0.147      11.090 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdel_move_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.090         ntR445           
 CLMA_222_136/RSCO                 td                    0.147      11.237 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.237         ntR444           
 CLMA_222_140/RSCO                 td                    0.147      11.384 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.384         ntR443           
 CLMA_222_144/RSCO                 td                    0.147      11.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.531         ntR442           
 CLMA_222_148/RSCO                 td                    0.147      11.678 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.678         ntR441           
 CLMA_222_152/RSCO                 td                    0.147      11.825 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.825         ntR440           
 CLMA_222_156/RSCO                 td                    0.147      11.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.972         ntR439           
 CLMA_222_160/RSCO                 td                    0.147      12.119 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.119         ntR438           
 CLMA_222_164/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.119         Logic Levels: 11 
                                                                                   Logic: 1.908ns(53.341%), Route: 1.669ns(46.659%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.746      17.099         ntclkbufg_0      
 CLMA_222_164/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.250                          
 clock uncertainty                                      -0.150      18.100                          

 Recovery time                                           0.000      18.100                          

 Data required time                                                 18.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.100                          
 Data arrival time                                                  12.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.623
  Launch Clock Delay      :  7.117
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.764       7.117         ntclkbufg_0      
 CLMA_230_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_157/Q1                   tco                   0.224       7.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.455       7.796         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.796         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.990%), Route: 0.455ns(67.010%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.119       8.623         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.378       7.245                          
 clock uncertainty                                       0.000       7.245                          

 Removal time                                           -0.009       7.236                          

 Data required time                                                  7.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.236                          
 Data arrival time                                                   7.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  7.053
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.700       7.053         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.224       7.277 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      0.446       7.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_81/RSCO                  td                    0.105       7.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.828         ntR502           
 CLMS_178_85/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.828         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.452%), Route: 0.446ns(57.548%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.053       8.557         ntclkbufg_0      
 CLMS_178_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.179                          
 clock uncertainty                                       0.000       7.179                          

 Removal time                                            0.000       7.179                          

 Data required time                                                  7.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.179                          
 Data arrival time                                                   7.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  7.053
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.700       7.053         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.224       7.277 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      0.446       7.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_81/RSCO                  td                    0.105       7.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.828         ntR502           
 CLMS_178_85/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.828         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.452%), Route: 0.446ns(57.548%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.053       8.557         ntclkbufg_0      
 CLMS_178_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.179                          
 clock uncertainty                                       0.000       7.179                          

 Removal time                                            0.000       7.179                          

 Data required time                                                  7.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.179                          
 Data arrival time                                                   7.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.127
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.107       6.001         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.289       6.290 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.412         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.197       6.609 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.905      10.514         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.132      10.646 f       CLKROUTE_32/Z    
                                   net (fanout=36)       4.177      14.823         ntR1261          
 CLMA_146_113/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                  14.823         Logic Levels: 2  
                                                                                   Logic: 0.618ns(7.005%), Route: 8.204ns(92.995%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.774      17.127         ntclkbufg_0      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.127                          
 clock uncertainty                                      -0.150      16.977                          

 Recovery time                                          -0.617      16.360                          

 Data required time                                                 16.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.360                          
 Data arrival time                                                  14.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.127
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.107       6.001         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.289       6.290 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.412         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.197       6.609 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.905      10.514         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.132      10.646 f       CLKROUTE_32/Z    
                                   net (fanout=36)       4.177      14.823         ntR1261          
 CLMA_146_113/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                  14.823         Logic Levels: 2  
                                                                                   Logic: 0.618ns(7.005%), Route: 8.204ns(92.995%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.774      17.127         ntclkbufg_0      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.127                          
 clock uncertainty                                      -0.150      16.977                          

 Recovery time                                          -0.617      16.360                          

 Data required time                                                 16.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.360                          
 Data arrival time                                                  14.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.120
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.107       6.001         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.289       6.290 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.412         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.197       6.609 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.905      10.514         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.132      10.646 f       CLKROUTE_32/Z    
                                   net (fanout=36)       3.914      14.560         ntR1261          
 CLMA_154_112/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  14.560         Logic Levels: 2  
                                                                                   Logic: 0.618ns(7.220%), Route: 7.941ns(92.780%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.767      17.120         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      17.120                          
 clock uncertainty                                      -0.150      16.970                          

 Recovery time                                          -0.617      16.353                          

 Data required time                                                 16.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.353                          
 Data arrival time                                                  14.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.730  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.601
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.768       4.871         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.222       5.093 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.178         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.163       5.341 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.140       8.481         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.115       8.596 r       CLKROUTE_32/Z    
                                   net (fanout=36)       2.486      11.082         ntR1261          
 DRM_210_148/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.082         Logic Levels: 2  
                                                                                   Logic: 0.500ns(8.050%), Route: 5.711ns(91.950%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.097       8.601         ntclkbufg_0      
 DRM_210_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.601                          
 clock uncertainty                                       0.150       8.751                          

 Removal time                                           -0.077       8.674                          

 Data required time                                                  8.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.674                          
 Data arrival time                                                  11.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.690  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.561
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.768       4.871         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.222       5.093 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.178         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.163       5.341 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.140       8.481         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.115       8.596 r       CLKROUTE_32/Z    
                                   net (fanout=36)       2.446      11.042         ntR1261          
 DRM_210_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.042         Logic Levels: 2  
                                                                                   Logic: 0.500ns(8.102%), Route: 5.671ns(91.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.057       8.561         ntclkbufg_0      
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.561                          
 clock uncertainty                                       0.150       8.711                          

 Removal time                                           -0.077       8.634                          

 Data required time                                                  8.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.634                          
 Data arrival time                                                  11.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.569
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.768       4.871         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.222       5.093 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.178         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.163       5.341 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       3.140       8.481         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.115       8.596 r       CLKROUTE_32/Z    
                                   net (fanout=36)       2.875      11.471         ntR1261          
 DRM_142_44/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.471         Logic Levels: 2  
                                                                                   Logic: 0.500ns(7.576%), Route: 6.100ns(92.424%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     2.065       8.569         ntclkbufg_0      
 DRM_142_44/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.569                          
 clock uncertainty                                       0.150       8.719                          

 Removal time                                           -0.077       8.642                          

 Data required time                                                  8.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.642                          
 Data arrival time                                                  11.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[20] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.147       5.190         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   2.307       7.497 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        3.008      10.505         rddata[12]       
 CLMA_66_140/Y1                    td                    0.197      10.702 f       u_lcd_rgb_top/u_lcd_driver/N34[12]/gateop_perm/Z
                                   net (fanout=1)        1.580      12.282         u_lcd_rgb_top/lcd_rgb_565 [12]
 IOL_7_202/DO                      td                    0.139      12.421 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_1/O
                                   net (fanout=1)        0.000      12.421         u_lcd_rgb_top.lcd_rgb_tri[20]/ntO
 IOBS_0_201/PAD                    td                    3.056      15.477 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_0/O
                                   net (fanout=1)        0.059      15.536         nt_lcd_rgb[20]   
 G6                                                                        f       lcd_rgb[20] (port)

 Data arrival time                                                  15.536         Logic Levels: 3  
                                                                                   Logic: 5.699ns(55.084%), Route: 4.647ns(44.916%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[21] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.147       5.190         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   2.307       7.497 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.846      10.343         rddata[13]       
 CLMA_66_140/Y3                    td                    0.197      10.540 f       u_lcd_rgb_top/u_lcd_driver/N34[13]/gateop_perm/Z
                                   net (fanout=1)        1.540      12.080         u_lcd_rgb_top/lcd_rgb_565 [13]
 IOL_7_201/DO                      td                    0.139      12.219 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_1/O
                                   net (fanout=1)        0.000      12.219         u_lcd_rgb_top.lcd_rgb_tri[21]/ntO
 IOBS_0_200/PAD                    td                    3.056      15.275 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_0/O
                                   net (fanout=1)        0.060      15.335         nt_lcd_rgb[21]   
 H7                                                                        f       lcd_rgb[21] (port)

 Data arrival time                                                  15.335         Logic Levels: 3  
                                                                                   Logic: 5.699ns(56.175%), Route: 4.446ns(43.825%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.409       2.833         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.210       3.043 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.078       5.121         lcd_clk          
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_88/QB0[1]                 tco                   2.307       7.428 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.403       9.831         rddata[3]        
 CLMS_38_133/Y1                    td                    0.316      10.147 f       u_lcd_rgb_top/u_lcd_driver/N34[3]/gateop_perm/Z
                                   net (fanout=1)        1.458      11.605         u_lcd_rgb_top/lcd_rgb_565 [3]
 IOL_7_210/DO                      td                    0.139      11.744 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000      11.744         u_lcd_rgb_top.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    3.056      14.800 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063      14.863         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                  14.863         Logic Levels: 3  
                                                                                   Logic: 5.818ns(59.721%), Route: 3.924ns(40.279%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.461       0.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.461       0.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_238_48/Y0                    td                    0.155       1.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.084       1.513         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N48243
 CLMS_238_49/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.513         Logic Levels: 3  
                                                                                   Logic: 1.077ns(71.183%), Route: 0.436ns(28.817%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.461       0.499 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.461       0.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.285       1.245         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_88/Y0                    td                    0.204       1.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.316       1.765         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47873
 CLMS_238_85/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.765         Logic Levels: 3  
                                                                                   Logic: 1.126ns(63.796%), Route: 0.639ns(36.204%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[11]    
 IOBS_244_76/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_77/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.285       1.273         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_77/Y1                    td                    0.156       1.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.408       1.837         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N48242
 CLMS_238_49/A2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.837         Logic Levels: 3  
                                                                                   Logic: 1.078ns(58.683%), Route: 0.759ns(41.317%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_210_88/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           Low Pulse Width   APM_86_80/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 8.862       10.000          1.138           High Pulse Width  APM_86_80/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 9.102       10.000          0.898           High Pulse Width  DRM_142_168/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_166_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_166_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_166_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.045
  Launch Clock Delay      :  2.481
  Clock Pessimism Removal :  0.403

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.848       1.956         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.118 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.363       2.481         lcd_clk          
 CLMS_126_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMS_126_105/Q0                   tco                   0.221       2.702 f       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.360       3.062         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.365       3.427 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.427         u_lcd_rgb_top/u_lcd_driver/_N4630
 CLMA_130_97/Y3                    td                    0.387       3.814 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.238       4.052         u_lcd_rgb_top/u_lcd_driver/N132 [4]
 CLMS_134_97/COUT                  td                    0.265       4.317 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.317         u_lcd_rgb_top/u_lcd_driver/N134_1.co [4]
 CLMS_134_101/Y1                   td                    0.366       4.683 f       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.255       4.938         u_lcd_rgb_top/u_lcd_driver/N134 [7]
 CLMS_134_105/COUT                 td                    0.391       5.329 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.329         u_lcd_rgb_top/u_lcd_driver/N135.co [6]
 CLMS_134_109/Y1                   td                    0.366       5.695 f       u_lcd_rgb_top/u_lcd_driver/N135.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.465       6.160         u_lcd_rgb_top/u_lcd_driver/N135
 CLMS_138_105/C1                                                           f       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.160         Logic Levels: 5  
                                                                                   Logic: 2.361ns(64.175%), Route: 1.318ns(35.825%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.741      21.585         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.130      21.715 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.330      22.045         lcd_clk          
 CLMS_138_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.403      22.448                          
 clock uncertainty                                      -0.050      22.398                          

 Setup time                                             -0.190      22.208                          

 Data required time                                                 22.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.208                          
 Data arrival time                                                   6.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.045
  Launch Clock Delay      :  2.494
  Clock Pessimism Removal :  0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.848       1.956         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.118 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.376       2.494         lcd_clk          
 CLMA_118_101/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK

 CLMA_118_101/Q0                   tco                   0.221       2.715 f       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.381       3.096         u_lcd_rgb_top/u_lcd_driver/h_sync [3]
                                   td                    0.365       3.461 f       u_lcd_rgb_top/u_lcd_driver/N46_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.461         u_lcd_rgb_top/u_lcd_driver/_N4776
 CLMA_130_105/Y3                   td                    0.387       3.848 r       u_lcd_rgb_top/u_lcd_driver/N46_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.477       4.325         u_lcd_rgb_top/u_lcd_driver/N46 [3]
                                   td                    0.180       4.505 f       u_lcd_rgb_top/u_lcd_driver/N50_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.505         u_lcd_rgb_top/u_lcd_driver/_N4303
 CLMA_130_100/Y2                   td                    0.202       4.707 f       u_lcd_rgb_top/u_lcd_driver/N50_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.453       5.160         u_lcd_rgb_top/u_lcd_driver/N50 [5]
 CLMA_126_104/COUT                 td                    0.387       5.547 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.547         u_lcd_rgb_top/u_lcd_driver/N51.co [6]
 CLMA_126_108/Y1                   td                    0.383       5.930 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.272       6.202         u_lcd_rgb_top/u_lcd_driver/N51
 CLMS_138_105/C4                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.202         Logic Levels: 4  
                                                                                   Logic: 2.125ns(57.309%), Route: 1.583ns(42.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.741      21.585         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.130      21.715 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.330      22.045         lcd_clk          
 CLMS_138_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.418      22.463                          
 clock uncertainty                                      -0.050      22.413                          

 Setup time                                             -0.094      22.319                          

 Data required time                                                 22.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.319                          
 Data arrival time                                                   6.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.964
  Launch Clock Delay      :  2.481
  Clock Pessimism Removal :  0.403

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.848       1.956         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.118 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.363       2.481         lcd_clk          
 CLMS_126_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMS_126_105/Q0                   tco                   0.221       2.702 f       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.410       3.112         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.365       3.477 f       u_lcd_rgb_top/u_lcd_driver/N158_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.477         u_lcd_rgb_top/u_lcd_driver/N158_1.co [2]
 CLMA_146_100/Y2                   td                    0.209       3.686 r       u_lcd_rgb_top/u_lcd_driver/N158_1.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.372       4.058         u_lcd_rgb_top/u_lcd_driver/N158 [7]
 CLMA_138_96/COUT                  td                    0.397       4.455 r       u_lcd_rgb_top/u_lcd_driver/N159.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.455         u_lcd_rgb_top/u_lcd_driver/N159.co [6]
 CLMA_138_100/Y1                   td                    0.383       4.838 r       u_lcd_rgb_top/u_lcd_driver/N159.eq_4/gateop_A2/Y1
                                   net (fanout=13)       0.389       5.227         u_lcd_rgb_top/u_lcd_driver/N159
 CLMS_122_97/CECO                  td                    0.141       5.368 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.368         ntR770           
 CLMS_122_101/CECO                 td                    0.141       5.509 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.509         ntR769           
 CLMS_122_105/CECI                                                         r       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.509         Logic Levels: 5  
                                                                                   Logic: 1.857ns(61.328%), Route: 1.171ns(38.672%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.741      21.585         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.130      21.715 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.249      21.964         lcd_clk          
 CLMS_122_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.403      22.367                          
 clock uncertainty                                      -0.050      22.317                          

 Setup time                                             -0.563      21.754                          

 Data required time                                                 21.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.754                          
 Data arrival time                                                   5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.235
  Launch Clock Delay      :  1.824
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.980       1.824         nt_sys_clk       
 CLMA_82_108/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_108/Q3                    tco                   0.178       2.002 f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       2.061         u_ov5640_dri/u_i2c_dri/clk_cnt [3]
 CLMA_82_108/D4                                                            f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.061         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.127       2.235         nt_sys_clk       
 CLMA_82_108/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.411       1.824                          
 clock uncertainty                                       0.000       1.824                          

 Hold time                                              -0.028       1.796                          

 Data required time                                                  1.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.796                          
 Data arrival time                                                   2.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  2.242
  Clock Pessimism Removal :  -0.412

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956       2.242         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.179       2.421 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.480         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_166_76/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.480         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075       2.655         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.412       2.243                          
 clock uncertainty                                       0.000       2.243                          

 Hold time                                              -0.029       2.214                          

 Data required time                                                  2.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.214                          
 Data arrival time                                                   2.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.656
  Launch Clock Delay      :  2.243
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.957       2.243         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_80/Q3                    tco                   0.178       2.421 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       2.482         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMA_178_80/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.482         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.656         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413       2.243                          
 clock uncertainty                                       0.000       2.243                          

 Hold time                                              -0.028       2.215                          

 Data required time                                                  2.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.215                          
 Data arrival time                                                   2.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.119
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.091       3.630         ntclkbufg_1      
 CLMS_94_73/CLK                                                            r       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK

 CLMS_94_73/Q1                     tco                   0.223       3.853 f       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/Q
                                   net (fanout=10)       1.129       4.982         post_frame_de    
                                   td                    0.180       5.162 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.162         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4312
 CLMA_162_108/COUT                 td                    0.044       5.206 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.206         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4314
 CLMA_162_112/Y1                   td                    0.383       5.589 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.077       5.666         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_162_113/Y3                   td                    0.233       5.899 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.545       6.444         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_158_112/COUT                 td                    0.387       6.831 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.831         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.044       6.875 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.875         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_158_116/Y2                   td                    0.202       7.077 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.170       7.247         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_158_120/A3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.247         Logic Levels: 5  
                                                                                   Logic: 1.696ns(46.890%), Route: 1.921ns(53.110%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.010      23.119         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.430      23.549                          
 clock uncertainty                                      -0.050      23.499                          

 Setup time                                             -0.308      23.191                          

 Data required time                                                 23.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.191                          
 Data arrival time                                                   7.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.101       3.640         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_85/Q0                     tco                   0.221       3.861 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.512       4.373         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_72/Y0                     td                    0.150       4.523 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.267       4.790         u_vip/u_rgb2ycbcr/_N5023
 CLMA_82_68/Y3                     td                    0.151       4.941 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.266       5.207         u_vip/u_rgb2ycbcr/_N5027
 CLMA_78_72/Y1                     td                    0.359       5.566 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.257       5.823         u_vip/u_rgb2ycbcr/_N5031
 CLMA_78_76/Y0                     td                    0.150       5.973 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.360       6.333         u_vip/u_rgb2ycbcr/_N5035
 CLMS_82_85/Y2                     td                    0.150       6.483 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj5_3/gateop_perm/Z
                                   net (fanout=1)        0.360       6.843         u_vip/u_rgb2ycbcr/_N5039
 CLMS_82_77/COUT                   td                    0.394       7.237 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.237         u_vip/u_rgb2ycbcr/_N5279
                                   td                    0.044       7.281 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.281         u_vip/u_rgb2ycbcr/_N5281
 CLMS_82_81/COUT                   td                    0.044       7.325 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.325         u_vip/u_rgb2ycbcr/_N5283
 CLMS_82_85/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin

 Data arrival time                                                   7.325         Logic Levels: 7  
                                                                                   Logic: 1.663ns(45.129%), Route: 2.022ns(54.871%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.975      23.084         ntclkbufg_1      
 CLMS_82_85/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.494      23.578                          
 clock uncertainty                                      -0.050      23.528                          

 Setup time                                             -0.132      23.396                          

 Data required time                                                 23.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.396                          
 Data arrival time                                                   7.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.101       3.640         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_85/Q0                     tco                   0.221       3.861 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.512       4.373         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_72/Y0                     td                    0.150       4.523 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.267       4.790         u_vip/u_rgb2ycbcr/_N5023
 CLMA_82_68/Y3                     td                    0.151       4.941 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.266       5.207         u_vip/u_rgb2ycbcr/_N5027
 CLMA_78_72/Y1                     td                    0.359       5.566 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.257       5.823         u_vip/u_rgb2ycbcr/_N5031
 CLMA_78_76/Y0                     td                    0.150       5.973 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.360       6.333         u_vip/u_rgb2ycbcr/_N5035
 CLMS_82_85/Y2                     td                    0.150       6.483 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj5_3/gateop_perm/Z
                                   net (fanout=1)        0.360       6.843         u_vip/u_rgb2ycbcr/_N5039
 CLMS_82_77/COUT                   td                    0.394       7.237 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.237         u_vip/u_rgb2ycbcr/_N5279
                                   td                    0.044       7.281 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.281         u_vip/u_rgb2ycbcr/_N5281
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.281         Logic Levels: 6  
                                                                                   Logic: 1.619ns(44.466%), Route: 2.022ns(55.534%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.970      23.079         ntclkbufg_1      
 CLMS_82_81/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.494      23.573                          
 clock uncertainty                                      -0.050      23.523                          

 Setup time                                             -0.128      23.395                          

 Data required time                                                 23.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.395                          
 Data arrival time                                                   7.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.635
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.977       3.086         ntclkbufg_1      
 CLMA_90_81/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK

 CLMA_90_81/Q1                     tco                   0.180       3.266 f       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.059       3.325         u_vip/u_rgb2ycbcr/rgb_b_m0 [10]
 CLMA_90_80/C4                                                             f       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.325         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.096       3.635         ntclkbufg_1      
 CLMA_90_80/CLK                                                            r       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.534       3.101                          
 clock uncertainty                                       0.000       3.101                          

 Hold time                                              -0.028       3.073                          

 Data required time                                                  3.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.073                          
 Data arrival time                                                   3.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.010       3.119         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_158_120/Q0                   tco                   0.179       3.298 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.068       3.366         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wfull
 CLMA_158_121/B4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.366         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.470%), Route: 0.068ns(27.530%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.130       3.669         ntclkbufg_1      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.535       3.134                          
 clock uncertainty                                       0.000       3.134                          

 Hold time                                              -0.029       3.105                          

 Data required time                                                  3.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.105                          
 Data arrival time                                                   3.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.984       3.093         ntclkbufg_1      
 CLMA_94_84/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_94_84/Q3                     tco                   0.178       3.271 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.330         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_94_84/D4                                                             f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.330         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.104       3.643         ntclkbufg_1      
 CLMA_94_84/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.550       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.028       3.065                          

 Data required time                                                  3.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.065                          
 Data arrival time                                                   3.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  4.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.129      14.980         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_154_117/Q0                   tco                   0.221      15.201 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.474      15.675         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_158_116/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.675         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.799%), Route: 0.474ns(68.201%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.006      23.115         ntclkbufg_1      
 CLMA_158_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      23.115                          
 clock uncertainty                                      -0.050      23.065                          

 Setup time                                             -0.068      22.997                          

 Data required time                                                 22.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.997                          
 Data arrival time                                                  15.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.125      14.976         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q1                   tco                   0.223      15.199 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.283      15.482         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_158_108/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  15.482         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.997      23.106         ntclkbufg_1      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      23.106                          
 clock uncertainty                                      -0.050      23.056                          

 Setup time                                             -0.068      22.988                          

 Data required time                                                 22.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.988                          
 Data arrival time                                                  15.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  4.985
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.134      14.985         ntclkbufg_0      
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_154_121/Q3                   tco                   0.220      15.205 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.286      15.491         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_158_116/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  15.491         Logic Levels: 0  
                                                                                   Logic: 0.220ns(43.478%), Route: 0.286ns(56.522%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.006      23.115         ntclkbufg_1      
 CLMA_158_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      23.115                          
 clock uncertainty                                      -0.050      23.065                          

 Setup time                                             -0.068      22.997                          

 Data required time                                                 22.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.997                          
 Data arrival time                                                  15.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.677
  Launch Clock Delay      :  4.322
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.014      24.322         ntclkbufg_0      
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_154_121/Q2                   tco                   0.183      24.505 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      24.643         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_154_125/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  24.643         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.138      23.677         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.677                          
 clock uncertainty                                       0.050      23.727                          

 Hold time                                              -0.011      23.716                          

 Data required time                                                 23.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.716                          
 Data arrival time                                                  24.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.674
  Launch Clock Delay      :  4.322
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.014      24.322         ntclkbufg_0      
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_154_121/Q0                   tco                   0.182      24.504 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.643         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_158_124/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  24.643         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.135      23.674         ntclkbufg_1      
 CLMA_158_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      23.674                          
 clock uncertainty                                       0.050      23.724                          

 Hold time                                              -0.011      23.713                          

 Data required time                                                 23.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.713                          
 Data arrival time                                                  24.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.656
  Launch Clock Delay      :  4.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.005      24.313         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q2                   tco                   0.183      24.496 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.635         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_158_108/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.635         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.117      23.656         ntclkbufg_1      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      23.656                          
 clock uncertainty                                       0.050      23.706                          

 Hold time                                              -0.011      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                  24.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.106       4.957         ntclkbufg_0      
 CLMA_214_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_80/Q3                    tco                   0.220       5.177 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       5.447         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_89/Y3                    td                    0.358       5.805 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.370       6.175         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.543 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.543         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_214_84/Y3                    td                    0.387       6.930 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.375       7.305         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_202_85/Y1                    td                    0.151       7.456 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.366       7.822         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_206_93/COUT                  td                    0.391       8.213 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4496
 CLMS_206_97/Y0                    td                    0.206       8.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.404       8.823         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_214_89/Y2                    td                    0.150       8.973 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.432       9.405         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12097
 CLMA_206_100/Y2                   td                    0.381       9.786 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.338      10.124         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12184
 CLMS_206_97/D3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  10.124         Logic Levels: 7  
                                                                                   Logic: 2.612ns(50.552%), Route: 2.555ns(49.448%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.997      14.305         ntclkbufg_0      
 CLMS_206_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.912                          
 clock uncertainty                                      -0.150      14.762                          

 Setup time                                             -0.287      14.475                          

 Data required time                                                 14.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.475                          
 Data arrival time                                                  10.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.323
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.106       4.957         ntclkbufg_0      
 CLMA_214_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_80/Q3                    tco                   0.220       5.177 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       5.447         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_89/Y3                    td                    0.358       5.805 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.370       6.175         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.543 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.543         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_214_84/Y3                    td                    0.387       6.930 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.375       7.305         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_202_85/Y1                    td                    0.151       7.456 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.366       7.822         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_206_93/COUT                  td                    0.391       8.213 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4496
 CLMS_206_97/Y0                    td                    0.206       8.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.404       8.823         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_214_89/Y2                    td                    0.150       8.973 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.647       9.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12097
 CLMA_202_112/Y3                   td                    0.360       9.980 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.264      10.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12127
 CLMA_206_112/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.244         Logic Levels: 7  
                                                                                   Logic: 2.591ns(49.007%), Route: 2.696ns(50.993%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.015      14.323         ntclkbufg_0      
 CLMA_206_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.154      14.626                          

 Data required time                                                 14.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.626                          
 Data arrival time                                                  10.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.318
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.106       4.957         ntclkbufg_0      
 CLMA_214_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_80/Q3                    tco                   0.220       5.177 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       5.447         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_89/Y3                    td                    0.358       5.805 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.370       6.175         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.543 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.543         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_214_84/Y3                    td                    0.387       6.930 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.375       7.305         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_202_85/Y1                    td                    0.151       7.456 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.366       7.822         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_206_93/COUT                  td                    0.391       8.213 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4496
 CLMS_206_97/Y0                    td                    0.206       8.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.404       8.823         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_214_89/Y2                    td                    0.150       8.973 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.647       9.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12097
 CLMA_202_112/Y3                   td                    0.360       9.980 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.262      10.242         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12127
 CLMA_206_108/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  10.242         Logic Levels: 7  
                                                                                   Logic: 2.591ns(49.026%), Route: 2.694ns(50.974%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.010      14.318         ntclkbufg_0      
 CLMA_206_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.925                          
 clock uncertainty                                      -0.150      14.775                          

 Setup time                                             -0.151      14.624                          

 Data required time                                                 14.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.624                          
 Data arrival time                                                  10.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[105]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.941
  Launch Clock Delay      :  4.285
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.977       4.285         ntclkbufg_0      
 CLMA_202_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_80/Q2                    tco                   0.180       4.465 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.160       4.625         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d [105]
 CLMS_194_81/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[105]/opit_0_inv/D

 Data arrival time                                                   4.625         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.941%), Route: 0.160ns(47.059%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.090       4.941         ntclkbufg_0      
 CLMS_194_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[105]/opit_0_inv/CLK
 clock pessimism                                        -0.607       4.334                          
 clock uncertainty                                       0.000       4.334                          

 Hold time                                               0.040       4.374                          

 Data required time                                                  4.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.374                          
 Data arrival time                                                   4.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.981       4.289         ntclkbufg_0      
 CLMA_186_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_148/Q0                   tco                   0.179       4.468 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.132       4.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [18]
 CLMA_186_149/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv/D

 Data arrival time                                                   4.600         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.556%), Route: 0.132ns(42.444%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.101       4.952         ntclkbufg_0      
 CLMA_186_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv/CLK
 clock pessimism                                        -0.647       4.305                          
 clock uncertainty                                       0.000       4.305                          

 Hold time                                               0.040       4.345                          

 Data required time                                                  4.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.345                          
 Data arrival time                                                   4.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.988
  Launch Clock Delay      :  4.325
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.017       4.325         ntclkbufg_0      
 CLMS_214_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]/opit_0_inv/CLK

 CLMS_214_109/Q2                   tco                   0.180       4.505 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]/opit_0_inv/Q
                                   net (fanout=2)        0.062       4.567         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [55]
 CLMA_214_108/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.567         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.137       4.988         ntclkbufg_0      
 CLMA_214_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.648       4.340                          
 clock uncertainty                                       0.000       4.340                          

 Hold time                                              -0.029       4.311                          

 Data required time                                                  4.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.311                          
 Data arrival time                                                   4.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  3.669
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.130       3.669         ntclkbufg_1      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q2                   tco                   0.223       3.892 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.698       4.590         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_162_61/Y6CD                  td                    0.103       4.693 f       CLKROUTE_24/Z    
                                   net (fanout=1)        0.749       5.442         ntR1253          
 CLMA_198_44/Y6CD                  td                    0.103       5.545 f       CLKROUTE_23/Z    
                                   net (fanout=1)        0.460       6.005         ntR1252          
 CLMA_230_40/Y6CD                  td                    0.103       6.108 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.292       6.400         ntR1251          
 CLMS_238_45/Y6CD                  td                    0.103       6.503 f       CLKROUTE_21/Z    
                                   net (fanout=1)        0.179       6.682         ntR1250          
 CLMS_238_41/Y6CD                  td                    0.103       6.785 f       CLKROUTE_20/Z    
                                   net (fanout=1)        3.320      10.105         ntR1249          
 CLMA_150_120/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  10.105         Logic Levels: 5  
                                                                                   Logic: 0.738ns(11.467%), Route: 5.698ns(88.533%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.017      14.325         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      14.325                          
 clock uncertainty                                      -0.150      14.175                          

 Setup time                                              0.024      14.199                          

 Data required time                                                 14.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.199                          
 Data arrival time                                                  10.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.315
  Launch Clock Delay      :  3.669
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.130       3.669         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_158_120/Q3                   tco                   0.220       3.889 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.358       5.247         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_90_177/Y6AB                  td                    0.101       5.348 f       CLKROUTE_17/Z    
                                   net (fanout=1)        0.880       6.228         ntR1246          
 CLMS_78_177/Y6CD                  td                    0.103       6.331 f       CLKROUTE_16/Z    
                                   net (fanout=1)        0.402       6.733         ntR1245          
 CLMS_78_201/Y6AB                  td                    0.101       6.834 f       CLKROUTE_15/Z    
                                   net (fanout=1)        3.018       9.852         ntR1244          
 CLMS_162_121/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   9.852         Logic Levels: 3  
                                                                                   Logic: 0.525ns(8.491%), Route: 5.658ns(91.509%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.007      14.315         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000      14.315                          
 clock uncertainty                                      -0.150      14.165                          

 Setup time                                             -0.068      14.097                          

 Data required time                                                 14.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.097                          
 Data arrival time                                                   9.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.307
  Launch Clock Delay      :  3.661
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.122       3.661         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_158_113/Q1                   tco                   0.223       3.884 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.006       4.890         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_102_152/Y6CD                 td                    0.103       4.993 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.328       5.321         ntR1232          
 CLMA_102_176/Y6CD                 td                    0.103       5.424 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.654       6.078         ntR1231          
 CLMS_78_193/Y6CD                  td                    0.103       6.181 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.398       6.579         ntR1230          
 CLMS_78_181/Y6AB                  td                    0.101       6.680 f       CLKROUTE_0/Z     
                                   net (fanout=1)        3.153       9.833         ntR1229          
 CLMS_162_113/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   9.833         Logic Levels: 4  
                                                                                   Logic: 0.633ns(10.256%), Route: 5.539ns(89.744%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.999      14.307         ntclkbufg_0      
 CLMS_162_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      14.307                          
 clock uncertainty                                      -0.150      14.157                          

 Setup time                                             -0.068      14.089                          

 Data required time                                                 14.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.089                          
 Data arrival time                                                   9.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.859  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.978
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.010       3.119         ntclkbufg_1      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q0                   tco                   0.182       3.301 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.125       4.426         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_82_41/Y6CD                   td                    0.093       4.519 r       CLKROUTE_11/Z    
                                   net (fanout=1)        1.404       5.923         ntR1240          
 CLMS_162_121/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   5.923         Logic Levels: 1  
                                                                                   Logic: 0.275ns(9.807%), Route: 2.529ns(90.193%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.127       4.978         ntclkbufg_0      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       4.978                          
 clock uncertainty                                       0.150       5.128                          

 Hold time                                              -0.011       5.117                          

 Data required time                                                  5.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.117                          
 Data arrival time                                                   5.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.868  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  3.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.002       3.111         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_158_113/Q2                   tco                   0.183       3.294 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.115       4.409         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_238_193/Y6AB                 td                    0.092       4.501 r       CLKROUTE_19/Z    
                                   net (fanout=1)        1.829       6.330         ntR1248          
 CLMA_150_112/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   6.330         Logic Levels: 1  
                                                                                   Logic: 0.275ns(8.543%), Route: 2.944ns(91.457%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.128       4.979         ntclkbufg_0      
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       4.979                          
 clock uncertainty                                       0.150       5.129                          

 Hold time                                               0.034       5.163                          

 Data required time                                                  5.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.163                          
 Data arrival time                                                   6.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.869  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  3.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.002       3.111         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_113/Q0                   tco                   0.182       3.293 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.596       4.889         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_234_40/Y6CD                  td                    0.093       4.982 r       CLKROUTE_18/Z    
                                   net (fanout=1)        2.687       7.669         ntR1247          
 CLMS_154_117/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   7.669         Logic Levels: 1  
                                                                                   Logic: 0.275ns(6.033%), Route: 4.283ns(93.967%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.129       4.980         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       4.980                          
 clock uncertainty                                       0.150       5.130                          

 Hold time                                              -0.011       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   7.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.242
  Launch Clock Delay      :  2.692
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.112       2.692         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_154_101/Q1                   tco                   0.223       2.915 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=558)      0.912       3.827         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_76/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.827         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.648%), Route: 0.912ns(80.352%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956      22.242         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.358      22.600                          
 clock uncertainty                                      -0.050      22.550                          

 Recovery time                                          -0.476      22.074                          

 Data required time                                                 22.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.074                          
 Data arrival time                                                   3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.242
  Launch Clock Delay      :  2.692
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.112       2.692         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_154_101/Q1                   tco                   0.223       2.915 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=558)      0.912       3.827         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_76/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.827         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.648%), Route: 0.912ns(80.352%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956      22.242         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.600                          
 clock uncertainty                                      -0.050      22.550                          

 Recovery time                                          -0.476      22.074                          

 Data required time                                                 22.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.074                          
 Data arrival time                                                   3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.225
  Launch Clock Delay      :  2.692
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.112       2.692         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_154_101/Q1                   tco                   0.223       2.915 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=558)      0.773       3.688         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_61/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.688         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.390%), Route: 0.773ns(77.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939      22.225         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.583                          
 clock uncertainty                                      -0.050      22.533                          

 Recovery time                                          -0.476      22.057                          

 Data required time                                                 22.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.057                          
 Data arrival time                                                   3.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.240
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954       2.240         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_81/Q0                    tco                   0.182       2.422 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.230       2.652         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.092       2.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.744         ntR675           
 CLMA_174_69/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.744         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.365%), Route: 0.230ns(45.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.640         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.397       2.243                          
 clock uncertainty                                       0.000       2.243                          

 Removal time                                            0.000       2.243                          

 Data required time                                                  2.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.243                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.240
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954       2.240         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_81/Q0                    tco                   0.182       2.422 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.230       2.652         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.092       2.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.744         ntR675           
 CLMA_174_69/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.744         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.365%), Route: 0.230ns(45.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.640         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.397       2.243                          
 clock uncertainty                                       0.000       2.243                          

 Removal time                                            0.000       2.243                          

 Data required time                                                  2.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.243                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.240
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954       2.240         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_81/Q0                    tco                   0.182       2.422 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.230       2.652         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_61/RSCO                  td                    0.092       2.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.744         ntR675           
 CLMA_174_69/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.744         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.365%), Route: 0.230ns(45.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.640         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.397       2.243                          
 clock uncertainty                                       0.000       2.243                          

 Removal time                                            0.000       2.243                          

 Data required time                                                  2.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.243                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.127
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.127       3.666         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.223       3.889 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.963         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.151       4.114 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.643       6.757         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.101       6.858 f       CLKROUTE_32/Z    
                                   net (fanout=36)       2.698       9.556         ntR1261          
 CLMS_154_113/RSCO                 td                    0.113       9.669 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.669         ntR137           
 CLMS_154_117/RSCO                 td                    0.113       9.782 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.782         ntR136           
 CLMS_154_121/RSCO                 td                    0.113       9.895 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.895         ntR135           
 CLMS_154_125/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   9.895         Logic Levels: 5  
                                                                                   Logic: 0.814ns(13.068%), Route: 5.415ns(86.932%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.018      23.127         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.494      23.621                          
 clock uncertainty                                      -0.050      23.571                          

 Recovery time                                           0.000      23.571                          

 Data required time                                                 23.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.571                          
 Data arrival time                                                   9.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.127
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.127       3.666         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.223       3.889 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.963         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.151       4.114 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.643       6.757         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.101       6.858 f       CLKROUTE_32/Z    
                                   net (fanout=36)       2.698       9.556         ntR1261          
 CLMS_154_113/RSCO                 td                    0.113       9.669 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.669         ntR137           
 CLMS_154_117/RSCO                 td                    0.113       9.782 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.782         ntR136           
 CLMS_154_121/RSCO                 td                    0.113       9.895 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.895         ntR135           
 CLMS_154_125/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   9.895         Logic Levels: 5  
                                                                                   Logic: 0.814ns(13.068%), Route: 5.415ns(86.932%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.018      23.127         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.494      23.621                          
 clock uncertainty                                      -0.050      23.571                          

 Recovery time                                           0.000      23.571                          

 Data required time                                                 23.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.571                          
 Data arrival time                                                   9.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.127
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.127       3.666         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.223       3.889 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.963         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.151       4.114 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.643       6.757         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.101       6.858 f       CLKROUTE_32/Z    
                                   net (fanout=36)       2.698       9.556         ntR1261          
 CLMS_154_113/RSCO                 td                    0.113       9.669 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.669         ntR137           
 CLMS_154_117/RSCO                 td                    0.113       9.782 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.782         ntR136           
 CLMS_154_121/RSCO                 td                    0.113       9.895 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.895         ntR135           
 CLMS_154_125/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                   9.895         Logic Levels: 5  
                                                                                   Logic: 0.814ns(13.068%), Route: 5.415ns(86.932%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.018      23.127         ntclkbufg_1      
 CLMS_154_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.494      23.621                          
 clock uncertainty                                      -0.050      23.571                          

 Recovery time                                           0.000      23.571                          

 Data required time                                                 23.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.571                          
 Data arrival time                                                   9.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.657
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.007       3.116         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.179       3.295 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.354         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.131       3.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       0.216       3.701         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_162_108/RSCO                 td                    0.085       3.786 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.786         ntR162           
 CLMA_162_112/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.786         Logic Levels: 2  
                                                                                   Logic: 0.395ns(58.955%), Route: 0.275ns(41.045%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.118       3.657         ntclkbufg_1      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.494       3.163                          
 clock uncertainty                                       0.000       3.163                          

 Removal time                                            0.000       3.163                          

 Data required time                                                  3.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.163                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.657
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.007       3.116         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.179       3.295 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.354         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.131       3.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       0.216       3.701         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_162_108/RSCO                 td                    0.085       3.786 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.786         ntR162           
 CLMA_162_112/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.786         Logic Levels: 2  
                                                                                   Logic: 0.395ns(58.955%), Route: 0.275ns(41.045%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.118       3.657         ntclkbufg_1      
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.494       3.163                          
 clock uncertainty                                       0.000       3.163                          

 Removal time                                            0.000       3.163                          

 Data required time                                                  3.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.163                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.665
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.007       3.116         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.179       3.295 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.354         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.131       3.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       0.380       3.865         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_128/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.865         Logic Levels: 1  
                                                                                   Logic: 0.310ns(41.389%), Route: 0.439ns(58.611%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.126       3.665         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.430       3.235                          
 clock uncertainty                                       0.000       3.235                          

 Removal time                                           -0.060       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                   3.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.690                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_href_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.897  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.090
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.136      14.987         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.223      15.210 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.156      15.366         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.151      15.517 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.310      16.827         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_85/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_href_d0/opit_0/RS

 Data arrival time                                                  16.827         Logic Levels: 1  
                                                                                   Logic: 0.374ns(20.326%), Route: 1.466ns(79.674%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.981      23.090         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_href_d0/opit_0/CLK
 clock pessimism                                         0.000      23.090                          
 clock uncertainty                                      -0.050      23.040                          

 Recovery time                                          -0.476      22.564                          

 Data required time                                                 22.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.564                          
 Data arrival time                                                  16.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_href_d1/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.897  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.090
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.136      14.987         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.223      15.210 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.156      15.366         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.151      15.517 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.310      16.827         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_85/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_href_d1/opit_0/RS

 Data arrival time                                                  16.827         Logic Levels: 1  
                                                                                   Logic: 0.374ns(20.326%), Route: 1.466ns(79.674%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.981      23.090         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_href_d1/opit_0/CLK
 clock pessimism                                         0.000      23.090                          
 clock uncertainty                                      -0.050      23.040                          

 Recovery time                                          -0.476      22.564                          

 Data required time                                                 22.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.564                          
 Data arrival time                                                  16.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.897  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.090
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.136      14.987         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.223      15.210 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.156      15.366         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.151      15.517 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       1.310      16.827         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_85/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  16.827         Logic Levels: 1  
                                                                                   Logic: 0.374ns(20.326%), Route: 1.466ns(79.674%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.981      23.090         ntclkbufg_1      
 CLMA_90_85/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      23.090                          
 clock uncertainty                                      -0.050      23.040                          

 Recovery time                                          -0.476      22.564                          

 Data required time                                                 22.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.564                          
 Data arrival time                                                  16.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.626
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.016      24.324         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.183      24.507 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.131      24.638         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.130      24.768 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       0.962      25.730         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_90_68/RSCO                   td                    0.085      25.815 r       u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/opit_0/RSOUT
                                   net (fanout=1)        0.000      25.815         ntR57            
 CLMA_90_72/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS

 Data arrival time                                                  25.815         Logic Levels: 2  
                                                                                   Logic: 0.398ns(26.693%), Route: 1.093ns(73.307%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.087      23.626         ntclkbufg_1      
 CLMA_90_72/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/CLK
 clock pessimism                                         0.000      23.626                          
 clock uncertainty                                       0.050      23.676                          

 Removal time                                            0.000      23.676                          

 Data required time                                                 23.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.676                          
 Data arrival time                                                  25.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.703  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.016      24.324         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.183      24.507 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.131      24.638         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.130      24.768 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       0.976      25.744         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_73/RSCO                   td                    0.085      25.829 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.829         ntR97            
 CLMS_78_77/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.829         Logic Levels: 2  
                                                                                   Logic: 0.398ns(26.445%), Route: 1.107ns(73.555%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.082      23.621         ntclkbufg_1      
 CLMS_78_77/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.621                          
 clock uncertainty                                       0.050      23.671                          

 Removal time                                            0.000      23.671                          

 Data required time                                                 23.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.671                          
 Data arrival time                                                  25.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.703  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.016      24.324         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q2                   tco                   0.183      24.507 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.131      24.638         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_128/Y3                   td                    0.130      24.768 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=58)       0.976      25.744         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_73/RSCO                   td                    0.085      25.829 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.829         ntR97            
 CLMS_78_77/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.829         Logic Levels: 2  
                                                                                   Logic: 0.398ns(26.445%), Route: 1.107ns(73.555%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.082      23.621         ntclkbufg_1      
 CLMS_78_77/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.621                          
 clock uncertainty                                       0.050      23.671                          

 Removal time                                            0.000      23.671                          

 Data required time                                                 23.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.671                          
 Data arrival time                                                  25.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.920
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.069       4.920         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.223       5.143 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      1.092       6.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_128/RSCO                 td                    0.105       6.340 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.340         ntR437           
 CLMA_218_132/RSCO                 td                    0.105       6.445 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.445         ntR436           
 CLMA_218_136/RSCO                 td                    0.105       6.550 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.550         ntR435           
 CLMA_218_140/RSCO                 td                    0.105       6.655 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.655         ntR434           
 CLMA_218_144/RSCO                 td                    0.105       6.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.760         ntR433           
 CLMA_218_148/RSCO                 td                    0.105       6.865 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.865         ntR432           
 CLMA_218_152/RSCO                 td                    0.105       6.970 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.970         ntR431           
 CLMA_218_156/RSCO                 td                    0.105       7.075 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.075         ntR430           
 CLMA_218_160/RSCO                 td                    0.105       7.180 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.180         ntR429           
 CLMA_218_164/RSCO                 td                    0.105       7.285 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.285         ntR428           
 CLMA_218_168/RSCO                 td                    0.105       7.390 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.390         ntR427           
 CLMA_218_172/RSCO                 td                    0.105       7.495 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.495         ntR426           
 CLMA_218_176/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.495         Logic Levels: 12 
                                                                                   Logic: 1.483ns(57.592%), Route: 1.092ns(42.408%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.977      14.285         ntclkbufg_0      
 CLMA_218_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.828                          
 clock uncertainty                                      -0.150      14.678                          

 Recovery time                                           0.000      14.678                          

 Data required time                                                 14.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.678                          
 Data arrival time                                                   7.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.282
  Launch Clock Delay      :  4.920
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.069       4.920         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.223       5.143 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      1.286       6.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.105       6.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.534         ntR637           
 CLMS_214_153/RSCO                 td                    0.105       6.639 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.639         ntR636           
 CLMS_214_157/RSCO                 td                    0.105       6.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.744         ntR635           
 CLMS_214_161/RSCO                 td                    0.105       6.849 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.849         ntR634           
 CLMS_214_165/RSCO                 td                    0.105       6.954 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.954         ntR633           
 CLMS_214_169/RSCO                 td                    0.105       7.059 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.059         ntR632           
 CLMS_214_173/RSCO                 td                    0.105       7.164 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.164         ntR631           
 CLMS_214_177/RSCO                 td                    0.105       7.269 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.269         ntR630           
 CLMS_214_181/RSCO                 td                    0.105       7.374 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.374         ntR629           
 CLMS_214_185/RSCO                 td                    0.105       7.479 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.479         ntR628           
 CLMS_214_193/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.479         Logic Levels: 10 
                                                                                   Logic: 1.273ns(49.746%), Route: 1.286ns(50.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.974      14.282         ntclkbufg_0      
 CLMS_214_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.543      14.825                          
 clock uncertainty                                      -0.150      14.675                          

 Recovery time                                           0.000      14.675                          

 Data required time                                                 14.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.675                          
 Data arrival time                                                   7.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.282
  Launch Clock Delay      :  4.920
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.069       4.920         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.223       5.143 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      1.286       6.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.105       6.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.534         ntR637           
 CLMS_214_153/RSCO                 td                    0.105       6.639 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.639         ntR636           
 CLMS_214_157/RSCO                 td                    0.105       6.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.744         ntR635           
 CLMS_214_161/RSCO                 td                    0.105       6.849 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.849         ntR634           
 CLMS_214_165/RSCO                 td                    0.105       6.954 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.954         ntR633           
 CLMS_214_169/RSCO                 td                    0.105       7.059 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.059         ntR632           
 CLMS_214_173/RSCO                 td                    0.105       7.164 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.164         ntR631           
 CLMS_214_177/RSCO                 td                    0.105       7.269 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.269         ntR630           
 CLMS_214_181/RSCO                 td                    0.105       7.374 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.374         ntR629           
 CLMS_214_185/RSCO                 td                    0.105       7.479 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.479         ntR628           
 CLMS_214_193/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.479         Logic Levels: 10 
                                                                                   Logic: 1.273ns(49.746%), Route: 1.286ns(50.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.974      14.282         ntclkbufg_0      
 CLMS_214_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.543      14.825                          
 clock uncertainty                                      -0.150      14.675                          

 Recovery time                                           0.000      14.675                          

 Data required time                                                 14.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.675                          
 Data arrival time                                                   7.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.993
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.008       4.316         ntclkbufg_0      
 CLMA_230_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_157/Q1                   tco                   0.184       4.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.296       4.796         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.796         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.333%), Route: 0.296ns(61.667%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.142       4.993         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.607       4.386                          
 clock uncertainty                                       0.000       4.386                          

 Removal time                                           -0.007       4.379                          

 Data required time                                                  4.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.379                          
 Data arrival time                                                   4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.932
  Launch Clock Delay      :  4.258
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.950       4.258         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.184       4.442 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      0.284       4.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_81/RSCO                  td                    0.092       4.818 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.818         ntR502           
 CLMS_178_85/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.818         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.286%), Route: 0.284ns(50.714%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.081       4.932         ntclkbufg_0      
 CLMS_178_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.607       4.325                          
 clock uncertainty                                       0.000       4.325                          

 Removal time                                            0.000       4.325                          

 Data required time                                                  4.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.325                          
 Data arrival time                                                   4.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.932
  Launch Clock Delay      :  4.258
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     0.950       4.258         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_77/Q1                    tco                   0.184       4.442 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=613)      0.284       4.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_81/RSCO                  td                    0.092       4.818 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.818         ntR502           
 CLMS_178_85/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.818         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.286%), Route: 0.284ns(50.714%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.081       4.932         ntclkbufg_0      
 CLMS_178_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.607       4.325                          
 clock uncertainty                                       0.000       4.325                          

 Removal time                                            0.000       4.325                          

 Data required time                                                  4.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.325                          
 Data arrival time                                                   4.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.653  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.319
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.127       3.666         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.223       3.889 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.963         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.151       4.114 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.643       6.757         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.101       6.858 f       CLKROUTE_32/Z    
                                   net (fanout=36)       2.893       9.751         ntR1261          
 CLMA_146_113/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.751         Logic Levels: 2  
                                                                                   Logic: 0.475ns(7.806%), Route: 5.610ns(92.194%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.011      14.319         ntclkbufg_0      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.319                          
 clock uncertainty                                      -0.150      14.169                          

 Recovery time                                          -0.476      13.693                          

 Data required time                                                 13.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.693                          
 Data arrival time                                                   9.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.653  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.319
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.127       3.666         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.223       3.889 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.963         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.151       4.114 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.643       6.757         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.101       6.858 f       CLKROUTE_32/Z    
                                   net (fanout=36)       2.893       9.751         ntR1261          
 CLMA_146_113/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.751         Logic Levels: 2  
                                                                                   Logic: 0.475ns(7.806%), Route: 5.610ns(92.194%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.011      14.319         ntclkbufg_0      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.319                          
 clock uncertainty                                      -0.150      14.169                          

 Recovery time                                          -0.476      13.693                          

 Data required time                                                 13.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.693                          
 Data arrival time                                                   9.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.127       3.666         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.223       3.889 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.963         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.151       4.114 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.643       6.757         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.101       6.858 f       CLKROUTE_32/Z    
                                   net (fanout=36)       2.698       9.556         ntR1261          
 CLMA_154_112/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.556         Logic Levels: 2  
                                                                                   Logic: 0.475ns(8.065%), Route: 5.415ns(91.935%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.005      14.313         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      14.313                          
 clock uncertainty                                      -0.150      14.163                          

 Recovery time                                          -0.476      13.687                          

 Data required time                                                 13.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.687                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.941
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.007       3.116         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.179       3.295 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.354         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.131       3.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.012       5.497         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.092       5.589 r       CLKROUTE_32/Z    
                                   net (fanout=36)       1.590       7.179         ntR1261          
 DRM_210_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.179         Logic Levels: 2  
                                                                                   Logic: 0.402ns(9.894%), Route: 3.661ns(90.106%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.090       4.941         ntclkbufg_0      
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.941                          
 clock uncertainty                                       0.150       5.091                          

 Removal time                                           -0.063       5.028                          

 Data required time                                                  5.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.028                          
 Data arrival time                                                   7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.971
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.007       3.116         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.179       3.295 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.354         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.131       3.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.012       5.497         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.092       5.589 r       CLKROUTE_32/Z    
                                   net (fanout=36)       1.641       7.230         ntR1261          
 DRM_210_148/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.230         Logic Levels: 2  
                                                                                   Logic: 0.402ns(9.772%), Route: 3.712ns(90.228%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.120       4.971         ntclkbufg_0      
 DRM_210_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.971                          
 clock uncertainty                                       0.150       5.121                          

 Removal time                                           -0.063       5.058                          

 Data required time                                                  5.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.058                          
 Data arrival time                                                   7.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.830  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.946
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.007       3.116         ntclkbufg_1      
 CLMA_146_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.179       3.295 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.354         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_108/Y1                   td                    0.131       3.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=23)       2.012       5.497         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_66_29/Y6AB                   td                    0.092       5.589 r       CLKROUTE_32/Z    
                                   net (fanout=36)       1.866       7.455         ntR1261          
 DRM_142_44/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.455         Logic Levels: 2  
                                                                                   Logic: 0.402ns(9.265%), Route: 3.937ns(90.735%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3453)     1.095       4.946         ntclkbufg_0      
 DRM_142_44/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.946                          
 clock uncertainty                                       0.150       5.096                          

 Removal time                                           -0.063       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                   7.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[20] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.848       1.956         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.118 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.344       3.462         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   1.780       5.242 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.028       7.270         rddata[12]       
 CLMA_66_140/Y1                    td                    0.151       7.421 f       u_lcd_rgb_top/u_lcd_driver/N34[12]/gateop_perm/Z
                                   net (fanout=1)        1.083       8.504         u_lcd_rgb_top/lcd_rgb_565 [12]
 IOL_7_202/DO                      td                    0.106       8.610 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_1/O
                                   net (fanout=1)        0.000       8.610         u_lcd_rgb_top.lcd_rgb_tri[20]/ntO
 IOBS_0_201/PAD                    td                    2.358      10.968 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_0/O
                                   net (fanout=1)        0.059      11.027         nt_lcd_rgb[20]   
 G6                                                                        f       lcd_rgb[20] (port)

 Data arrival time                                                  11.027         Logic Levels: 3  
                                                                                   Logic: 4.395ns(58.096%), Route: 3.170ns(41.904%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[21] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.848       1.956         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.118 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.344       3.462         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   1.780       5.242 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.930       7.172         rddata[13]       
 CLMA_66_140/Y3                    td                    0.151       7.323 f       u_lcd_rgb_top/u_lcd_driver/N34[13]/gateop_perm/Z
                                   net (fanout=1)        1.087       8.410         u_lcd_rgb_top/lcd_rgb_565 [13]
 IOL_7_201/DO                      td                    0.106       8.516 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_1/O
                                   net (fanout=1)        0.000       8.516         u_lcd_rgb_top.lcd_rgb_tri[21]/ntO
 IOBS_0_200/PAD                    td                    2.358      10.874 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_0/O
                                   net (fanout=1)        0.060      10.934         nt_lcd_rgb[21]   
 H7                                                                        f       lcd_rgb[21] (port)

 Data arrival time                                                  10.934         Logic Levels: 3  
                                                                                   Logic: 4.395ns(58.820%), Route: 3.077ns(41.180%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.848       1.956         nt_sys_clk       
 CLMS_126_113/Y0                   td                    0.162       2.118 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.304       3.422         lcd_clk          
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_88/QB0[1]                 tco                   1.780       5.202 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.633       6.835         rddata[3]        
 CLMS_38_133/Y1                    td                    0.244       7.079 f       u_lcd_rgb_top/u_lcd_driver/N34[3]/gateop_perm/Z
                                   net (fanout=1)        0.977       8.056         u_lcd_rgb_top/lcd_rgb_565 [3]
 IOL_7_210/DO                      td                    0.106       8.162 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       8.162         u_lcd_rgb_top.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    2.358      10.520 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063      10.583         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                  10.583         Logic Levels: 3  
                                                                                   Logic: 4.488ns(62.673%), Route: 2.673ns(37.327%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.371       0.439 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.371       0.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       0.996         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_238_48/Y0                    td                    0.125       1.121 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.058       1.179         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N48243
 CLMS_238_49/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.179         Logic Levels: 3  
                                                                                   Logic: 0.867ns(73.537%), Route: 0.312ns(26.463%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       0.966         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_88/Y0                    td                    0.167       1.133 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.200       1.333         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47873
 CLMS_238_85/A3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.333         Logic Levels: 3  
                                                                                   Logic: 0.909ns(68.192%), Route: 0.424ns(31.808%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[11]    
 IOBS_244_76/DIN                   td                    0.371       0.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_77/RX_DATA_DD             td                    0.371       0.808 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       0.994         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_77/Y1                    td                    0.131       1.125 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.264       1.389         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N48242
 CLMS_238_49/A2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.389         Logic Levels: 3  
                                                                                   Logic: 0.873ns(62.851%), Route: 0.516ns(37.149%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_210_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_210_88/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           Low Pulse Width   APM_86_80/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 9.090       10.000          0.910           High Pulse Width  APM_86_80/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 9.282       10.000          0.718           High Pulse Width  DRM_142_168/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_166_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_166_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_166_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                      
+--------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_lcd_yuv/prj/place_route/ov5640_lcd_yuv_pnr.adf       
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_lcd_yuv/prj/report_timing/ov5640_lcd_yuv_rtp.adf     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_lcd_yuv/prj/report_timing/ov5640_lcd_yuv.rtr         
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_lcd_yuv/prj/report_timing/rtr.db                     
+--------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 925 MB
Total CPU time to report_timing completion : 0h:0m:11s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:14s
