{
    "gpu": 1,
    "num_bins_x": 512,
    "num_bins_y": 512,
    "global_place_stages": [
        {
            "num_bins_x": 512,
            "num_bins_y": 512,
            "iteration": 2000,
            "learning_rate": 0.01,
            "wirelength": "weighted_average",
            "optimizer": "nesterov"
        }
    ],
    "target_density": 1.0,
    "density_weight": 8e-05,
    "random_seed": 1007,
    "scale_factor": 1.0,
    "global_place_flag": 1,
    "legalize_flag": 0,
    "detailed_place_flag": 0,
    "dtype": "float32",
    "deterministic_flag": 0,
    "use_custom_init_place": 0,
    "use_gift_init_place": 1,
    "gift_scale": 0.7,
    "gift_alpha0": 0.1,
    "gift_alpha1": 0.7,
    "gift_alpha2": 0.2,
    "gift_enable_boundary_constraints": 1,
    "gift_enable_resource_constraints": 0,
    "gift_enable_hpwl": 0,
    "plot_flag": 0,
    "log_to_file": 1,
    "_comment_network_analysis": "=== 网络分析相关参数 ===",
    "enable_network_analysis": true,
    "net_analysis_threshold": 50,
    "net_skip_threshold": 200,
    "net_analysis_export_detailed": true,
    "net_analysis_export_path": "./network_analysis_reports",
    "_comment_gift_optimization": "=== GiFt优化相关参数 ===",
    "gift_max_net_size": 1000,
    "gift_use_star_model": true,
    "gift_optimize_large_nets": true,
    "gift_sigma_2": 2,
    "gift_sigma_4": 4,
    "part_name": "xcvu095-ffva2104-2-e",
    "aux_input": "benchmarks/sample_ispd2016_benchmarks/FPGA07/design.aux",
    "gift_center_method": "weighted_pin",
    "gift_boundary_method": "chip",
    "boundary_method": "chip",
    "gift_bbox_margin": 20
}
