{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692753797322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692753797322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 19:23:17 2023 " "Processing started: Tue Aug 22 19:23:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692753797322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692753797322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejer3 -c Ejer3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejer3 -c Ejer3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692753797323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692753797569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692753797569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter.sv 4 4 " "Found 4 design units, including 4 entities, in source file regressivecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter " "Found entity 1: regressiveCounter" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804366 ""} { "Info" "ISGN_ENTITY_NAME" "2 regressiveCounterLogic " "Found entity 2: regressiveCounterLogic" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804366 ""} { "Info" "ISGN_ENTITY_NAME" "3 binaryToBCD " "Found entity 3: binaryToBCD" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804366 ""} { "Info" "ISGN_ENTITY_NAME" "4 sevenSegmentsDeco " "Found entity 4: sevenSegmentsDeco" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter2bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter2bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter2bit_tb " "Found entity 1: regressiveCounter2bit_tb" {  } { { "regressiveCounter2bit_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter2bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter4bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter4bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter4bit_tb " "Found entity 1: regressiveCounter4bit_tb" {  } { { "regressiveCounter4bit_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter4bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter6bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter6bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter6bit_tb " "Found entity 1: regressiveCounter6bit_tb" {  } { { "regressiveCounter6bit_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter6bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentslogic.sv 0 0 " "Found 0 design units, including 0 entities, in source file sevensegmentslogic.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentslogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentslogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsLogic_tb " "Found entity 1: sevenSegmentsLogic_tb" {  } { { "sevenSegmentsLogic_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter7segments_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter7segments_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter7Segments_tb " "Found entity 1: regressiveCounter7Segments_tb" {  } { { "regressiveCounter7Segments_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter7Segments_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692753804374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692753804374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regressiveCounter " "Elaborating entity \"regressiveCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692753804395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regressiveCounterLogic regressiveCounterLogic:counter_logic " "Elaborating entity \"regressiveCounterLogic\" for hierarchy \"regressiveCounterLogic:counter_logic\"" {  } { { "regressiveCounter.sv" "counter_logic" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692753804396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 regressiveCounter.sv(56) " "Verilog HDL assignment warning at regressiveCounter.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1692753804397 "|regressiveCounter|regressiveCounterLogic:counter_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBCD binaryToBCD:bcd_converter " "Elaborating entity \"binaryToBCD\" for hierarchy \"binaryToBCD:bcd_converter\"" {  } { { "regressiveCounter.sv" "bcd_converter" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692753804397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regressiveCounter.sv(73) " "Verilog HDL assignment warning at regressiveCounter.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1692753804397 "|regressiveCounter|binaryToBCD:bcd_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDeco sevenSegmentsDeco:segment_display1 " "Elaborating entity \"sevenSegmentsDeco\" for hierarchy \"sevenSegmentsDeco:segment_display1\"" {  } { { "regressiveCounter.sv" "segment_display1" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692753804398 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regressiveCounter.sv(88) " "Verilog HDL Case Statement warning at regressiveCounter.sv(88): incomplete case statement has no default case item" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 88 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display regressiveCounter.sv(87) " "Verilog HDL Always Construct warning at regressiveCounter.sv(87): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] regressiveCounter.sv(87) " "Inferred latch for \"display\[0\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] regressiveCounter.sv(87) " "Inferred latch for \"display\[1\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] regressiveCounter.sv(87) " "Inferred latch for \"display\[2\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] regressiveCounter.sv(87) " "Inferred latch for \"display\[3\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] regressiveCounter.sv(87) " "Inferred latch for \"display\[4\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] regressiveCounter.sv(87) " "Inferred latch for \"display\[5\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] regressiveCounter.sv(87) " "Inferred latch for \"display\[6\]\" at regressiveCounter.sv(87)" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692753804398 "|regressiveCounter|sevenSegmentsDeco:segment_display1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1692753804426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692753804453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 19:23:24 2023 " "Processing ended: Tue Aug 22 19:23:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692753804453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692753804453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692753804453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692753804453 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692753805122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692753805460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692753805460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 19:23:25 2023 " "Processing started: Tue Aug 22 19:23:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692753805460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1692753805460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Ejer3 Ejer3 " "Command: quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Ejer3 Ejer3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1692753805460 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Ejer3 Ejer3 " "Quartus(args): --rtl_sim Ejer3 Ejer3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1692753805460 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1692753805561 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1692753805628 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1692753805629 ""}
{ "Warning" "0" "" "Warning: File Ejer3_run_msim_rtl_verilog.do already exists - backing up current file as Ejer3_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Ejer3_run_msim_rtl_verilog.do already exists - backing up current file as Ejer3_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1692753805692 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/simulation/modelsim/Ejer3_run_msim_rtl_verilog.do" {  } { { "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/simulation/modelsim/Ejer3_run_msim_rtl_verilog.do" "0" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/simulation/modelsim/Ejer3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/simulation/modelsim/Ejer3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1692753805701 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1692753805702 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1692753805705 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1692753805705 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/Ejer3_nativelink_simulation.rpt" {  } { { "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/Ejer3_nativelink_simulation.rpt" "0" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/Ejer3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/Ejer3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1692753805705 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1692753805706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692753805706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 19:23:25 2023 " "Processing ended: Tue Aug 22 19:23:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692753805706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692753805706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692753805706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1692753805706 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1692753889512 ""}
