// Seed: 3934395924
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    output wand id_2,
    input  tri1 id_3
);
  logic [7:0] id_5;
  assign id_5[1'h0] = 'd0;
  wire id_6;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1
);
  wand id_3;
  logic [7:0] id_4;
  assign id_3 = 1'b0 ? ((1)) == 1 : id_1 ? id_3 : id_3;
  assign id_4[1] = id_4;
  assign id_3 = 1 ? id_1 : id_3;
  supply0 id_5 = 1;
  module_0(
      id_3, id_3, id_3, id_1
  );
  wire id_6;
  wire id_7;
  assign id_0 = 1;
endmodule
