read_verilog ../top_logic_loop.v
proc
synth -top top
tee -o result.out abc
