<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1713789923">
  <File Type="PA-TCL" Name="artya7_35_spi2uart.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="artya7_35_spi2uart_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="artya7_35_spi2uart_reports.tcl"/>
  <File Type="RDS-RDS" Name="artya7_35_spi2uart.vds"/>
  <File Type="RDS-UTIL" Name="artya7_35_spi2uart_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="artya7_35_spi2uart_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="artya7_35_spi2uart.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="artya7_35_spi2uart_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="artya7_35_spi2uart_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/ip/eth/FC1001_MII.edn">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Vorlage_Patrick/s1_SPI/Vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/ip/eth/FC1001_MII.edn"/>
        <Attr Name="ImportTime" Val="1613464810"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Vorlage_Patrick/s1_SPI/Vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1637747620"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/pll_controller.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../src/pll_controller.vhd"/>
        <Attr Name="ImportTime" Val="1712919383"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/udp2spi_unit_ea.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Vorlage_Patrick/s1_SPI/Vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/udp2spi_unit_ea.vhd"/>
        <Attr Name="ImportTime" Val="1614173812"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Vorlage_Patrick/s1_SPI/Vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart.vhd"/>
        <Attr Name="ImportTime" Val="1637764220"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="artya7_35_spi2uart"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/Arty-A7-35-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Vorlage_Patrick/s1_SPI/Vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/constrs_1/Arty-A7-35-Master.xdc"/>
        <Attr Name="ImportTime" Val="1617290966"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/Arty-A7-35-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
