<stg><name>shift_left</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %idx_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx_read)

]]></Node>
<StgValue><ssdm name="idx_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %arrayHLS_data_setti = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrNumIterations_offset)

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %arrayHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_TMTT_StubHLS_size_read)

]]></Node>
<StgValue><ssdm name="arrayHLS_size_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32">
<![CDATA[
:3  %trunc_ln132 = trunc i32 %arrayHLS_data_setti to i6

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:4  %zext_ln135_2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln132, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln135_2_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i32 [ %idx_read_2, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln134 = icmp ult i32 %i_0, %arrayHLS_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln134, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32">
<![CDATA[
:0  %trunc_ln135 = trunc i32 %i_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %i = add i32 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32">
<![CDATA[
:30  %trunc_ln135_1 = trunc i32 %i to i10

]]></Node>
<StgValue><ssdm name="trunc_ln135_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln135 = add i10 %zext_ln135_2_cast, %trunc_ln135

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:31  %add_ln135_2 = add i10 %zext_ln135_2_cast, %trunc_ln135_1

]]></Node>
<StgValue><ssdm name="add_ln135_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
:32  %zext_ln135_2 = zext i10 %add_ln135_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %arrayHLS_data_setti_40 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrNumIterations_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_40"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %arrayHLS_data_setti_41 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrMinLayers_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_41"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %arrayHLS_data_setti_42 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrMinLayersPS_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_42"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %arrayHLS_data_setti_43 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrResidPhi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_43"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %arrayHLS_data_setti_44 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrResidZ2S_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_44"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %arrayHLS_data_setti_45 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrResidZPS_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_45"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %arrayHLS_data_setti_46 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_chosenRofPhi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_46"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %arrayHLS_data_setti_47 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_chosenRofZ_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_47"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %arrayHLS_data_setti_48 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_invPtToDphi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_48"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %arrayHLS_data_setti_49 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_trackerNumLayers_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_49"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %arrayHLS_data_modul_51 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_51"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %arrayHLS_data_modul_52 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_52"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %arrayHLS_data_modul_53 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_53"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %arrayHLS_data_modul_54 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_54"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %arrayHLS_data_modul_55 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_55"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %arrayHLS_data_modul_56 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_56"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %arrayHLS_data_modul_57 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_57"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %arrayHLS_data_modul_58 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_58"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %arrayHLS_data_modul_59 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_59"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %arrayHLS_data_modul_60 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_60"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %arrayHLS_data_modul_61 = getelementptr [480 x i1]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_barrel_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_61"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %arrayHLS_data_modul_62 = getelementptr [480 x i1]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_psModule_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_62"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %arrayHLS_data_modul_63 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_layerId_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_63"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %arrayHLS_data_r_ad_2 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_r_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %arrayHLS_data_phi_3 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_phi_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %arrayHLS_data_z_ad_2 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_z_s, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
:59  %arrayHLS_data_setti_50 = load i32* %arrayHLS_data_setti_40, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_50"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="9">
<![CDATA[
:61  %arrayHLS_data_setti_51 = load i32* %arrayHLS_data_setti_41, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_51"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
:63  %arrayHLS_data_setti_52 = load i32* %arrayHLS_data_setti_42, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_52"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="9">
<![CDATA[
:65  %arrayHLS_data_setti_53 = load float* %arrayHLS_data_setti_43, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_53"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
:67  %arrayHLS_data_setti_54 = load float* %arrayHLS_data_setti_44, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_54"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
:69  %arrayHLS_data_setti_55 = load float* %arrayHLS_data_setti_45, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_55"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
:71  %arrayHLS_data_setti_56 = load float* %arrayHLS_data_setti_46, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_56"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="9">
<![CDATA[
:73  %arrayHLS_data_setti_57 = load float* %arrayHLS_data_setti_47, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_57"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
:75  %arrayHLS_data_setti_58 = load float* %arrayHLS_data_setti_48, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_58"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
:77  %arrayHLS_data_setti_59 = load i32* %arrayHLS_data_setti_49, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_59"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
:79  %arrayHLS_data_modul_64 = load i32* %arrayHLS_data_modul_51, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_64"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
:81  %arrayHLS_data_modul_65 = load i32* %arrayHLS_data_modul_52, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_65"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
:83  %arrayHLS_data_modul_66 = load i32* %arrayHLS_data_modul_53, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_66"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
:85  %arrayHLS_data_modul_67 = load float* %arrayHLS_data_modul_54, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_67"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
:87  %arrayHLS_data_modul_68 = load float* %arrayHLS_data_modul_55, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_68"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
:89  %arrayHLS_data_modul_69 = load float* %arrayHLS_data_modul_56, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_69"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
:91  %arrayHLS_data_modul_70 = load float* %arrayHLS_data_modul_57, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_70"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
:93  %arrayHLS_data_modul_71 = load float* %arrayHLS_data_modul_58, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_71"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="9">
<![CDATA[
:95  %arrayHLS_data_modul_72 = load float* %arrayHLS_data_modul_59, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_72"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="9">
<![CDATA[
:97  %arrayHLS_data_modul_73 = load i32* %arrayHLS_data_modul_60, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_73"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="9">
<![CDATA[
:99  %arrayHLS_data_modul_74 = load i1* %arrayHLS_data_modul_61, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_74"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="9">
<![CDATA[
:101  %arrayHLS_data_modul_75 = load i1* %arrayHLS_data_modul_62, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_75"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
:103  %arrayHLS_data_modul_76 = load i32* %arrayHLS_data_modul_63, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_76"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="9">
<![CDATA[
:105  %arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
:107  %arrayHLS_data_phi_4 = load float* %arrayHLS_data_phi_3, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
:109  %arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
:59  %arrayHLS_data_setti_50 = load i32* %arrayHLS_data_setti_40, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_50"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="9">
<![CDATA[
:61  %arrayHLS_data_setti_51 = load i32* %arrayHLS_data_setti_41, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_51"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
:63  %arrayHLS_data_setti_52 = load i32* %arrayHLS_data_setti_42, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_52"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="9">
<![CDATA[
:65  %arrayHLS_data_setti_53 = load float* %arrayHLS_data_setti_43, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_53"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
:67  %arrayHLS_data_setti_54 = load float* %arrayHLS_data_setti_44, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_54"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
:69  %arrayHLS_data_setti_55 = load float* %arrayHLS_data_setti_45, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_55"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
:71  %arrayHLS_data_setti_56 = load float* %arrayHLS_data_setti_46, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_56"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="9">
<![CDATA[
:73  %arrayHLS_data_setti_57 = load float* %arrayHLS_data_setti_47, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_57"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
:75  %arrayHLS_data_setti_58 = load float* %arrayHLS_data_setti_48, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_58"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
:77  %arrayHLS_data_setti_59 = load i32* %arrayHLS_data_setti_49, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_59"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
:79  %arrayHLS_data_modul_64 = load i32* %arrayHLS_data_modul_51, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_64"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
:81  %arrayHLS_data_modul_65 = load i32* %arrayHLS_data_modul_52, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_65"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
:83  %arrayHLS_data_modul_66 = load i32* %arrayHLS_data_modul_53, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_66"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
:85  %arrayHLS_data_modul_67 = load float* %arrayHLS_data_modul_54, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_67"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
:87  %arrayHLS_data_modul_68 = load float* %arrayHLS_data_modul_55, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_68"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
:89  %arrayHLS_data_modul_69 = load float* %arrayHLS_data_modul_56, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_69"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
:91  %arrayHLS_data_modul_70 = load float* %arrayHLS_data_modul_57, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_70"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
:93  %arrayHLS_data_modul_71 = load float* %arrayHLS_data_modul_58, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_71"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="9">
<![CDATA[
:95  %arrayHLS_data_modul_72 = load float* %arrayHLS_data_modul_59, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_72"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="9">
<![CDATA[
:97  %arrayHLS_data_modul_73 = load i32* %arrayHLS_data_modul_60, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_73"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="9">
<![CDATA[
:99  %arrayHLS_data_modul_74 = load i1* %arrayHLS_data_modul_61, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_74"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="9">
<![CDATA[
:101  %arrayHLS_data_modul_75 = load i1* %arrayHLS_data_modul_62, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_75"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
:103  %arrayHLS_data_modul_76 = load i32* %arrayHLS_data_modul_63, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_76"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="9">
<![CDATA[
:105  %arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
:107  %arrayHLS_data_phi_4 = load float* %arrayHLS_data_phi_3, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
:109  %arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln135 = zext i10 %add_ln135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayHLS_data_setti_30 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrNumIterations_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_30"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayHLS_data_setti_31 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrMinLayers_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_31"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayHLS_data_setti_32 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrMinLayersPS_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_32"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayHLS_data_setti_33 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrResidPhi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_33"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayHLS_data_setti_34 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrResidZ2S_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_34"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayHLS_data_setti_35 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_lrResidZPS_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_35"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arrayHLS_data_setti_36 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_chosenRofPhi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_36"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %arrayHLS_data_setti_37 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_chosenRofZ_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_37"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %arrayHLS_data_setti_38 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_invPtToDphi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_38"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %arrayHLS_data_setti_39 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_settingsHLS_trackerNumLayers_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_39"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %arrayHLS_data_modul = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %arrayHLS_data_modul_39 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_39"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %arrayHLS_data_modul_40 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_40"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %arrayHLS_data_modul_41 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_41"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %arrayHLS_data_modul_42 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_42"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %arrayHLS_data_modul_43 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_43"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %arrayHLS_data_modul_44 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_44"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %arrayHLS_data_modul_45 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_45"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %arrayHLS_data_modul_46 = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_46"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %arrayHLS_data_modul_47 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_47"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %arrayHLS_data_modul_48 = getelementptr [480 x i1]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_barrel_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_48"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %arrayHLS_data_modul_49 = getelementptr [480 x i1]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_psModule_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_49"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %arrayHLS_data_modul_50 = getelementptr [480 x i32]* %arrayHLS_TMTT_StubHLS_data_moduleHLS_layerId_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_modul_50"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %arrayHLS_data_r_ad = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_r_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %arrayHLS_data_phi_s = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_phi_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_s"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %arrayHLS_data_z_ad = getelementptr [480 x float]* %arrayHLS_TMTT_StubHLS_data_z_s, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:60  store i32 %arrayHLS_data_setti_50, i32* %arrayHLS_data_setti_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:62  store i32 %arrayHLS_data_setti_51, i32* %arrayHLS_data_setti_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:64  store i32 %arrayHLS_data_setti_52, i32* %arrayHLS_data_setti_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:66  store float %arrayHLS_data_setti_53, float* %arrayHLS_data_setti_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:68  store float %arrayHLS_data_setti_54, float* %arrayHLS_data_setti_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:70  store float %arrayHLS_data_setti_55, float* %arrayHLS_data_setti_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:72  store float %arrayHLS_data_setti_56, float* %arrayHLS_data_setti_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:74  store float %arrayHLS_data_setti_57, float* %arrayHLS_data_setti_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:76  store float %arrayHLS_data_setti_58, float* %arrayHLS_data_setti_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:78  store i32 %arrayHLS_data_setti_59, i32* %arrayHLS_data_setti_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:80  store i32 %arrayHLS_data_modul_64, i32* %arrayHLS_data_modul, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:82  store i32 %arrayHLS_data_modul_65, i32* %arrayHLS_data_modul_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:84  store i32 %arrayHLS_data_modul_66, i32* %arrayHLS_data_modul_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:86  store float %arrayHLS_data_modul_67, float* %arrayHLS_data_modul_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:88  store float %arrayHLS_data_modul_68, float* %arrayHLS_data_modul_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:90  store float %arrayHLS_data_modul_69, float* %arrayHLS_data_modul_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:92  store float %arrayHLS_data_modul_70, float* %arrayHLS_data_modul_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:94  store float %arrayHLS_data_modul_71, float* %arrayHLS_data_modul_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:96  store float %arrayHLS_data_modul_72, float* %arrayHLS_data_modul_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:98  store i32 %arrayHLS_data_modul_73, i32* %arrayHLS_data_modul_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:100  store i1 %arrayHLS_data_modul_74, i1* %arrayHLS_data_modul_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:102  store i1 %arrayHLS_data_modul_75, i1* %arrayHLS_data_modul_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:104  store i32 %arrayHLS_data_modul_76, i32* %arrayHLS_data_modul_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:106  store float %arrayHLS_data_r_lo, float* %arrayHLS_data_r_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:108  store float %arrayHLS_data_phi_4, float* %arrayHLS_data_phi_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:110  store float %arrayHLS_data_z_lo, float* %arrayHLS_data_z_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:111  br label %1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
