/*
 * Author: doe300
 *
 * See the file "LICENSE" for the full license governing this code.
 */

#include "Instruction.h"

#include "../Values.h"
#include "ALUInstruction.h"
#include "BranchInstruction.h"
#include "LoadInstruction.h"
#include "SemaphoreInstruction.h"

#include <array>
#include <cstdbool>
#include <memory>

using namespace vc4c;
using namespace vc4c::qpu_asm;

LCOV_EXCL_START
std::string Instruction::toASMString() const
{
    if(auto op = as<ALUInstruction>())
        return op->toASMString();
    if(auto op = as<BranchInstruction>())
        return op->toASMString();
    if(auto op = as<LoadInstruction>())
        return op->toASMString();
    if(auto op = as<SemaphoreInstruction>())
        return op->toASMString();
    throw CompilationError(CompilationStep::CODE_GENERATION, "Invalid instruction type", std::to_string(value));
}

std::string Instruction::toHexString(bool withAssemblerCode) const
{
    uint64_t binaryCode = toBinaryCode();
    if(withAssemblerCode)
    {
        return qpu_asm::toHexString(binaryCode) + "//" + toASMString();
    }
    return qpu_asm::toHexString(binaryCode);
}
LCOV_EXCL_STOP

bool Instruction::isValidInstruction() const
{
    return as<ALUInstruction>() || as<BranchInstruction>() || as<LoadInstruction>() || as<SemaphoreInstruction>();
}

Register Instruction::getAddOutput() const
{
    Register reg{RegisterFile::PHYSICAL_ANY, getAddOut()};
    if(reg.isAccumulator() && reg.getAccumulatorNumber() != 4)
        // cannot write to accumulator r4, instead will write "tmu_noswap" which should be handled as such
        return Register{RegisterFile::ACCUMULATOR, reg.num};
    if(getWriteSwap() == WriteSwap::SWAP)
        return Register{RegisterFile::PHYSICAL_B, reg.num};
    return Register{RegisterFile::PHYSICAL_A, reg.num};
}

Register Instruction::getMulOutput() const
{
    Register reg{RegisterFile::PHYSICAL_ANY, getMulOut()};
    if(reg.isAccumulator() && reg.getAccumulatorNumber() != 4)
        // cannot write to accumulator r4, instead will write "tmu_noswap" which should be handled as such
        return Register{RegisterFile::ACCUMULATOR, reg.num};
    if(getWriteSwap() == WriteSwap::DONT_SWAP)
        return Register{RegisterFile::PHYSICAL_B, reg.num};
    return Register{RegisterFile::PHYSICAL_A, reg.num};
}

LCOV_EXCL_START
std::string Instruction::toInputRegister(
    const InputMultiplex mux, const Address regA, const Address regB, const bool hasImmediate)
{
    if(mux == InputMultiplex::ACC0)
        return "r0";
    if(mux == InputMultiplex::ACC1)
        return "r1";
    if(mux == InputMultiplex::ACC2)
        return "r2";
    if(mux == InputMultiplex::ACC3)
        return "r3";
    if(mux == InputMultiplex::ACC4)
        return "r4";
    if(mux == InputMultiplex::ACC5)
        return "r5";
    // general register-file
    if(mux == InputMultiplex::REGA)
    {
        const Register tmp{RegisterFile::PHYSICAL_A, regA};
        return tmp.to_string(true, true);
    }
    else if(hasImmediate)
    {
        // is immediate value
        return static_cast<SmallImmediate>(regB).to_string();
    }
    else
    {
        const Register tmp{RegisterFile::PHYSICAL_B, regB};
        return tmp.to_string(true, true);
    }
}

std::string Instruction::toOutputRegister(bool regFileA, const Address reg)
{
    const Register tmp{regFileA ? RegisterFile::PHYSICAL_A : RegisterFile::PHYSICAL_B, reg};
    return tmp.to_string(true, false);
}

std::string Instruction::toExtrasString(const Signaling sig, const ConditionCode cond, const SetFlag flags,
    const Unpack unpack, const Pack pack, bool usesOutputA, bool usesInputAOrR4)
{
    std::string result{};
    if(sig != SIGNAL_NONE && sig != SIGNAL_ALU_IMMEDIATE)
        result += std::string(".") + sig.to_string();
    if(cond != COND_ALWAYS)
        result += std::string(".") + cond.to_string();
    if(flags == SetFlag::SET_FLAGS)
        result += std::string(".") + toString(flags);
    if(usesInputAOrR4 && unpack.hasEffect())
        result += std::string(".") + unpack.to_string();
    if(usesOutputA && pack.hasEffect())
        result += std::string(".") + pack.to_string();
    return result;
}

std::string qpu_asm::toHexString(const uint64_t code)
{
    // lower half before upper half
    std::array<char, 64> buffer{};
    snprintf(buffer.data(), buffer.size(), "0x%08x, 0x%08x, ", static_cast<uint32_t>(code & 0xFFFFFFFFLL),
        static_cast<uint32_t>((code & 0xFFFFFFFF00000000LL) >> 32));
    return buffer.data();
}

std::string DecoratedInstruction::toASMString(bool addComments) const
{
    auto tmp = instruction.toASMString();
    return addComments ? addComment(std::move(tmp)) : tmp;
}

std::string DecoratedInstruction::toHexString(bool withAssemblerCode) const
{
    auto tmp = instruction.toHexString(withAssemblerCode);
    if(withAssemblerCode)
    {
        return addComment(std::move(tmp));
    }
    return tmp;
}

std::string DecoratedInstruction::addComment(std::string&& s) const
{
    std::string r;
    if(!comment.empty())
        r = s.append(" // ").append(comment);
    else
        r = s;

    if(!previousComment.empty())
        r = "// " + previousComment + "\n" + r;
    return r;
}
LCOV_EXCL_STOP
