{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764641482214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764641482215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 23:11:22 2025 " "Processing started: Mon Dec 01 23:11:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764641482215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764641482215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MLP_FPGA -c MLP_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MLP_FPGA -c MLP_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764641482215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764641482517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlp_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mlp_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MLP_FPGA-Behavioral " "Found design unit 1: MLP_FPGA-Behavioral" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641482853 ""} { "Info" "ISGN_ENTITY_NAME" "1 MLP_FPGA " "Found entity 1: MLP_FPGA" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641482853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641482853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-Behavioral " "Found design unit 1: MAC-Behavioral" {  } { { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641482856 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641482856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641482856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MLP_FPGA " "Elaborating entity \"MLP_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764641482903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:U_MAC " "Elaborating entity \"MAC\" for hierarchy \"MAC:U_MAC\"" {  } { { "MLP_FPGA.vhd" "U_MAC" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641482960 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MAC:U_MAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MAC:U_MAC\|Mult0\"" {  } { { "MAC.vhd" "Mult0" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483389 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764641483389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:U_MAC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAC:U_MAC\|lpm_mult:Mult0\"" {  } { { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:U_MAC\|lpm_mult:Mult0 " "Instantiated megafunction \"MAC:U_MAC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483437 ""}  } { { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764641483437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m9t " "Found entity 1: mult_m9t" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641483485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641483485 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "2 " "Converted 2 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 2 " "Used 2 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 2 2 " "Used 2 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 2 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1764641483590 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1764641483590 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "2 " "Converted the following 2 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out2 " "DSP block output node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out2\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483590 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_mult1 " "DSP block multiplier node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483590 ""}  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483590 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out4 " "DSP block output node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_out4\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483590 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483590 ""}  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483590 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1764641483590 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1764641483590 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1764641483590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483648 ""}  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764641483648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_68h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_68h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_68h1 " "Found entity 1: mac_mult_68h1" {  } { { "db/mac_mult_68h1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_68h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641483689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641483689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cko " "Found entity 1: mult_cko" {  } { { "db/mult_cko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_cko.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641483759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641483759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 57 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483804 ""}  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 57 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764641483804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_uv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_uv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_uv82 " "Found entity 1: mac_out_uv82" {  } { { "db/mac_out_uv82.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_out_uv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641483856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641483856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483863 ""}  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764641483863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_8dh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_8dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_8dh1 " "Found entity 1: mac_mult_8dh1" {  } { { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641483906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641483906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ko " "Found entity 1: mult_2ko" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641483956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641483956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641483966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 24 " "Parameter \"dataa_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764641483967 ""}  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764641483967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_mv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_mv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_mv82 " "Found entity 1: mac_out_mv82" {  } { { "db/mac_out_mv82.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_out_mv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764641484017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764641484017 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[14\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[14\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484055 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[13\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[13\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484055 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[14\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[14\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484055 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[13\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[13\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484055 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1764641484055 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1764641484055 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[12\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[12\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[11\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[11\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[10\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[10\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[9\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[9\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[8\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[8\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[7\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[7\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[6\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le3a\[6\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 42 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le3a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[12\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[12\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[11\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[11\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[10\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[10\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[9\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[9\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[8\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[8\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[7\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[7\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[6\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le5a\[6\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 43 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[14\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[14\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 46 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le8a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[13\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[13\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 46 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le8a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[14\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[14\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[13\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[13\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[12\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[12\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[11\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[11\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[10\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[10\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[9\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[9\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[8\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le9a\[8\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 47 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484056 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le9a[8]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1764641484056 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1764641484056 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le6a\[14\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le6a\[14\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 44 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le7a\[14\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le7a\[14\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 45 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le7a\[13\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le7a\[13\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 45 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le7a\[12\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le7a\[12\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 45 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[12\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[12\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 46 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le8a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[11\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[11\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 46 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[10\] " "Synthesized away node \"MAC:U_MAC\|lpm_mult:Mult0\|mult_m9t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_8dh1:auto_generated\|mult_2ko:mult1\|le8a\[10\]\"" {  } { { "db/mult_2ko.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_2ko.tdf" 46 6 0 } } { "db/mac_mult_8dh1.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mac_mult_8dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_m9t.tdf" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/db/mult_m9t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "MAC.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MAC.vhd" 28 -1 0 } } { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641484059 "|MLP_FPGA|MAC:U_MAC|lpm_mult:Mult0|mult_m9t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8dh1:auto_generated|mult_2ko:mult1|le8a[10]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1764641484059 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1764641484059 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "498 " "Ignored 498 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1764641484182 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "482 " "Ignored 482 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1764641484182 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1764641484182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "MLP_FPGA.vhd" "" { Text "C:/Users/renan/OneDrive/Documentos/UFRN/Sist_Emb/MLP_FPGA/MLP_FPGA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764641484358 "|MLP_FPGA|HEX4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1764641484358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764641484470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764641485084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764641485084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "720 " "Implemented 720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764641485180 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764641485180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764641485180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764641485180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764641485199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 23:11:25 2025 " "Processing ended: Mon Dec 01 23:11:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764641485199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764641485199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764641485199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764641485199 ""}
