// Seed: 445141786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9(
      .id_0(id_4), .id_1(1), .id_2(1 == 1'b0)
  );
  assign id_5 = 1;
  assign id_1 = id_2;
  id_10(
      .id_0(id_4), .id_1(id_9)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge 1) begin
    id_8 = #id_10 id_2;
  end
  module_0(
      id_6, id_9, id_6, id_9, id_6, id_6, id_7, id_7
  );
endmodule
