

================================================================
== Vitis HLS Report for 'write_output'
================================================================
* Date:           Sun Dec 10 19:29:22 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      716|    41671|  4.774 us|  0.278 ms|  716|  41671|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_287_1   |      715|    41670|  143 ~ 8334|          -|          -|         5|        no|
        | + VITIS_LOOP_289_2  |       70|     8261|          71|          1|          1|  1 ~ 8192|       yes|
        +---------------------+---------+---------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    276|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    537|    -|
|Register         |        -|    -|     554|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     554|    877|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln287_fu_173_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln289_fu_259_p2                   |         +|   0|  0|  21|          14|           1|
    |add_ln295_1_fu_234_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln295_fu_217_p2                   |         +|   0|  0|  23|          16|          16|
    |add_ln299_fu_281_p2                   |         +|   0|  0|  71|          64|          64|
    |size_1_fu_201_p2                      |         +|   0|  0|  21|          14|           1|
    |ap_block_state3_pp0_stage0_iter0      |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state73_pp0_stage0_iter70    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_writereq_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op182_write_state5       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op250_writeresp_state73  |       and|   0|  0|   2|           1|           1|
    |icmp_ln287_fu_179_p2                  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln289_fu_195_p2                  |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln291_fu_207_p2                  |      icmp|   0|  0|  13|          16|          14|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran3to74_state3         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |       xor|   0|  0|   2|           2|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 276|         222|         192|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |HP3_blk_n_AW                   |    9|          2|    1|          2|
    |HP3_blk_n_B                    |    9|          2|    1|          2|
    |HP3_blk_n_W                    |    9|          2|    1|          2|
    |ap_NS_fsm                      |  401|         75|    1|         75|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter70       |    9|          2|    1|          2|
    |ap_phi_mux_size_phi_fu_165_p4  |    9|          2|   14|         28|
    |c_reg_138                      |    9|          2|    3|          6|
    |i_reg_150                      |    9|          2|   14|         28|
    |m_axi_HP3_AWADDR               |   14|          3|   64|        192|
    |m_axi_HP3_WDATA                |   14|          3|   16|         48|
    |output_r_blk_n                 |    9|          2|    1|          2|
    |output_stream_blk_n            |    9|          2|    1|          2|
    |size_reg_161                   |    9|          2|   14|         28|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  537|        105|  134|        421|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |HP3_addr_1_reg_349         |  64|   0|   64|          0|
    |HP3_addr_reg_360           |  64|   0|   64|          0|
    |add_ln287_reg_317          |   3|   0|    3|          0|
    |ap_CS_fsm                  |  74|   0|   74|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |c_reg_138                  |   3|   0|    3|          0|
    |i_reg_150                  |  14|   0|   14|          0|
    |icmp_ln289_reg_331         |   1|   0|    1|          0|
    |icmp_ln291_reg_345         |   1|   0|    1|          0|
    |or_ln_reg_326              |   6|   0|   16|         10|
    |output_read_reg_311        |  64|   0|   64|          0|
    |size_1_reg_335             |  14|   0|   14|          0|
    |size_reg_161               |  14|   0|   14|          0|
    |tmp_reg_340                |  16|   0|   16|          0|
    |tmp_reg_340_pp0_iter1_reg  |  16|   0|   16|          0|
    |icmp_ln289_reg_331         |  64|  32|    1|          0|
    |icmp_ln291_reg_345         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 554|  64|  438|         10|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|output_stream_dout     |   in|   16|     ap_fifo|  output_stream|       pointer|
|output_stream_empty_n  |   in|    1|     ap_fifo|  output_stream|       pointer|
|output_stream_read     |  out|    1|     ap_fifo|  output_stream|       pointer|
|m_axi_HP3_AWVALID      |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWREADY      |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWADDR       |  out|   64|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWID         |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWLEN        |  out|   32|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWSIZE       |  out|    3|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWBURST      |  out|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWLOCK       |  out|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWCACHE      |  out|    4|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWPROT       |  out|    3|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWQOS        |  out|    4|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWREGION     |  out|    4|       m_axi|            HP3|       pointer|
|m_axi_HP3_AWUSER       |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_WVALID       |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_WREADY       |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_WDATA        |  out|   16|       m_axi|            HP3|       pointer|
|m_axi_HP3_WSTRB        |  out|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_WLAST        |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_WID          |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_WUSER        |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARVALID      |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARREADY      |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARADDR       |  out|   64|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARID         |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARLEN        |  out|   32|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARSIZE       |  out|    3|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARBURST      |  out|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARLOCK       |  out|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARCACHE      |  out|    4|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARPROT       |  out|    3|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARQOS        |  out|    4|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARREGION     |  out|    4|       m_axi|            HP3|       pointer|
|m_axi_HP3_ARUSER       |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_RVALID       |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_RREADY       |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_RDATA        |   in|   16|       m_axi|            HP3|       pointer|
|m_axi_HP3_RLAST        |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_RID          |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_RUSER        |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_RRESP        |   in|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_BVALID       |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_BREADY       |  out|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_BRESP        |   in|    2|       m_axi|            HP3|       pointer|
|m_axi_HP3_BID          |   in|    1|       m_axi|            HP3|       pointer|
|m_axi_HP3_BUSER        |   in|    1|       m_axi|            HP3|       pointer|
|output_r_dout          |   in|   64|     ap_fifo|       output_r|       pointer|
|output_r_empty_n       |   in|    1|     ap_fifo|       output_r|       pointer|
|output_r_read          |  out|    1|     ap_fifo|       output_r|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

