# Netlist Viewer TCL File
set_family -name SmartFusion2
top_module -name MakerDemo
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/work/MakerDemo_sb/CCC_0/MakerDemo_sb_CCC_0_FCCC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/Actel/SgCore/OSC/2.0.101/osc_comps.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/work/MakerDemo_sb/FABOSC_0/MakerDemo_sb_FABOSC_0_OSC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/work/MakerDemo_sb_MSS/MakerDemo_sb_MSS_syn.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/work/MakerDemo_sb_MSS/MakerDemo_sb_MSS.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/work/MakerDemo_sb/MakerDemo_sb.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/ECEN5863/Project2/Module2/SF2MakerDemo/component/work/MakerDemo/MakerDemo.v}