addi    $1,     $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $1,     $1,     16          # shift register left 16, normal test case

addi    $2,     $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $2,     $2,     16          # shift register left 16, normal test case

addi    $3,     $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $3,     $3,     16          # shift register left 16, normal test case


addi    $4,     $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $4,     $4,     16          # shift register left 16, normal test case

addi    $5,     $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $5,     $5,     16          # shift register left 16, normal test case

addi    $6,     $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $6,     $6,     16          # shift register left 16, normal test case

addi    $7,     $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $7,     $7,     16          # shift register left 16, normal test case

addi    $8,     $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $8,     $8,     16          # shift register left 16, normal test case

addi    $9,     $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $9,     $9,     16          # shift register left 16, normal test case


addi    $11,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $11,    $11,    16          # shift register left 16, normal test case

addi    $12,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $12,    $12,    16          # shift register left 16, normal test case

addi    $13,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $13,    $13,    16          # shift register left 16, normal test case


addi    $14,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $14,    $14,    16          # shift register left 16, normal test case

addi    $15,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $15,    $15,    16          # shift register left 16, normal test case

addi    $16,    $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $16,    $16,    16          # shift register left 16, normal test case

addi    $17,    $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $17,    $17,    16          # shift register left 16, normal test case

addi    $18,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $18,    $18,    16          # shift register left 16, normal test case

addi    $19,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $19,    $19,    16          # shift register left 16, normal test case

addi    $20,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $20,    $20,    16          # shift register left 16, normal test case

addi    $21,    $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $21,    $21,    16          # shift register left 16, normal test case

addi    $22,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $22,    $22,    16          # shift register left 16, normal test case

addi    $23,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $23,    $23,    16          # shift register left 16, normal test case


addi    $24,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $24,    $24,    16          # shift register left 16, normal test case

addi    $25,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $25,    $25,    16          # shift register left 16, normal test case

addi    $26,    $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $26,    $26,    16          # shift register left 16, normal test case

addi    $27,    $0,     0x0000FFFF  # initialize register to all 0000FFFF
sll     $27,    $27,    16          # shift register left 16, normal test case

addi    $28,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $28,    $28,    16          # shift register left 16, normal test case

addi    $29,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $29,    $29,    16          # shift register left 16, normal test case


addi    $30,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $30,    $30,    16          # shift register left 16, normal test case

addi    $31,    $0,     0x0000FFFF  # initialize register  to all 0000FFFF
sll     $31,    $31,    16          # shift register left 16, normal test case
halt    
