Project Information                         d:\180905088_d1\week4\bcdadder.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 08/14/2019 18:18:59

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bcdadder  EPM7032LC44-6    9        5        0      32      12          100%

User Pins:                 9        5        0  



Project Information                         d:\180905088_d1\week4\bcdadder.rpt

** FILE HIERARCHY **



|fulladd:stage0|
|fulladd:stage1|
|fulladd:stage2|
|fulladd:stage3|
|fulladd:stage00|
|fulladd:stage11|
|fulladd:stage22|
|fulladd:stage33|


Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

***** Logic for device 'bcdadder' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** ERROR SUMMARY **

Info: Chip 'bcdadder' in device 'EPM7032LC44-6' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                         R  R  
                                         E  E  
                                         S  S  
                                         E  E  
                                         R  R  
                 c     V  G  G  G  G  G  V  V  
              b  i  a  C  N  N  N  N  N  E  E  
              3  n  0  C  D  D  D  D  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      b2 |  7                                39 | RESERVED 
      b1 |  8                                38 | sum1 
RESERVED |  9                                37 | RESERVED 
     GND | 10                                36 | RESERVED 
      a3 | 11                                35 | VCC 
RESERVED | 12         EPM7032LC44-6          34 | RESERVED 
      a1 | 13                                33 | RESERVED 
    sum0 | 14                                32 | RESERVED 
     VCC | 15                                31 | sum2 
      b0 | 16                                30 | GND 
RESERVED | 17                                29 | sum3 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              a  R  R  R  G  V  R  R  R  R  c  
              2  E  E  E  N  C  E  E  E  E  o  
                 S  S  S  D  C  S  S  S  S  u  
                 E  E  E        E  E  E  E  t  
                 R  R  R        R  R  R  R     
                 V  V  V        V  V  V  V     
                 E  E  E        E  E  E  E     
                 D  D  D        D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)  10/16( 62%)  15/16( 93%)  22/36( 61%) 
B:    LC17 - LC32    16/16(100%)   4/16( 25%)  16/16(100%)  23/36( 63%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            14/32     ( 43%)
Total logic cells used:                         32/32     (100%)
Total shareable expanders used:                 12/32     ( 37%)
Total Turbo logic cells used:                   32/32     (100%)
Total shareable expanders not available (n/a):  19/32     ( 59%)
Average fan-in:                                  6.31
Total fan-in:                                   202

Total input pins required:                       9
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                        0
Total product terms required:                  139
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          12

Synthesized logic cells:                        27/  32   ( 84%)



Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0    1   18  a0
  13    (9)  (A)      INPUT               0      0   0    0    0    0   18  a1
  18   (13)  (A)      INPUT               0      0   0    0    0    0   12  a2
  11    (7)  (A)      INPUT               0      0   0    0    0    2    5  a3
  16   (11)  (A)      INPUT               0      0   0    0    0    1   18  b0
   8    (5)  (A)      INPUT               0      0   0    0    0    0   18  b1
   7    (4)  (A)      INPUT               0      0   0    0    0    0   13  b2
   6    (3)  (A)      INPUT               0      0   0    0    0    2   10  b3
   5    (2)  (A)      INPUT               0      0   0    0    0    0   18  cin


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  28     28    B     OUTPUT      t        0      0   0    0    2    0    0  cout
  14     10    A     OUTPUT      t        0      0   0    2    0    0    0  sum0
  38     20    B     OUTPUT      t        1      1   0    2    7    0    0  sum1
  31     26    B     OUTPUT      t        3      1   1    2    9    0    0  sum2
  29     27    B     OUTPUT      t        0      0   0    0    2    0    0  sum3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  (6)     3    A       SOFT    s t        0      0   0    3    0    2    3  |fulladd:stage00|~13~1
  (8)     5    A       SOFT    s t        3      1   1    5    0    2    2  |fulladd:stage1|~7~1
  (9)     6    A       SOFT    s t        2      0   0    5    0    0    3  |fulladd:stage1|~13~1
 (11)     7    A       SOFT    s t        0      0   0    1    3    2    3  |fulladd:stage2|~7~1
 (18)    13    A       SOFT    s t        1      0   1    6    0    0    1  |fulladd:stage2|~7~2
 (19)    14    A       SOFT    s t        1      0   1    6    0    0    1  |fulladd:stage2|~7~3
 (27)    29    B       SOFT    s t        0      0   0    6    0    0    1  |fulladd:stage2|~7~4
 (20)    15    A       SOFT    s t        0      0   0    1    6    4    4  |fulladd:stage3|~7~1
 (13)     9    A       SOFT    s t        1      0   1    7    0    0    1  |fulladd:stage3|~7~2
 (26)    30    B       SOFT    s t        1      0   1    8    0    0    1  |fulladd:stage3|~7~3
 (25)    31    B       SOFT    s t        1      0   1    8    0    0    1  |fulladd:stage3|~7~4
 (24)    32    B       SOFT    s t        1      0   1    8    0    0    1  |fulladd:stage3|~7~5
 (16)    11    A       SOFT    s t        1      0   1    8    0    0    1  |fulladd:stage3|~7~6
 (21)    16    A       SOFT    s t        1      0   1    5    0    0    1  |fulladd:stage3|~7~7
 (17)    12    A       SOFT    s t        4      3   1    8    0    2    3  |fulladd:stage3|~10~1
 (12)     8    A       SOFT    s t        4      3   1    8    0    2    3  |fulladd:stage3|~12~1
 (37)    21    B       SOFT    s t        1      1   0    2    2    2    4  |fulladd:stage3|~14~1
 (39)    19    B       SOFT    s t        2      1   1    5    4    1    2  |fulladd:stage11|~9~1
  (5)     2    A       SOFT    s t        1      0   1    5    0    0    1  |fulladd:stage11|~9~2
  (4)     1    A       SOFT    s t        0      0   0    5    0    0    1  |fulladd:stage11|~9~3
 (40)    18    B       SOFT    s t        6      2   1    7    7    1    3  |fulladd:stage11|~12~1
 (41)    17    B       SOFT    s t        1      0   1    5    2    0    1  |fulladd:stage11|~12~2
  (7)     4    A       SOFT    s t        0      0   0    0    4    2    0  |fulladd:stage22|~13~1
 (36)    22    B       SOFT    s t        1      0   1    2    4    0    1  |fulladd:stage22|~13~2
 (34)    23    B       SOFT    s t        1      0   1    2    3    0    1  |fulladd:stage22|~13~3
 (33)    24    B       SOFT    s t        1      0   1    2    7    0    1  |fulladd:stage22|~13~4
 (32)    25    B       SOFT    s t        0      0   0    2    4    0    1  |fulladd:stage22|~13~5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC3 |fulladd:stage00|~13~1
        | +----------------------------- LC5 |fulladd:stage1|~7~1
        | | +--------------------------- LC6 |fulladd:stage1|~13~1
        | | | +------------------------- LC7 |fulladd:stage2|~7~1
        | | | | +----------------------- LC13 |fulladd:stage2|~7~2
        | | | | | +--------------------- LC14 |fulladd:stage2|~7~3
        | | | | | | +------------------- LC15 |fulladd:stage3|~7~1
        | | | | | | | +----------------- LC9 |fulladd:stage3|~7~2
        | | | | | | | | +--------------- LC11 |fulladd:stage3|~7~6
        | | | | | | | | | +------------- LC16 |fulladd:stage3|~7~7
        | | | | | | | | | | +----------- LC12 |fulladd:stage3|~10~1
        | | | | | | | | | | | +--------- LC8 |fulladd:stage3|~12~1
        | | | | | | | | | | | | +------- LC2 |fulladd:stage11|~9~2
        | | | | | | | | | | | | | +----- LC1 |fulladd:stage11|~9~3
        | | | | | | | | | | | | | | +--- LC4 |fulladd:stage22|~13~1
        | | | | | | | | | | | | | | | +- LC10 sum0
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC13 -> - - - * - - - - - - - - - - - - | * - | <-- |fulladd:stage2|~7~2
LC14 -> - - - * - - - - - - - - - - - - | * - | <-- |fulladd:stage2|~7~3
LC9  -> - - - - - - * - - - - - - - - - | * - | <-- |fulladd:stage3|~7~2
LC11 -> - - - - - - * - - - - - - - - - | * - | <-- |fulladd:stage3|~7~6
LC16 -> - - - - - - * - - - - - - - - - | * - | <-- |fulladd:stage3|~7~7

Pin
4    -> * * * - * * - * * - * * * * - * | * * | <-- a0
13   -> - * * - * * - * * * * * * * - - | * * | <-- a1
18   -> - - - * - - - * * * * * - - - - | * * | <-- a2
11   -> - - - - - - * - - - * - - - - - | * * | <-- a3
16   -> * * * - * * - * * - * * * * - * | * * | <-- b0
8    -> - * * - * * - * * * * * * * - - | * * | <-- b1
7    -> - - - - * * - - * * * * - - - - | * * | <-- b2
6    -> - - - - - - - * * * - * - - - - | * * | <-- b3
5    -> * * * - * * - * * - * * * * - - | * * | <-- cin
LC29 -> - - - * - - - - - - - - - - - - | * - | <-- |fulladd:stage2|~7~4
LC30 -> - - - - - - * - - - - - - - - - | * - | <-- |fulladd:stage3|~7~3
LC31 -> - - - - - - * - - - - - - - - - | * - | <-- |fulladd:stage3|~7~4
LC32 -> - - - - - - * - - - - - - - - - | * - | <-- |fulladd:stage3|~7~5
LC22 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladd:stage22|~13~2
LC23 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladd:stage22|~13~3
LC24 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladd:stage22|~13~4
LC25 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladd:stage22|~13~5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC28 cout
        | +----------------------------- LC29 |fulladd:stage2|~7~4
        | | +--------------------------- LC30 |fulladd:stage3|~7~3
        | | | +------------------------- LC31 |fulladd:stage3|~7~4
        | | | | +----------------------- LC32 |fulladd:stage3|~7~5
        | | | | | +--------------------- LC21 |fulladd:stage3|~14~1
        | | | | | | +------------------- LC19 |fulladd:stage11|~9~1
        | | | | | | | +----------------- LC18 |fulladd:stage11|~12~1
        | | | | | | | | +--------------- LC17 |fulladd:stage11|~12~2
        | | | | | | | | | +------------- LC22 |fulladd:stage22|~13~2
        | | | | | | | | | | +----------- LC23 |fulladd:stage22|~13~3
        | | | | | | | | | | | +--------- LC24 |fulladd:stage22|~13~4
        | | | | | | | | | | | | +------- LC25 |fulladd:stage22|~13~5
        | | | | | | | | | | | | | +----- LC20 sum1
        | | | | | | | | | | | | | | +--- LC26 sum2
        | | | | | | | | | | | | | | | +- LC27 sum3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC21 -> - - - - - - * * * - - * - * * - | - * | <-- |fulladd:stage3|~14~1
LC19 -> - - - - - - - - - - * * - - * - | - * | <-- |fulladd:stage11|~9~1
LC18 -> - - - - - - - - - * * * - - * - | - * | <-- |fulladd:stage11|~12~1
LC17 -> - - - - - - - * - - - - - - - - | - * | <-- |fulladd:stage11|~12~2

Pin
4    -> - * * * * - * * * - - - - - - - | * * | <-- a0
13   -> - * * * * - * * * - - - - - - - | * * | <-- a1
18   -> - - * * * - - - - * * * - - - - | * * | <-- a2
11   -> - - - - - * - * - - - - * * * - | * * | <-- a3
16   -> - * * * * - * * * - - - - - - - | * * | <-- b0
8    -> - * * * * - * * * - - - - - - - | * * | <-- b1
7    -> - * * * * - - - - * * * - - - - | * * | <-- b2
6    -> - - * * * * - * - - - - * * * - | * * | <-- b3
5    -> - * * * * - * * * - - - - - - - | * * | <-- cin
LC3  -> - - - - - - - * - * - * - * * - | - * | <-- |fulladd:stage00|~13~1
LC5  -> - - - - - - - - - * - * - * * - | - * | <-- |fulladd:stage1|~7~1
LC6  -> - - - - - - - - - * * * - - - - | - * | <-- |fulladd:stage1|~13~1
LC7  -> - - - - - - - * * - - - * * * - | - * | <-- |fulladd:stage2|~7~1
LC15 -> * - - - - - * * - - - * * * * * | - * | <-- |fulladd:stage3|~7~1
LC12 -> - - - - - * - * - - - - * * * - | - * | <-- |fulladd:stage3|~10~1
LC8  -> - - - - - * - * - - - - * * * - | - * | <-- |fulladd:stage3|~12~1
LC2  -> - - - - - - * - - - - - - - - - | - * | <-- |fulladd:stage11|~9~2
LC1  -> - - - - - - * - - - - - - - - - | - * | <-- |fulladd:stage11|~9~3
LC4  -> * - - - - - - - - - - - - - - * | - * | <-- |fulladd:stage22|~13~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\180905088_d1\week4\bcdadder.rpt
bcdadder

** EQUATIONS **

a0       : INPUT;
a1       : INPUT;
a2       : INPUT;
a3       : INPUT;
b0       : INPUT;
b1       : INPUT;
b2       : INPUT;
b3       : INPUT;
cin      : INPUT;

-- Node name is 'cout' 
-- Equation name is 'cout', location is LC028, type is output.
 cout    = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC004 &  _LC015;

-- Node name is 'sum0' 
-- Equation name is 'sum0', location is LC010, type is output.
 sum0    = LCELL( b0 $  a0);

-- Node name is 'sum1' 
-- Equation name is 'sum1', location is LC020, type is output.
 sum1    = LCELL( _EQ002 $  _LC003);
  _EQ002 =  _LC005 & !_LC008 & !_LC012 & !_LC015 &  _X001
         # !_LC005 &  _LC007 &  _LC015
         # !_LC005 &  _LC021;
  _X001  = EXP( a3 &  b3);

-- Node name is 'sum2' 
-- Equation name is 'sum2', location is LC026, type is output.
 sum2    = LCELL( _EQ003 $  _EQ004);
  _EQ003 = !_LC005 & !_LC008 & !_LC012 &  _LC015 &  _X001
         # !_LC007 & !_LC008 & !_LC012 & !_LC015 &  _X001
         #  _LC007 &  _LC021
         #  _LC007 &  _LC015;
  _X001  = EXP( a3 &  b3);
  _EQ004 = !_LC018 & !_LC019 &  _X002;
  _X002  = EXP( _LC003 &  _LC005);

-- Node name is 'sum3' 
-- Equation name is 'sum3', location is LC027, type is output.
 sum3    = LCELL( _LC015 $  _LC004);

-- Node name is '|fulladd:stage00|~13~1' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ005 $  GND);
  _EQ005 =  a0 &  b0 &  cin
         # !a0 & !b0 &  cin;

-- Node name is '|fulladd:stage1|~7~1' 
-- Equation name is '_LC005', type is buried 
-- synthesized logic cell 
_LC005   = LCELL( _EQ006 $  a1);
  _EQ006 =  a0 & !b1 &  cin
         #  b0 & !b1 &  _X003
         # !a0 &  b1 &  _X004
         # !b0 &  b1 & !cin;
  _X003  = EXP(!a0 & !cin);
  _X004  = EXP( b0 &  cin);

-- Node name is '|fulladd:stage1|~13~1' 
-- Equation name is '_LC006', type is buried 
-- synthesized logic cell 
_LC006   = LCELL( _EQ007 $  GND);
  _EQ007 =  b1 &  cin &  _X005
         #  a0 &  b0 &  _X006
         #  a1 &  cin &  _X005
         #  a1 &  b1;
  _X005  = EXP(!a0 & !b0);
  _X006  = EXP(!a1 & !b1);

-- Node name is '|fulladd:stage2|~7~1' 
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ008 $ !a2);
  _EQ008 = !_LC013 & !_LC014 & !_LC029;

-- Node name is '|fulladd:stage2|~7~2' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ009 $  GND);
  _EQ009 =  a0 &  a1 &  b0 & !b2
         #  a1 &  b0 & !b2 &  cin
         #  a0 &  a1 & !b2 &  cin
         #  a0 &  b0 &  b1 & !b2
         #  b0 &  b1 & !b2 &  cin;

-- Node name is '|fulladd:stage2|~7~3' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ010 $  GND);
  _EQ010 =  a0 &  b1 & !b2 &  cin
         # !a0 & !a1 & !b0 &  b2
         # !a0 & !a1 &  b2 & !cin
         # !a1 & !b0 &  b2 & !cin
         # !a0 & !b0 & !b1 &  b2;

-- Node name is '|fulladd:stage2|~7~4' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ011 $  GND);
  _EQ011 = !a0 & !b1 &  b2 & !cin
         # !b0 & !b1 &  b2 & !cin
         #  a1 &  b1 & !b2
         # !a1 & !b1 &  b2;

-- Node name is '|fulladd:stage3|~7~1' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ012 $ !a3);
  _EQ012 = !_LC009 & !_LC011 & !_LC016 & !_LC030 & !_LC031 & !_LC032;

-- Node name is '|fulladd:stage3|~7~2' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ013 $  GND);
  _EQ013 =  a0 &  a1 &  a2 &  b0 & !b3
         #  a1 &  a2 &  b0 & !b3 &  cin
         #  a0 &  a1 &  a2 & !b3 &  cin
         #  a0 &  a2 &  b0 &  b1 & !b3
         #  a2 &  b0 &  b1 & !b3 &  cin;

-- Node name is '|fulladd:stage3|~7~3' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ014 $  GND);
  _EQ014 =  a0 &  a2 &  b1 & !b3 &  cin
         #  a0 &  a1 &  b0 &  b2 & !b3
         #  a1 &  b0 &  b2 & !b3 &  cin
         #  a0 &  a1 &  b2 & !b3 &  cin
         #  a0 &  b0 &  b1 &  b2 & !b3;

-- Node name is '|fulladd:stage3|~7~4' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ015 $  GND);
  _EQ015 =  b0 &  b1 &  b2 & !b3 &  cin
         #  a0 &  b1 &  b2 & !b3 &  cin
         # !a0 & !a1 & !a2 & !b0 &  b3
         # !a0 & !a1 & !a2 &  b3 & !cin
         # !a1 & !a2 & !b0 &  b3 & !cin;

-- Node name is '|fulladd:stage3|~7~5' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ016 $  GND);
  _EQ016 = !a0 & !a2 & !b0 & !b1 &  b3
         # !a0 & !a2 & !b1 &  b3 & !cin
         # !a2 & !b0 & !b1 &  b3 & !cin
         # !a0 & !a1 & !b0 & !b2 &  b3
         # !a0 & !a1 & !b2 &  b3 & !cin;

-- Node name is '|fulladd:stage3|~7~6' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ017 $  GND);
  _EQ017 = !a1 & !b0 & !b2 &  b3 & !cin
         # !a0 & !b0 & !b1 & !b2 &  b3
         # !a0 & !b1 & !b2 &  b3 & !cin
         # !b0 & !b1 & !b2 &  b3 & !cin
         #  a1 &  a2 &  b1 & !b3;

-- Node name is '|fulladd:stage3|~7~7' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ018 $  GND);
  _EQ018 =  a1 &  b1 &  b2 & !b3
         # !a1 & !a2 & !b1 &  b3
         # !a1 & !b1 & !b2 &  b3
         #  a2 &  b2 & !b3
         # !a2 & !b2 &  b3;

-- Node name is '|fulladd:stage3|~10~1' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ019 $  a3);
  _EQ019 = !a0 &  a3 &  _X004 &  _X007 &  _X008
         #  a3 & !b0 & !cin &  _X007 &  _X008
         # !a1 &  a3 & !b1 &  _X008
         # !a2 &  a3 & !b2;
  _X004  = EXP( b0 &  cin);
  _X007  = EXP( a1 &  b1);
  _X008  = EXP( a2 &  b2);

-- Node name is '|fulladd:stage3|~12~1' 
-- Equation name is '_LC008', type is buried 
-- synthesized logic cell 
_LC008   = LCELL( _EQ020 $  b3);
  _EQ020 = !a0 &  b3 &  _X004 &  _X007 &  _X008
         # !b0 &  b3 & !cin &  _X007 &  _X008
         # !a1 & !b1 &  b3 &  _X008
         # !a2 & !b2 &  b3;
  _X004  = EXP( b0 &  cin);
  _X007  = EXP( a1 &  b1);
  _X008  = EXP( a2 &  b2);

-- Node name is '|fulladd:stage3|~14~1' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ021 $  VCC);
  _EQ021 = !_LC008 & !_LC012 &  _X001;
  _X001  = EXP( a3 &  b3);

-- Node name is '|fulladd:stage11|~9~1' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ022 $  _EQ023);
  _EQ022 =  a1 &  b0 & !b1 &  cin & !_LC001 & !_LC002 &  _X009
         #  a0 &  a1 &  b0 & !b1 & !_LC001 & !_LC002 &  _X009
         #  a0 &  a1 & !b1 &  cin & !_LC001 & !_LC002 &  _X009
         # !a1 &  b0 &  b1 &  cin & !_LC001 & !_LC002 &  _X009;
  _X009  = EXP(!_LC015 & !_LC021);
  _EQ023 = !_LC001 & !_LC002 &  _X009;
  _X009  = EXP(!_LC015 & !_LC021);

-- Node name is '|fulladd:stage11|~9~2' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ024 $  GND);
  _EQ024 =  a0 & !a1 &  b0 &  b1
         #  a0 & !a1 &  b1 &  cin
         # !a0 &  a1 & !b0 &  b1
         # !a0 &  a1 &  b1 & !cin
         #  a1 & !b0 &  b1 & !cin;

-- Node name is '|fulladd:stage11|~9~3' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ025 $  GND);
  _EQ025 = !a0 & !a1 & !b0 & !b1
         # !a0 & !a1 & !b1 & !cin
         # !a1 & !b0 & !b1 & !cin;

-- Node name is '|fulladd:stage11|~12~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ026 $  _EQ027);
  _EQ026 =  a1 &  b0 & !b1 &  cin &  _LC003 & !_LC007 & !_LC008 & !_LC012 & 
             !_LC017 &  _X001 &  _X009 &  _X010 &  _X011 &  _X012
         #  a0 &  a1 &  b0 & !b1 &  _LC003 & !_LC007 & !_LC008 & !_LC012 & 
             !_LC017 &  _X001 &  _X009 &  _X010 &  _X011 &  _X012
         #  a0 &  a1 & !b1 &  cin &  _LC003 & !_LC007 & !_LC008 & !_LC012 & 
             !_LC017 &  _X001 &  _X009 &  _X010 &  _X011 &  _X012
         # !a1 &  b0 &  b1 &  cin &  _LC003 & !_LC007 & !_LC008 & !_LC012 & 
             !_LC017 &  _X001 &  _X009 &  _X010 &  _X011 &  _X012;
  _X001  = EXP( a3 &  b3);
  _X009  = EXP(!_LC015 & !_LC021);
  _X010  = EXP(!a0 & !a1 & !b0 & !b1 & !_LC007 & !_LC021);
  _X011  = EXP(!a0 & !a1 & !b1 & !cin & !_LC007 & !_LC021);
  _X012  = EXP(!a1 & !b0 & !b1 & !cin & !_LC007 & !_LC021);
  _EQ027 =  _LC003 & !_LC017 &  _X009 &  _X010 &  _X011 &  _X012;
  _X009  = EXP(!_LC015 & !_LC021);
  _X010  = EXP(!a0 & !a1 & !b0 & !b1 & !_LC007 & !_LC021);
  _X011  = EXP(!a0 & !a1 & !b1 & !cin & !_LC007 & !_LC021);
  _X012  = EXP(!a1 & !b0 & !b1 & !cin & !_LC007 & !_LC021);

-- Node name is '|fulladd:stage11|~12~2' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ028 $  GND);
  _EQ028 =  a0 & !a1 &  b0 &  b1 & !_LC007 & !_LC021
         #  a0 & !a1 &  b1 &  cin & !_LC007 & !_LC021
         # !a0 &  a1 & !b0 &  b1 & !_LC007 & !_LC021
         # !a0 &  a1 &  b1 & !cin & !_LC007 & !_LC021
         #  a1 & !b0 &  b1 & !cin & !_LC007 & !_LC021;

-- Node name is '|fulladd:stage22|~13~1' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ029 $  VCC);
  _EQ029 = !_LC022 & !_LC023 & !_LC024 & !_LC025;

-- Node name is '|fulladd:stage22|~13~2' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ030 $  GND);
  _EQ030 =  a2 &  b2 &  _LC003 &  _LC005 &  _LC006
         #  a2 & !b2 &  _LC003 &  _LC005 & !_LC006
         # !a2 &  b2 &  _LC003 &  _LC005 & !_LC006
         # !a2 & !b2 &  _LC003 &  _LC005 &  _LC006
         #  a2 &  b2 &  _LC006 &  _LC018;

-- Node name is '|fulladd:stage22|~13~3' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ031 $  GND);
  _EQ031 =  a2 &  b2 &  _LC006 &  _LC019
         #  a2 & !b2 & !_LC006 &  _LC018
         #  a2 & !b2 & !_LC006 &  _LC019
         # !a2 &  b2 & !_LC006 &  _LC018
         # !a2 &  b2 & !_LC006 &  _LC019;

-- Node name is '|fulladd:stage22|~13~4' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ032 $  GND);
  _EQ032 = !a2 & !b2 &  _LC006 &  _LC018
         # !a2 & !b2 &  _LC006 &  _LC019
         #  _LC005 &  _LC015
         #  _LC003 &  _LC021
         #  _LC005 &  _LC021;

-- Node name is '|fulladd:stage22|~13~5' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ033 $  GND);
  _EQ033 =  _LC007 &  _LC015
         #  _LC007 &  _LC008
         #  _LC007 &  _LC012
         #  a3 &  b3 &  _LC007;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                         d:\180905088_d1\week4\bcdadder.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,484K
