0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/lucia/UART_basys3/UART_basys3.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/lucia/UART_basys3/UART_basys3.srcs/sources_1/new/receiver.v,1746561013,verilog,,,,Receiver_RxD,,,,,,,,
