#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr  9 09:36:15 2024
# Process ID: 9816
# Current directory: E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1
# Command line: vivado.exe -log exdes_vid_phy_controller_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source exdes_vid_phy_controller_0.tcl
# Log file: E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/exdes_vid_phy_controller_0.vds
# Journal file: E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1\vivado.jou
# Running On: weslie, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34074 MB
#-----------------------------------------------------------
source exdes_vid_phy_controller_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.629 ; gain = 126.727
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: exdes_vid_phy_controller_0
Command: synth_design -top exdes_vid_phy_controller_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2408
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'MMCM_DRP_SCLK', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source.v:367]
INFO: [Synth 8-11241] undeclared symbol 'clkin1', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE.v:103]
INFO: [Synth 8-11241] undeclared symbol 'clkout0', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE.v:161]
INFO: [Synth 8-11241] undeclared symbol 'clkin1', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE_8series.v:104]
INFO: [Synth 8-11241] undeclared symbol 'clkout0', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE_8series.v:163]
WARNING: [Synth 8-11065] parameter 'PLL0_FBDIV_IN' becomes localparam in 'vid_phy_controller_v2_2_14_gtp_common' with formal parameter declaration list [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:120]
WARNING: [Synth 8-11065] parameter 'PLL1_FBDIV_IN' becomes localparam in 'vid_phy_controller_v2_2_14_gtp_common' with formal parameter declaration list [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:121]
WARNING: [Synth 8-11065] parameter 'PLL0_FBDIV_45_IN' becomes localparam in 'vid_phy_controller_v2_2_14_gtp_common' with formal parameter declaration list [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:122]
WARNING: [Synth 8-11065] parameter 'PLL1_FBDIV_45_IN' becomes localparam in 'vid_phy_controller_v2_2_14_gtp_common' with formal parameter declaration list [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:123]
WARNING: [Synth 8-11065] parameter 'PLL0_REFCLK_DIV_IN' becomes localparam in 'vid_phy_controller_v2_2_14_gtp_common' with formal parameter declaration list [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:124]
WARNING: [Synth 8-11065] parameter 'PLL1_REFCLK_DIV_IN' becomes localparam in 'vid_phy_controller_v2_2_14_gtp_common' with formal parameter declaration list [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:125]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_buffbypass_tx_reset_in', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:619]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_buffbypass_tx_start_user_in', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:620]
INFO: [Synth 8-11241] undeclared symbol 'gtgrefclk0_in', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:900]
INFO: [Synth 8-11241] undeclared symbol 'gtgrefclk1_in', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:908]
INFO: [Synth 8-11241] undeclared symbol 'b0_MMCM_DRP_LOCKED', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:1387]
INFO: [Synth 8-11241] undeclared symbol 'b0_MMCM_DRP_LOCKED_sync', assumed default net type 'wire' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:1389]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2534.895 ; gain = 337.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_top' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:46]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gtwrapper' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.v:53]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gtwizard_top' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v:143]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_channel' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:43148]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:43148]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_channel' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_reset_synchronizer' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_reset_synchronizer' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_bit_synchronizer' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_bit_synchronizer' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gte4_drp_arb' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gte4_drp_arb' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_userdata_tx' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_userdata_tx' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_userdata_rx' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtwiz_userdata_rx' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gtwizard_top' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gtwrapper' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.v:53]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gt_usrclk_source_8series' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source_8series.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71527]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71527]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1280]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1280]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_14_drp_control_hdmi' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_14_drp_control_hdmi' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_CLOCK_MODULE_8series' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE_8series.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1092]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1092]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80043]
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80043]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_CLOCK_MODULE_8series' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE_8series.v:68]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE3' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94960]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE3' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94960]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91047]
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91047]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gt_usrclk_source_8series' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source_8series.v:68]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v:57]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_gthe4_common' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gthe4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:44340]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (0#1) [D:/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:44340]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gthe4_common' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gthe4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v:57]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_PCIERATEQPLL0' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_PCIERATEQPLL1' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_QPLL0FBDIV' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_QPLL1FBDIV' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM0DATA' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM0RESET' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM0TOGGLE' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM0WIDTH' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM1DATA' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM1RESET' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM1TOGGLE' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM1WIDTH' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_TCONGPI' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_TCONPOWERUP' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_TCONRESET' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_TCONRSVDIN1' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM0FINALOUT' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM0TESTDATA' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM1FINALOUT' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_SDM1TESTDATA' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_TCONGPO' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7071] port 'GTHE4_COMMON_TCONRSVDOUT0' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' is unconnected for instance 'gt_common_inst' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
WARNING: [Synth 8-7023] instance 'gt_common_inst' of module 'exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' has 87 connections declared, but only 65 given [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:877]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_14_axi4lite' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_axi4lite.v:51]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_14_interrupts' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_interrupts.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_14_interrupts' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_interrupts.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_14_axi4lite' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_axi4lite.v:51]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
INFO: [Synth 8-6157] synthesizing module 'exdes_vid_phy_controller_0_clkdet' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_clkdet.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized2' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized2' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_14_lib_edge_v1_0' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_14_lib_edge_v1_0' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:105]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_clkdet' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_clkdet.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized3' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized3' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized4' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized4' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized5' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized5' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0_top' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'exdes_vid_phy_controller_0' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0.v:53]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1079]
WARNING: [Synth 8-6014] Unused sequential element gen_cal_rx_en.mask_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:1002]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_q_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:204]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_pulse_cnt_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:216]
WARNING: [Synth 8-3848] Net MMCM_RX_DRPBUSY in module/entity exdes_vid_phy_controller_0_gt_usrclk_source_8series does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source_8series.v:110]
WARNING: [Synth 8-3848] Net MMCM_RX_DRPRDY in module/entity exdes_vid_phy_controller_0_gt_usrclk_source_8series does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source_8series.v:111]
WARNING: [Synth 8-3848] Net MMCM_RX_DRPDO in module/entity exdes_vid_phy_controller_0_gt_usrclk_source_8series does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source_8series.v:112]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_0x340_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_axi4lite.v:454]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_q_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:204]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_pulse_cnt_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/b220/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:216]
WARNING: [Synth 8-3848] Net vid_phy_tx_axi4s_ch3_tready in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:183]
WARNING: [Synth 8-3848] Net vid_phy_rx_axi4s_ch3_tvalid in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:210]
WARNING: [Synth 8-3848] Net vid_phy_rx_axi4s_ch3_tdata in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:211]
WARNING: [Synth 8-3848] Net vid_phy_rx_axi4s_ch3_tuser in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:212]
WARNING: [Synth 8-3848] Net vid_phy_control_sb_rx_tready in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:229]
WARNING: [Synth 8-3848] Net vid_phy_status_sb_rx_tvalid in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:234]
WARNING: [Synth 8-3848] Net vid_phy_status_sb_rx_tdata in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:235]
WARNING: [Synth 8-3848] Net txoutclk2 in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:267]
WARNING: [Synth 8-3848] Net txoutclk128 in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:268]
WARNING: [Synth 8-3848] Net txoutclkdp in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:269]
WARNING: [Synth 8-3848] Net rxoutclk2 in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:273]
WARNING: [Synth 8-3848] Net rxoutclk128 in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:274]
WARNING: [Synth 8-3848] Net rxoutclkdp in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:275]
WARNING: [Synth 8-3848] Net gtgrefclk0_in in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:900]
WARNING: [Synth 8-3848] Net gtgrefclk1_in in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:908]
WARNING: [Synth 8-3848] Net b0_MMCM_DRP_LOCKED in module/entity exdes_vid_phy_controller_0_top does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v:1387]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[10] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[9] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[8] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[7] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[6] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[5] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[4] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[3] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[2] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[1] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkdet_freq_cntr_timeout[0] in module exdes_vid_phy_controller_0_clkdet is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[29] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[28] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[27] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[26] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[25] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[24] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[23] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[22] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[21] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[20] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[19] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[18] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[17] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[16] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[15] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[14] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[13] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[12] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[11] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port isr_write[8] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[29] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[28] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[27] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[26] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[25] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[24] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[23] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[22] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[21] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[20] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[19] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[18] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[17] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[16] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[15] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[14] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[13] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[12] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[11] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port ier[8] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[29] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[28] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[27] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[26] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[25] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[24] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[23] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[22] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[21] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[20] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[19] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[18] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[17] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[16] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[15] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[14] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[13] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[12] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[11] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port idr[8] in module vid_phy_controller_v2_2_14_interrupts is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[939] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[938] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[937] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[936] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[935] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[934] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[933] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[932] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[931] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[930] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[929] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[928] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[927] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[926] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[925] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[924] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[923] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[922] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[921] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[920] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_phy_mem_map_control[919] in module vid_phy_controller_v2_2_14_axi4lite is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2716.766 ; gain = 519.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2734.684 ; gain = 537.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2734.684 ; gain = 537.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2746.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_ooc_fixed.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_ooc_fixed.xdc] for cell 'inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc] for cell 'inst/gt_wrapper_inst/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc] for cell 'inst/gt_wrapper_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-277] The instance 'inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-252] The BUFG_GT instance 'inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/xpm_array_single_qpll0lock_b0_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/xpm_array_single_qpll0lock_b0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/xpm_array_single_qpll1lock_b0_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/xpm_array_single_qpll1lock_b0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 80 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3226.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 2 instances
  MMCME3_ADV => MMCME4_ADV: 1 instance 
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3227.703 ; gain = 0.996
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3227.703 ; gain = 1030.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3227.703 ; gain = 1030.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_wrapper_inst/inst. (constraint file  E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_wrapper_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_gtwiz_reset_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txprbssel_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txprbssel_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txprbssel_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/RXCLK_FREQ_CAP_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/TXCLK_FREQ_CAP_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_rxbufstatus_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_rxbufstatus_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_rxbufstatus_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txbufstatus_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txbufstatus_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txbufstatus_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txdiffctrl_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txdiffctrl_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txdiffctrl_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/DRUCLK_RST_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/RXCLK_RST_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/TXCLK_RST_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/RXCLK_RUN_SYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/TXCLK_RUN_SYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_detector_inst/TX_LOCK_CAP_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_usrclk_source_inst/\tx_mmcm.txoutclk_mmcm0_i /tx_mmcm_locked_xpm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_qpll0lock_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_qpll0lock_out_dly_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_qpll1lock_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_rxpmaresetdone_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_rxpmaresetdone_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_rxpmaresetdone_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txelecidle_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txelecidle_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txelecidle_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txinhibit_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txinhibit_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txinhibit_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txpmaresetdone_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txpmaresetdone_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txpmaresetdone_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txpolarity_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txpolarity_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txpolarity_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txprbsforceerr_b00_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txprbsforceerr_b01_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_single_txprbsforceerr_b02_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_buffbypass_tx_done_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_buffbypass_tx_error_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_buffbypass_tx_reset_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_buffbypass_tx_start_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_drp_rdy_b0_common_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_drp_rdy_b0gt0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_drp_rdy_b0gt1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_drp_rdy_b0gt2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_tx_mmcm_drp_locked_b0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_tx_pll_lock_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_txpllclksel_in0_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3227.703 ; gain = 1030.289
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_14_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_14_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET |                               01 |                               01
ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE |                               10 |                               10
   ST_BUFFBYPASS_TX_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.703 ; gain = 1030.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 7     
	   3 Input   18 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               48 Bit    Registers := 6     
	               33 Bit    Registers := 15    
	               32 Bit    Registers := 80    
	               30 Bit    Registers := 3     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 25    
	               16 Bit    Registers := 38    
	               15 Bit    Registers := 6     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 84    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 639   
+---Muxes : 
	   5 Input   48 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 6     
	  33 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 4     
	  29 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 24    
	   2 Input   30 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 3     
	   3 Input   28 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   26 Bit        Muxes := 6     
	  33 Input   25 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 6     
	  29 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 14    
	   2 Input   23 Bit        Muxes := 6     
	   4 Input   22 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 5     
	   4 Input   21 Bit        Muxes := 3     
	   6 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 6     
	   2 Input   19 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 11    
	   2 Input   17 Bit        Muxes := 11    
	   4 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 23    
	  33 Input   16 Bit        Muxes := 6     
	  29 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 22    
	   4 Input   10 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 6     
	   3 Input    9 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 3     
	   8 Input    7 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 20    
	   3 Input    7 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	  43 Input    7 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   6 Input    5 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 10    
	  33 Input    4 Bit        Muxes := 3     
	  29 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 49    
	   5 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 1     
	  33 Input    1 Bit        Muxes := 54    
	   2 Input    1 Bit        Muxes := 114   
	   5 Input    1 Bit        Muxes := 18    
	   8 Input    1 Bit        Muxes := 44    
	  29 Input    1 Bit        Muxes := 54    
	   7 Input    1 Bit        Muxes := 40    
	   4 Input    1 Bit        Muxes := 22    
	  43 Input    1 Bit        Muxes := 43    
	   6 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]) is unused and will be removed from module exdes_vid_phy_controller_0_gtwrapper_gtwizard_top.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]) is unused and will be removed from module exdes_vid_phy_controller_0_gtwrapper_gtwizard_top.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]) is unused and will be removed from module exdes_vid_phy_controller_0_gtwrapper_gtwizard_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 3227.703 ; gain = 1030.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clock_detector_inst/DRUCLK_RST_INST/src_arst' to pin 'inst/clock_detector_inst/clk_dru_freq_rst_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clock_detector_inst/RXCLK_RST_INST/src_arst' to pin 'inst/clock_detector_inst/clk_rx_freq_rst_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clock_detector_inst/TXCLK_RST_INST/src_arst' to pin 'inst/clock_detector_inst/clk_tx_freq_rst_reg/Q'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:39 . Memory (MB): peak = 3271.938 ; gain = 1074.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin xpm_single_tx_mmcm_drp_locked_b0_inst:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     2|
|2     |BUFGCE        |     2|
|3     |BUFG_GT       |     8|
|4     |BUFG_GT_SYNC  |     1|
|5     |CARRY8        |   153|
|6     |GTHE4_CHANNEL |     3|
|7     |GTHE4_COMMON  |     1|
|8     |IBUFDS_GTE4   |     1|
|9     |LUT1          |   253|
|10    |LUT2          |   500|
|11    |LUT3          |   257|
|12    |LUT4          |   779|
|13    |LUT5          |   409|
|14    |LUT6          |  1144|
|15    |MMCME3_ADV    |     1|
|16    |MUXF7         |     1|
|17    |OSERDESE3     |     1|
|18    |FDCE          |   359|
|19    |FDPE          |   137|
|20    |FDRE          |  5577|
|21    |FDSE          |    81|
|22    |OBUFTDS       |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:01:03 . Memory (MB): peak = 3414.059 ; gain = 723.625
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3414.059 ; gain = 1216.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 3414.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_4 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_5 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3425.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 2 instances
  MMCME3_ADV => MMCME4_ADV: 1 instance 
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 1 instance 

Synth Design complete, checksum: a956d711
INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:21 . Memory (MB): peak = 3425.082 ; gain = 2341.160
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/exdes_vid_phy_controller_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP exdes_vid_phy_controller_0, cache-ID = 4106239f33715550
INFO: [Coretcl 2-1174] Renamed 186 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_vid_phy_controller_0_synth_1/exdes_vid_phy_controller_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exdes_vid_phy_controller_0_utilization_synth.rpt -pb exdes_vid_phy_controller_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 09:39:01 2024...
