set_property IOSTANDARD LVCMOS18 [get_ports ZmodDAC_ClkIn_0]
set_property IOSTANDARD LVCMOS18 [get_ports ZmodDAC_ClkIO_0]
set_property IOSTANDARD LVCMOS18 [get_ports sZmodDAC_Reset_0]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dZmodDAC_Data_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports sZmodDAC_CS_0]
set_property IOSTANDARD LVCMOS18 [get_ports sZmodDAC_EnOut_0]
set_property IOSTANDARD LVCMOS18 [get_ports sZmodDAC_SCLK_0]
set_property IOSTANDARD LVCMOS18 [get_ports sZmodDAC_SetFS1_0]
set_property IOSTANDARD LVCMOS18 [get_ports sZmodDAC_SetFS2_0]
set_property PACKAGE_PIN H5 [get_ports sZmodDAC_CS_0]
set_property PACKAGE_PIN G1 [get_ports sZmodDAC_EnOut_0]
set_property PACKAGE_PIN G4 [get_ports sZmodDAC_SCLK_0]
set_property PACKAGE_PIN J5 [get_ports sZmodDAC_SDIO_0]
set_property PACKAGE_PIN H2 [get_ports sZmodDAC_SetFS1_0]
set_property PACKAGE_PIN G2 [get_ports sZmodDAC_SetFS2_0]
set_property PACKAGE_PIN J3 [get_ports ZmodDAC_ClkIn_0]
set_property PACKAGE_PIN L4 [get_ports ZmodDAC_ClkIO_0]
set_property PACKAGE_PIN H4 [get_ports sZmodDAC_Reset_0]
set_property PACKAGE_PIN N2 [get_ports {dZmodDAC_Data_0[13]}]
set_property PACKAGE_PIN P1 [get_ports {dZmodDAC_Data_0[12]}]
set_property PACKAGE_PIN N5 [get_ports {dZmodDAC_Data_0[11]}]
set_property PACKAGE_PIN N4 [get_ports {dZmodDAC_Data_0[10]}]
set_property PACKAGE_PIN M2 [get_ports {dZmodDAC_Data_0[9]}]
set_property PACKAGE_PIN M1 [get_ports {dZmodDAC_Data_0[8]}]
set_property PACKAGE_PIN M5 [get_ports {dZmodDAC_Data_0[7]}]
set_property PACKAGE_PIN M4 [get_ports {dZmodDAC_Data_0[6]}]
set_property PACKAGE_PIN L2 [get_ports {dZmodDAC_Data_0[5]}]
set_property PACKAGE_PIN E4 [get_ports {dZmodDAC_Data_0[4]}]
set_property PACKAGE_PIN E1 [get_ports {dZmodDAC_Data_0[3]}]
set_property PACKAGE_PIN F1 [get_ports {dZmodDAC_Data_0[2]}]
set_property PACKAGE_PIN E3 [get_ports {dZmodDAC_Data_0[1]}]
set_property PACKAGE_PIN L1 [get_ports {dZmodDAC_Data_0[0]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
