// Seed: 1249357402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wor id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_4,
      id_7,
      id_7
  );
  output wire id_5;
  inout tri id_4;
  input logic [7:0] id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_4 = 1;
  reg id_10 = -1;
  always id_10 <= -1;
  supply1 id_11 = 1'b0;
  assign id_5 = id_7;
  localparam id_12 = 1;
endmodule
