/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [40:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [39:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~((celloutsig_1_7z[32] | celloutsig_1_1z) & (celloutsig_1_4z[2] | celloutsig_1_1z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[0] | celloutsig_0_1z[23]) & (celloutsig_0_0z[7] | celloutsig_0_0z[5]));
  assign celloutsig_1_13z = ~((celloutsig_1_10z[0] | celloutsig_1_12z[1]) & (celloutsig_1_10z[1] | celloutsig_1_9z[4]));
  assign celloutsig_1_15z = ~((celloutsig_1_11z[4] | in_data[99]) & (celloutsig_1_1z | celloutsig_1_8z));
  assign celloutsig_1_19z = ~((celloutsig_1_15z | in_data[181]) & (celloutsig_1_17z[10] | celloutsig_1_1z));
  assign celloutsig_0_5z = ~((celloutsig_0_0z[7] | celloutsig_0_2z[8]) & (celloutsig_0_1z[38] | in_data[92]));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[5] | celloutsig_0_2z[14]) & (celloutsig_0_2z[0] | celloutsig_0_8z[3]));
  assign celloutsig_0_11z = ~((in_data[33] | celloutsig_0_1z[3]) & (celloutsig_0_10z | celloutsig_0_10z));
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_0z[12]) & (celloutsig_0_7z[4] | in_data[40]));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[23] | celloutsig_0_11z) & (celloutsig_0_13z[6] | celloutsig_0_0z[13]));
  assign celloutsig_0_15z = ~((celloutsig_0_14z | celloutsig_0_9z[10]) & (celloutsig_0_12z | in_data[29]));
  assign celloutsig_0_16z = ~((celloutsig_0_15z | celloutsig_0_10z) & (celloutsig_0_6z[3] | celloutsig_0_7z[7]));
  assign celloutsig_1_0z = ~((in_data[136] | in_data[97]) & (in_data[160] | in_data[165]));
  assign celloutsig_1_1z = ~((in_data[97] | in_data[177]) & (celloutsig_1_0z | in_data[128]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[107]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z[0] | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[0] | celloutsig_1_4z[5]) & (celloutsig_1_0z | celloutsig_1_3z[0]));
  assign celloutsig_0_0z = in_data[85:72] + in_data[22:9];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } + in_data[172:133];
  assign celloutsig_1_9z = { celloutsig_1_7z[9:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } + { celloutsig_1_4z[7:0], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } + celloutsig_1_4z[14:12];
  assign celloutsig_1_11z = { celloutsig_1_4z[12:7], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z } + { celloutsig_1_4z[14:0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z[17:16], celloutsig_1_1z } + celloutsig_1_9z[3:1];
  assign celloutsig_1_16z = { celloutsig_1_10z[1], celloutsig_1_10z } + { celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_17z = { celloutsig_1_11z[7:0], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_13z } + { in_data[191:184], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_10z[2], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_10z } + { celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_2z[13:9] + celloutsig_0_1z[21:17];
  assign celloutsig_0_6z = celloutsig_0_4z[4:1] + celloutsig_0_2z[17:14];
  assign celloutsig_0_7z = celloutsig_0_0z[10:0] + { celloutsig_0_1z[13:12], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_8z = celloutsig_0_2z[6:0] + celloutsig_0_2z[15:9];
  assign celloutsig_0_9z = celloutsig_0_1z[31:8] + { celloutsig_0_0z[7], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_13z = in_data[15:5] + { celloutsig_0_1z[28:25], celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[25:1] + in_data[63:39];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } + { in_data[136:135], celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[172:162], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } + { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 41'h00000000000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[61:21];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
