#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 24 16:30:14 2023
# Process ID: 18748
# Current directory: D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.runs/synth_1
# Command line: vivado.exe -log TaxiMeter_Source.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TaxiMeter_Source.tcl
# Log file: D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.runs/synth_1/TaxiMeter_Source.vds
# Journal file: D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TaxiMeter_Source.tcl -notrace
Command: synth_design -top TaxiMeter_Source -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 334.508 ; gain = 100.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TaxiMeter_Source' [D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.srcs/sources_1/new/TaxiMeter_Source.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element fare_reg_local_reg was removed.  [D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.srcs/sources_1/new/TaxiMeter_Source.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TaxiMeter_Source' (1#1) [D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.srcs/sources_1/new/TaxiMeter_Source.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 388.902 ; gain = 154.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 388.902 ; gain = 154.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 388.902 ; gain = 154.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.srcs/constrs_1/imports/new/taximeter_constr.xdc]
Finished Parsing XDC File [D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.srcs/constrs_1/imports/new/taximeter_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.srcs/constrs_1/imports/new/taximeter_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TaxiMeter_Source_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TaxiMeter_Source_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 709.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 709.590 ; gain = 475.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 709.590 ; gain = 475.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 709.590 ; gain = 475.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "divider" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 709.590 ; gain = 475.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TaxiMeter_Source 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "divider" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'fare_reg_reg[0]' (FDCE) to 'fare_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'fare_reg_reg[1]' (FDCE) to 'fare_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fare_reg_reg[2] )
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[31]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[30]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[29]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[28]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[27]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[26]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[25]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[24]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[23]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[22]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[21]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[20]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[19]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[18]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[17]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[16]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[15]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[14]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[13]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[12]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[11]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[10]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[9]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[8]) is unused and will be removed from module TaxiMeter_Source.
WARNING: [Synth 8-3332] Sequential element (fare_reg_reg[2]) is unused and will be removed from module TaxiMeter_Source.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 709.590 ; gain = 475.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 710.059 ; gain = 475.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT3   |     1|
|5     |LUT4   |     5|
|6     |LUT5   |    35|
|7     |FDCE   |    43|
|8     |IBUF   |     4|
|9     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   109|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 731.875 ; gain = 176.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 731.875 ; gain = 497.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 731.875 ; gain = 510.383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado.Project/Taxi_Meter_Project/Taxi_Meter_Project.runs/synth_1/TaxiMeter_Source.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TaxiMeter_Source_utilization_synth.rpt -pb TaxiMeter_Source_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 731.875 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 24 16:30:49 2023...
