;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-120
	ADD <136, 9
	ADD #270, 0
	SPL @72, #240
	ADD 210, 30
	SPL 107, 106
	ADD <130, 9
	ADD 3, @320
	SUB @121, 103
	MOV -7, -39
	MOV -7, -39
	SPL 0, <-32
	SPL @72, #240
	SPL 107, 106
	SUB -7, <-120
	SUB -207, <-120
	SPL 107, 106
	ADD 0, @12
	SUB @-127, 100
	SUB 12, @10
	SPL 6, <-32
	SUB @121, <103
	ADD <130, 9
	MOV @124, <100
	SLT <130, 9
	SUB 12, @10
	SUB @121, 106
	SUB @121, <103
	DAT #121, <103
	SPL 0, <-32
	SUB @127, 106
	MOV -1, <-20
	ADD 3, @320
	ADD <130, 9
	MOV @121, 100
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-32
	SUB #72, @240
	SPL 0, <-32
	SPL 0, <-32
	SLT <130, 9
	DJN -1, @-20
	SUB -7, <-120
	ADD #270, 0
	SUB #72, @209
