# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vga_test.srcs/sources_1/new/timing_signal_generator.vhd" \
"../../../../vga_test.srcs/sources_1/new/top_module.vhd" \

# Do not sort compile order
nosort
