Analysis & Synthesis report for fluid_simulation
Thu Jan  2 16:20:49 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated
 14. Parameter Settings for User Entity Instance: draw_block:draw_block_inst
 15. Parameter Settings for User Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst
 16. Parameter Settings for User Entity Instance: draw:draw_inst
 17. Parameter Settings for User Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst
 18. Parameter Settings for User Entity Instance: draw:draw_inst|pll:vgapll_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: draw:draw_inst|vga_controller:vga_controller_inst
 20. Parameter Settings for Inferred Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0
 21. Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1
 23. Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3
 24. Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4
 25. Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "draw:draw_inst|vga_controller:vga_controller_inst"
 30. Port Connectivity Checks: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst"
 31. Port Connectivity Checks: "draw_block:draw_block_inst"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan  2 16:20:49 2025          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; fluid_simulation                               ;
; Top-level Entity Name              ; fluid_simulation                               ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 808                                            ;
;     Total combinational functions  ; 789                                            ;
;     Dedicated logic registers      ; 97                                             ;
; Total registers                    ; 97                                             ;
; Total pins                         ; 73                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 307,200                                        ;
; Embedded Multiplier 9-bit elements ; 28                                             ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; fluid_simulation   ; fluid_simulation   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/vga_controller.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv                                        ;         ;
; ../hdl/pixel_on_line.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv                                         ;         ;
; ../hdl/fluid_simulation.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv                                      ;         ;
; ../hdl/draw_block.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv                                            ;         ;
; ../hdl/draw.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv                                                  ;         ;
; ../hdl/bram_sdp.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv                                              ;         ;
; ../hdl/ip/pll.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v                                                 ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                      ;         ;
; aglobal231.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                  ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;         ;
; db/pll_altpll.v                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/pll_altpll.v                                    ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                      ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                      ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; db/altsyncram_j7i1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_j7i1.tdf                             ;         ;
; db/fluid_simulation.ram0_bram_sdp_62680824.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/fluid_simulation.ram0_bram_sdp_62680824.hdl.mif ;         ;
; db/decode_79a.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_79a.tdf                                  ;         ;
; db/decode_0l9.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_0l9.tdf                                  ;         ;
; db/mux_g3b.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mux_g3b.tdf                                     ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;         ;
; multcore.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                                    ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                    ;         ;
; altshift.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                    ;         ;
; db/mult_kks.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_kks.tdf                                    ;         ;
; db/mult_lrs.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_lrs.tdf                                    ;         ;
; db/mult_ugs.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_ugs.tdf                                    ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 808                                                                                               ;
;                                             ;                                                                                                   ;
; Total combinational functions               ; 789                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                   ;
;     -- 4 input functions                    ; 162                                                                                               ;
;     -- 3 input functions                    ; 351                                                                                               ;
;     -- <=2 input functions                  ; 276                                                                                               ;
;                                             ;                                                                                                   ;
; Logic elements by mode                      ;                                                                                                   ;
;     -- normal mode                          ; 252                                                                                               ;
;     -- arithmetic mode                      ; 537                                                                                               ;
;                                             ;                                                                                                   ;
; Total registers                             ; 97                                                                                                ;
;     -- Dedicated logic registers            ; 97                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                 ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 73                                                                                                ;
; Total memory bits                           ; 307200                                                                                            ;
;                                             ;                                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 28                                                                                                ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; draw:draw_inst|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 102                                                                                               ;
; Total fan-out                               ; 4031                                                                                              ;
; Average fan-out                             ; 3.66                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                      ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |fluid_simulation                            ; 789 (0)             ; 97 (0)                    ; 307200      ; 0          ; 28           ; 0       ; 14        ; 73   ; 0            ; 0          ; |fluid_simulation                                                                                                                        ; fluid_simulation ; work         ;
;    |draw:draw_inst|                          ; 197 (1)             ; 63 (14)                   ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst                                                                                                         ; draw             ; work         ;
;       |bram_sdp:bram_draw_inst|              ; 123 (0)             ; 7 (1)                     ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst                                                                                 ; bram_sdp         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 123 (0)             ; 6 (0)                     ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0                                                         ; altsyncram       ; work         ;
;             |altsyncram_j7i1:auto_generated| ; 123 (0)             ; 6 (6)                     ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated                          ; altsyncram_j7i1  ; work         ;
;                |decode_0l9:rden_decode_b|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated|decode_0l9:rden_decode_b ; decode_0l9       ; work         ;
;                |decode_79a:decode2|          ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated|decode_79a:decode2       ; decode_79a       ; work         ;
;                |mux_g3b:mux3|                ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated|mux_g3b:mux3             ; mux_g3b          ; work         ;
;       |pll:vgapll_inst|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst                                                                                         ; pll              ; work         ;
;          |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst|altpll:altpll_component                                                                 ; altpll           ; work         ;
;             |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated                                       ; pll_altpll       ; work         ;
;       |vga_controller:vga_controller_inst|   ; 73 (73)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|vga_controller:vga_controller_inst                                                                      ; vga_controller   ; work         ;
;    |draw_block:draw_block_inst|              ; 592 (123)           ; 34 (34)                   ; 0           ; 0          ; 28           ; 0       ; 14        ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst                                                                                             ; draw_block       ; work         ;
;       |pixel_on_line:pixel_on_line_inst|     ; 469 (231)           ; 0 (0)                     ; 0           ; 0          ; 28           ; 0       ; 14        ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst                                                            ; pixel_on_line    ; work         ;
;          |lpm_mult:Mult0|                    ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0                                             ; lpm_mult         ; work         ;
;             |mult_kks:auto_generated|        ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0|mult_kks:auto_generated                     ; mult_kks         ; work         ;
;          |lpm_mult:Mult1|                    ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1                                             ; lpm_mult         ; work         ;
;             |mult_kks:auto_generated|        ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1|mult_kks:auto_generated                     ; mult_kks         ; work         ;
;          |lpm_mult:Mult3|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3                                             ; lpm_mult         ; work         ;
;             |mult_lrs:auto_generated|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3|mult_lrs:auto_generated                     ; mult_lrs         ; work         ;
;          |lpm_mult:Mult4|                    ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4                                             ; lpm_mult         ; work         ;
;             |mult_ugs:auto_generated|        ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4|mult_ugs:auto_generated                     ; mult_ugs         ; work         ;
;          |lpm_mult:Mult5|                    ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5                                             ; lpm_mult         ; work         ;
;             |mult_ugs:auto_generated|        ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5|mult_ugs:auto_generated                     ; mult_ugs         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; db/fluid_simulation.ram0_bram_sdp_62680824.hdl.mif ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 14          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 6           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+------------------------------------------------------------+--------------------------------------------------+
; Register name                                              ; Reason for Removal                               ;
+------------------------------------------------------------+--------------------------------------------------+
; draw_block:draw_block_inst|state[1..9,11..31]              ; Merged with draw_block:draw_block_inst|state[10] ;
; draw_block:draw_block_inst|state[10]                       ; Stuck at GND due to stuck port data_in           ;
; draw:draw_inst|vga_controller:vga_controller_inst|addr[19] ; Lost fanout                                      ;
; Total Number of Removed Registers = 32                     ;                                                  ;
+------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fluid_simulation|draw_block:draw_block_inst|y[1]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fluid_simulation|draw_block:draw_block_inst|x[1]                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |fluid_simulation|draw:draw_inst|vga_controller:vga_controller_inst|addr ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_block:draw_block_inst ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; DRAW_WIDTH     ; 640    ; Signed Integer                                ;
; DRAW_HEIGHT    ; 480    ; Signed Integer                                ;
; DRAW_SIZE      ; 307200 ; Signed Integer                                ;
; DRAW_ADDRW     ; 19     ; Signed Integer                                ;
; DRAW_DATAW     ; 1      ; Signed Integer                                ;
; BLOCK_SIZE     ; 80     ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; LINE_WIDTH_SQR ; 25    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; DRAW_WIDTH     ; 640    ; Signed Integer                    ;
; DRAW_HEIGHT    ; 480    ; Signed Integer                    ;
; DRAW_SIZE      ; 307200 ; Signed Integer                    ;
; DRAW_ADDRW     ; 19     ; Signed Integer                    ;
; DRAW_DATAW     ; 1      ; Signed Integer                    ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst ;
+----------------+-------------+------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                 ;
+----------------+-------------+------------------------------------------------------+
; WIDTH          ; 1           ; Signed Integer                                       ;
; DEPTH          ; 307200      ; Signed Integer                                       ;
; INIT_F         ; cheetah.mem ; String                                               ;
; ADDRW          ; 19          ; Signed Integer                                       ;
+----------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst|pll:vgapll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                     ;
; M                             ; 0                     ; Untyped                                     ;
; N                             ; 1                     ; Untyped                                     ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 0                     ; Untyped                                     ;
; C1_LOW                        ; 0                     ; Untyped                                     ;
; C2_LOW                        ; 0                     ; Untyped                                     ;
; C3_LOW                        ; 0                     ; Untyped                                     ;
; C4_LOW                        ; 0                     ; Untyped                                     ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Untyped                                     ;
; C1_PH                         ; 0                     ; Untyped                                     ;
; C2_PH                         ; 0                     ; Untyped                                     ;
; C3_PH                         ; 0                     ; Untyped                                     ;
; C4_PH                         ; 0                     ; Untyped                                     ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst|vga_controller:vga_controller_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; H_PIXELS       ; 640   ; Signed Integer                                                        ;
; H_FP           ; 16    ; Signed Integer                                                        ;
; H_PULSE        ; 96    ; Signed Integer                                                        ;
; H_BP           ; 48    ; Signed Integer                                                        ;
; H_POL          ; 0     ; Unsigned Binary                                                       ;
; V_PIXELS       ; 480   ; Signed Integer                                                        ;
; V_FP           ; 10    ; Signed Integer                                                        ;
; V_PULSE        ; 2     ; Signed Integer                                                        ;
; V_BP           ; 33    ; Signed Integer                                                        ;
; V_POL          ; 0     ; Unsigned Binary                                                       ;
; ADDR_SIZE      ; 19    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                              ; Type                  ;
+------------------------------------+----------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped               ;
; WIDTH_A                            ; 1                                                  ; Untyped               ;
; WIDTHAD_A                          ; 19                                                 ; Untyped               ;
; NUMWORDS_A                         ; 307200                                             ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped               ;
; WIDTH_B                            ; 1                                                  ; Untyped               ;
; WIDTHAD_B                          ; 19                                                 ; Untyped               ;
; NUMWORDS_B                         ; 307200                                             ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped               ;
; BYTE_SIZE                          ; 8                                                  ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped               ;
; INIT_FILE                          ; db/fluid_simulation.ram0_bram_sdp_62680824.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped               ;
; DEVICE_FAMILY                      ; MAX 10                                             ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_j7i1                                    ; Untyped               ;
+------------------------------------+----------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 17       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 17       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_lrs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; draw:draw_inst|pll:vgapll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 1                                                              ;
;     -- NUMWORDS_A                         ; 307200                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 307200                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------+
; Name                                  ; Value                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                          ;
; Entity Instance                       ; draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                         ;
;     -- LPM_WIDTHP                     ; 49                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                         ;
;     -- LPM_WIDTHP                     ; 49                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 33                                                                         ;
;     -- LPM_WIDTHB                     ; 33                                                                         ;
;     -- LPM_WIDTHP                     ; 66                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 33                                                                         ;
;     -- LPM_WIDTHB                     ; 33                                                                         ;
;     -- LPM_WIDTHP                     ; 66                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:draw_inst|vga_controller:vga_controller_inst"                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; addr    ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (19 bits) it drives; bit(s) "addr[19..19]" have no fanouts ;
; col     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; row     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; x[15..0] ; Input ; Info     ; Stuck at GND                                              ;
; y[15..0] ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "draw_block:draw_block_inst"       ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; done            ; Output ; Info     ; Explicitly unconnected ;
; block_x[31..22] ; Input  ; Info     ; Stuck at GND           ;
; block_x[18..0]  ; Input  ; Info     ; Stuck at GND           ;
; block_x[21]     ; Input  ; Info     ; Stuck at VCC           ;
; block_x[20]     ; Input  ; Info     ; Stuck at GND           ;
; block_x[19]     ; Input  ; Info     ; Stuck at VCC           ;
; block_y[31..22] ; Input  ; Info     ; Stuck at GND           ;
; block_y[18..0]  ; Input  ; Info     ; Stuck at GND           ;
; block_y[21]     ; Input  ; Info     ; Stuck at VCC           ;
; block_y[20]     ; Input  ; Info     ; Stuck at GND           ;
; block_y[19]     ; Input  ; Info     ; Stuck at VCC           ;
; xn[13..12]      ; Input  ; Info     ; Stuck at VCC           ;
; xn[7..2]        ; Input  ; Info     ; Stuck at VCC           ;
; xn[31..16]      ; Input  ; Info     ; Stuck at GND           ;
; xn[9..8]        ; Input  ; Info     ; Stuck at GND           ;
; xn[15]          ; Input  ; Info     ; Stuck at VCC           ;
; xn[14]          ; Input  ; Info     ; Stuck at GND           ;
; xn[11]          ; Input  ; Info     ; Stuck at GND           ;
; xn[10]          ; Input  ; Info     ; Stuck at VCC           ;
; xn[1]           ; Input  ; Info     ; Stuck at GND           ;
; xn[0]           ; Input  ; Info     ; Stuck at VCC           ;
; yn[13..12]      ; Input  ; Info     ; Stuck at VCC           ;
; yn[7..2]        ; Input  ; Info     ; Stuck at VCC           ;
; yn[31..16]      ; Input  ; Info     ; Stuck at GND           ;
; yn[9..8]        ; Input  ; Info     ; Stuck at GND           ;
; yn[15]          ; Input  ; Info     ; Stuck at VCC           ;
; yn[14]          ; Input  ; Info     ; Stuck at GND           ;
; yn[11]          ; Input  ; Info     ; Stuck at GND           ;
; yn[10]          ; Input  ; Info     ; Stuck at VCC           ;
; yn[1]           ; Input  ; Info     ; Stuck at GND           ;
; yn[0]           ; Input  ; Info     ; Stuck at VCC           ;
; mag[31..21]     ; Input  ; Info     ; Stuck at GND           ;
; mag[17..0]      ; Input  ; Info     ; Stuck at GND           ;
; mag[20]         ; Input  ; Info     ; Stuck at VCC           ;
; mag[19]         ; Input  ; Info     ; Stuck at GND           ;
; mag[18]         ; Input  ; Info     ; Stuck at VCC           ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 97                          ;
;     ENA               ; 31                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 46                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 790                         ;
;     arith             ; 537                         ;
;         2 data inputs ; 243                         ;
;         3 data inputs ; 294                         ;
;     normal            ; 253                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 162                         ;
; cycloneiii_mac_mult   ; 14                          ;
; cycloneiii_mac_out    ; 14                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 38                          ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 5.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Jan  2 16:19:20 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fluid_simulation -c fluid_simulation
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/sqrt.sv
    Info (12023): Found entity 1: sqrt File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/sqrt.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/pixel_on_line.sv
    Info (12023): Found entity 1: pixel_on_line File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/norm.sv
    Info (12023): Found entity 1: norm File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/fluid_simulation.sv
    Info (12023): Found entity 1: fluid_simulation File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_block.sv
    Info (12023): Found entity 1: draw_block File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw.sv
    Info (12023): Found entity 1: draw File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/div.sv
    Info (12023): Found entity 1: div File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv Line: 3
    Info (12023): Found entity 2: divu File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/comb_ckt_generator.sv
    Info (12023): Found entity 1: comb_ckt_generator File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/comb_ckt_generator.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/bram_sdp.sv
    Info (12023): Found entity 1: bram_sdp File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/ip/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 40
Info (12127): Elaborating entity "fluid_simulation" for the top level hierarchy
Warning (10034): Output port "HEX0" at fluid_simulation.sv(9) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
Warning (10034): Output port "HEX1" at fluid_simulation.sv(10) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
Warning (10034): Output port "HEX2" at fluid_simulation.sv(11) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
Warning (10034): Output port "HEX3" at fluid_simulation.sv(12) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
Warning (10034): Output port "HEX4" at fluid_simulation.sv(13) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
Warning (10034): Output port "HEX5" at fluid_simulation.sv(14) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
Warning (10034): Output port "GSENSOR_CS_N" at fluid_simulation.sv(27) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 27
Warning (10034): Output port "GSENSOR_SCLK" at fluid_simulation.sv(29) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 29
Info (12128): Elaborating entity "draw_block" for hierarchy "draw_block:draw_block_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 97
Warning (10230): Verilog HDL assignment warning at draw_block.sv(38): truncated value with size 47 to match size of target (32) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 38
Warning (10230): Verilog HDL assignment warning at draw_block.sv(39): truncated value with size 47 to match size of target (32) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 39
Warning (10230): Verilog HDL assignment warning at draw_block.sv(60): truncated value with size 32 to match size of target (16) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 60
Warning (10230): Verilog HDL assignment warning at draw_block.sv(63): truncated value with size 32 to match size of target (16) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 63
Info (12128): Elaborating entity "pixel_on_line" for hierarchy "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 50
Warning (10230): Verilog HDL assignment warning at pixel_on_line.sv(16): truncated value with size 48 to match size of target (32) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 16
Info (12128): Elaborating entity "draw" for hierarchy "draw:draw_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 116
Warning (10230): Verilog HDL assignment warning at draw.sv(43): truncated value with size 32 to match size of target (12) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 43
Info (12128): Elaborating entity "bram_sdp" for hierarchy "draw:draw_inst|bram_sdp:bram_draw_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 39
Info (10648): Verilog HDL Display System Task info at bram_sdp.sv(26): Load init file 'cheetah.mem' into bram_sdp. File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv Line: 26
Info (12128): Elaborating entity "pll" for hierarchy "draw:draw_inst|pll:vgapll_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 91
Info (12133): Instantiated megafunction "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "draw:draw_inst|vga_controller:vga_controller_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 64
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(51): truncated value with size 32 to match size of target (10) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 51
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(55): truncated value with size 32 to match size of target (10) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 55
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(87): truncated value with size 32 to match size of target (20) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 87
Warning (276027): Inferred dual-clock RAM node "draw:draw_inst|bram_sdp:bram_draw_inst|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "draw:draw_inst|bram_sdp:bram_draw_inst|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fluid_simulation.ram0_bram_sdp_62680824.hdl.mif
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|Mult0" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|Mult1" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|Mult3" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|Mult4" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|Mult5" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 25
Info (12130): Elaborated megafunction instantiation "draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fluid_simulation.ram0_bram_sdp_62680824.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7i1.tdf
    Info (12023): Found entity 1: altsyncram_j7i1 File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_j7i1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_79a.tdf
    Info (12023): Found entity 1: decode_79a File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_79a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf
    Info (12023): Found entity 1: decode_0l9 File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_0l9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf
    Info (12023): Found entity 1: mux_g3b File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mux_g3b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
Info (12133): Instantiated megafunction "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kks.tdf
    Info (12023): Found entity 1: mult_kks File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_kks.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
Info (12133): Instantiated megafunction "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lrs.tdf
    Info (12023): Found entity 1: mult_lrs File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_lrs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 25
Info (12133): Instantiated megafunction "draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_ugs.tdf Line: 31
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 646 buffer(s)
    Info (13019): Ignored 646 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 30
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 9
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 10
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 27
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/fluid_simulation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 4
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 28
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 28
Info (21057): Implemented 969 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 64 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 829 logic cells
    Info (21064): Implemented 38 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Thu Jan  2 16:20:49 2025
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/fluid_simulation.map.smsg.


