<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd"> <html><body> <p>Qianyu Cheng is currently a Ph.D. candidate in Computer Engineering and a member of the High Energy-Efficient Intelligent Computing Lab, <strong>University of Science and Technology of China</strong>, supervised by Prof. Huaping Chen and <a href="http://staff.ustc.edu.cn/~cswang/" rel="external nofollow noopener" target="_blank">Prof. Chao Wang</a>. Before that, Cheng received his bachelor’s degree in Computer Science and Technology (honors program) from the University of Electronic Science and Technology of China in 2022.</p> <p>His research interests include CPU-FPGA heterogeneous systems, distributed FPGA-based accelerator systems, and their application on large-scale graph analytical processing and network function acceleration.</p> <h4 id="education"><strong>EDUCATION</strong></h4> <p></p> <ul> <li> <strong>Sep 2022 - Present</strong>, School of Computer Science and Technology, University of Science and Technology of China <ul> <li>Ph.D. candidate in Computer Engineering (successive master-doctor program)</li> </ul> </li> </ul> <p></p> <ul> <li> <strong>Sep 2018 - Jun 2022</strong>, Yingcai Honors College, University of Electronic Science and Technology of China <ul> <li>B.Sc. in Computer Science and Technology</li> <li>Thesis: The Design of RISC-V Dynamic Branch Predictor for Neural Network Workload (Outstanding Bachelor Thesis Award, <strong>Top 14</strong>/391)</li> </ul> </li> </ul> <p></p> <h4 id="publication"><strong>PUBLICATION</strong></h4> <div class="publications"> <ol class="bibliography"> <li> <div class="row"> <div class="col col-sm-2 abbr"> <abbr class="badge rounded w-100">FCCM</abbr> </div> <div id="chengoptmizinggraphfccm2024" class="col-sm-8"> <div class="title">Ph.D. Project: Optimizing the Data Traffic for Large Graph Processing on FPGA via a Stateful Approach</div> <div class="author"> <em>Qianyu Cheng</em>, Teng Wang, and Chao Wang </div> <div class="periodical"> <em>In IEEE 32st Annual International Symposium on Field-Programmable Custom Computing Machines</em> , May 2024 </div> <div class="periodical"> </div> <div class="links"> </div> </div> </div> </li> <li> <div class="row"> <div class="col col-sm-2 abbr"> <abbr class="badge rounded w-100">FPL</abbr> </div> <div id="chengsographfpl2024" class="col-sm-8"> <div class="title">SoGraph: A State-Aware Architecture for Out-of-Memory Graph Processing on HBM-Equipped FPGAs</div> <div class="author"> <em>Qianyu Cheng</em>, Zhendong Zheng, Teng Wang, and <span class="more-authors" title="click to view 4 more authors" onclick=" var element=$(this); element.attr('title', ''); var more_authors_text=element.text() == '4 more authors' ? 'Lei Gong, Xianglan Chen, Chao Wang, Xuehai Zhou' : '4 more authors'; var cursorPosition=0; var textAdder=setInterval(function(){ element.text(more_authors_text.substring(0, cursorPosition + 1)); if (++cursorPosition == more_authors_text.length){ clearInterval(textAdder); } }, '10'); ">4 more authors</span> </div> <div class="periodical"> <em>In 34th International Conference on Field-Programmable Logic and Applications</em> , Sep 2024 </div> <div class="periodical"> </div> <div class="links"> </div> </div> </div> </li> <li> <div class="row"> <div class="col col-sm-2 abbr"> <abbr class="badge rounded w-100">FPL</abbr> </div> <div id="zhenglorafpl2024" class="col-sm-8"> <div class="title">Lora: A Latency-Oriented Recurrent Architecture for GPT on Multi-FPGA with Communication Optimizaion</div> <div class="author"> Zhendong Zheng, <em>Qianyu Cheng</em>, Teng Wang, and <span class="more-authors" title="click to view 4 more authors" onclick=" var element=$(this); element.attr('title', ''); var more_authors_text=element.text() == '4 more authors' ? 'Lei Gong, Xianglan Chen, Chao Wang, Xuehai Zhou' : '4 more authors'; var cursorPosition=0; var textAdder=setInterval(function(){ element.text(more_authors_text.substring(0, cursorPosition + 1)); if (++cursorPosition == more_authors_text.length){ clearInterval(textAdder); } }, '10'); ">4 more authors</span> </div> <div class="periodical"> <em>In 34th International Conference on Field-Programmable Logic and Applications</em> , Sep 2024 </div> <div class="periodical"> </div> <div class="links"> </div> </div> </div> </li> </ol> </div> <h4 id="news"><strong>NEWS</strong></h4> <div class="news"> <div class="table-responsive"> <table class="table table-sm table-borderless"> <tr> <th scope="row" style="width: 20%">May 30, 2024</th> <td> Two papers are accepted by <strong>FPL 2024</strong>. </td> </tr> <tr> <th scope="row" style="width: 20%">May 13, 2024</th> <td> Successfully pass the oral qualifying exam. Ph.D. candidate now! </td> </tr> <tr> <th scope="row" style="width: 20%">Apr 14, 2024</th> <td> A paper is accepted by <strong>FCCM 2024</strong> Ph.D. forum. </td> </tr> <tr> <th scope="row" style="width: 20%">Mar 04, 2024</th> <td> Our routing toolchain led by Wenbin Teng won the <strong>5th place</strong> in the Runtime-First FPGA Interchange Routing Contest, <strong>FPGA 2024</strong>. </td> </tr> <tr> <th scope="row" style="width: 20%">Aug 03, 2023</th> <td> An <a href="https://github.com/Matsubarai/CCC2023" rel="external nofollow noopener" target="_blank">accelerator</a> based on emerging AI Engine hardware, codesigned with Zhendong Zheng and Binze Jiang, won the <strong>2nd runner-up</strong> in the Customized Computing Challenge, <strong>CCFSys 2023</strong>. </td> </tr> <tr> <th scope="row" style="width: 20%">Aug 10, 2022</th> <td> Invited to present our <a href="https://github.com/Matsubarai/filter2d_accel_pynq" rel="external nofollow noopener" target="_blank">toy project</a> in AMD-Xilinx China Summer School, 2022 (hosted by CCF Technical Committee on Computer Architecture) </td> </tr> </table> </div> </div> </body></html>