<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1696237265978" as="style"/><link rel="stylesheet" href="styles.css?v=1696237265978"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://chipsandcheese.com/2023/10/01/arms-cortex-a510-two-kids-in-a-trench-coat/">Arm’s Cortex A510: Two Kids in a Trench Coat</a> <span class="domain">(<a href="https://chipsandcheese.com">chipsandcheese.com</a>)</span></div><div class="subtext"><span>picture</span> | <span>8 comments</span></div><br/><div><div id="37734991" class="c"><input type="checkbox" id="c-37734991" checked=""/><div class="controls bullet"><span class="by">gchadwick</span><span>|</span><a href="#37735212">next</a><span>|</span><label class="collapse" for="c-37734991">[-]</label><label class="expand" for="c-37734991">[1 more]</label></div><br/><div class="children"><div class="content">I worked on the A510 (codenamed Klein) at Arm on the L1 memory system design. It was a fun core to work on, really pushing the bounds of what you can do with an in order core and made me realise the out of order&#x2F;in order boundary is a lot more blurry than you might think. Plenty of out of order stuff happening in the memory system for instance.<p>Whilst there&#x27;s plenty of reuse from the A55 the memory system was sufficiently different we built the load store unit from scratch. I got the honor of writing the RTL for the new one (normally you&#x27;d start with existing RTL and rework it). I wonder how many years those files will live on til they decide to start afresh?<p>It&#x27;s a real shame the microarchitecture of these things isn&#x27;t more open articles like this give you some info but not the full picture. I can see why they described it as a &#x27;5 entry load buffer&#x27; for instance but it&#x27;s not really accurate to the true microarchitecture. There&#x27;s also lots of fun details of the crazy things you have to do to hit your frequency target (often where you just ignore certain rare hazard or error conditions and detect them later and fix it up).<p>I&#x27;m not at Arm any more (I work on Open Silicon now though around embedded&#x2F;IoT&#x2F;Security applications not application class CPU cores). I do miss the days of working on the A510, CPU design is a lot of fun.</div><br/></div></div><div id="37735212" class="c"><input type="checkbox" id="c-37735212" checked=""/><div class="controls bullet"><span class="by">em500</span><span>|</span><a href="#37734991">prev</a><span>|</span><a href="#37734697">next</a><span>|</span><label class="collapse" for="c-37735212">[-]</label><label class="expand" for="c-37735212">[1 more]</label></div><br/><div class="children"><div class="content">If you&#x27;re wondering about the actual performance of these cores, I think they&#x27;ll end up around 300-350 single thread Geekbench6 points (comparable to Intel Goldmont N4020, or the ancient Core 2 E8400&#x2F;Q9500). This is based on extrapolating ARMs public estimates (35% better than A55, or up to 90% of A73 performance).<p>The A55 (2017) wasn&#x27;t great from a perf&#x2F;watt standpoint (modest power savings but massive performance reduction vs their A7x middle cores), and it doesn&#x27;t look like the A510 (2021) is a big leap forward. It&#x27;s nowhere near Apple&#x27;s very impressive efficiency cores (which reach A7x like performance at lower power than the A55). Anandtech has more details:<p><a href="https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;16693&#x2F;arm-announces-mobile-armv9-cpu-microarchitectures-cortexx2-cortexa710-cortexa510&#x2F;4" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;16693&#x2F;arm-announces-mobile-ar...</a><p><pre><code>    As of the latest generation of SoCs, Apple’s efficiency cores were around 4x faster than any Cortex-A55 based SoC. Which, running at roughly the same system active power, also made them 3-4x more efficient in the traditional benchmarks. As presented, a theoretical A510 SoC won&#x27;t be able to close that efficiency gap at all.
</code></pre>
See also  <a href="https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;16983&#x2F;the-apple-a15-soc-performance-review-faster-more-efficient&#x2F;2" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;16983&#x2F;the-apple-a15-soc-perfo...</a>  especially the last graph, which shows how far ahead Apple is on perf&#x2F;watt.</div><br/></div></div><div id="37734697" class="c"><input type="checkbox" id="c-37734697" checked=""/><div class="controls bullet"><span class="by">bpye</span><span>|</span><a href="#37735212">prev</a><span>|</span><a href="#37734081">next</a><span>|</span><label class="collapse" for="c-37734697">[-]</label><label class="expand" for="c-37734697">[4 more]</label></div><br/><div class="children"><div class="content">&gt; Two A510 cores can be clustered and share a L2 cache, FPU, and L2 TLB. Arm calls this a merged core configuration, and hopes it’ll increase area efficiency with minimal performance impact.<p>Isn’t this also a lot like what AMD did with Bulldozer?</div><br/><div id="37734794" class="c"><input type="checkbox" id="c-37734794" checked=""/><div class="controls bullet"><span class="by">skavi</span><span>|</span><a href="#37734697">parent</a><span>|</span><a href="#37734903">next</a><span>|</span><label class="collapse" for="c-37734794">[-]</label><label class="expand" for="c-37734794">[2 more]</label></div><br/><div class="children"><div class="content">from TFA:<p>&gt; Note on Bulldozer<p>&gt; Bulldozer is an obvious comparison because it also shares substantial resources between core pairs. However, shared resources had little to do with Bulldozer’s performance problems. In fact, Bulldozer was most competitive in multithreaded applications where there could be contention for shared resources. Bulldozer issues came from having less per-thread reordering capacity and higher cache latency than Sandy Bridge in a market where single-thread performance was of paramount importance. Cortex A510 does not target the high performance market. If performance did matter A510 would be held back by its in-order execution scheme, not shared resources. Instead of performance, A510 targets low power and area. Sharing resources fits that goal perfectly.</div><br/><div id="37735128" class="c"><input type="checkbox" id="c-37735128" checked=""/><div class="controls bullet"><span class="by">a-french-anon</span><span>|</span><a href="#37734697">root</a><span>|</span><a href="#37734794">parent</a><span>|</span><a href="#37734903">next</a><span>|</span><label class="collapse" for="c-37735128">[-]</label><label class="expand" for="c-37735128">[1 more]</label></div><br/><div class="children"><div class="content">Yep, I dare to say that Piledriver wasn&#x27;t bad at all, when you weren&#x27;t just needing single-threaded performance. Power consumption was horrid, though.</div><br/></div></div></div></div><div id="37734903" class="c"><input type="checkbox" id="c-37734903" checked=""/><div class="controls bullet"><span class="by">AlotOfReading</span><span>|</span><a href="#37734697">parent</a><span>|</span><a href="#37734794">prev</a><span>|</span><a href="#37734081">next</a><span>|</span><label class="collapse" for="c-37734903">[-]</label><label class="expand" for="c-37734903">[1 more]</label></div><br/><div class="children"><div class="content">That&#x27;s not an inherently terrible thing. Bulldozer did many things wrong that led to that awful performance, it wasn&#x27;t just the CMT. AMD sacrificed a lot to get the frequencies up, and every other number in the system suffered for it. Worse, the schedulers available at the time weren&#x27;t smart enough to properly keep the things turboing, so that sacrifice ended up being for naught. ARM is competent enough to avoid the obvious pitfalls there and it&#x27;s a decent strategy for the what the A5xx series is supposed to be (power efficient&#x2F;cost-optimized).</div><br/></div></div></div></div><div id="37734081" class="c"><input type="checkbox" id="c-37734081" checked=""/><div class="controls bullet"><span class="by">20after4</span><span>|</span><a href="#37734697">prev</a><span>|</span><label class="collapse" for="c-37734081">[-]</label><label class="expand" for="c-37734081">[1 more]</label></div><br/><div class="children"><div class="content">Or maybe it&#x27;s three raccoons in a trench coat</div><br/></div></div></div></div></div></div></div></body></html>