{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617116729358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617116729359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 12:05:29 2021 " "Processing started: Tue Mar 30 12:05:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617116729359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116729359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft128 -c fft128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft128 -c fft128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116729359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617116730129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617116730129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft128_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fft128_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT128_tb " "Found entity 1: FFT128_tb" {  } { { "FFT128_tb.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/FFT128_tb.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrom128.v 1 1 " "Found 1 design units, including 1 entities, in source file wrom128.v" { { "Info" "ISGN_ENTITY_NAME" "1 WROM128 " "Found entity 1: WROM128" {  } { { "WROM128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/WROM128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_rom128.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_rom128.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wave_ROM128 " "Found entity 1: Wave_ROM128" {  } { { "Wave_ROM128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/Wave_ROM128.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator128_v.v 1 1 " "Found 1 design units, including 1 entities, in source file rotator128_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROTATOR128 " "Found entity 1: ROTATOR128" {  } { { "rotator128_v.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram2x128.v(123) " "Verilog HDL information at ram2x128.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617116746796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DI di ram2x128.v(78) " "Verilog HDL Declaration information at ram2x128.v(78): object \"DI\" differs only in case from object \"di\" in the same scope" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617116746796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DOI doi ram2x128.v(62) " "Verilog HDL Declaration information at ram2x128.v(62): object \"DOI\" differs only in case from object \"doi\" in the same scope" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617116746796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2x128.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2x128C " "Found entity 1: RAM2x128C" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram128.v 1 1 " "Found 1 design units, including 1 entities, in source file ram128.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM128 " "Found entity 1: RAM128" {  } { { "ram128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746798 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC924_383 mpuc924_383.v(53) " "Verilog Module Declaration warning at mpuc924_383.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC924_383\"" {  } { { "mpuc924_383.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpuc924_383.v 1 1 " "Found 1 design units, including 1 entities, in source file mpuc924_383.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC924_383 " "Found entity 1: MPUC924_383" {  } { { "mpuc924_383.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746801 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC707 mpuc707.v(52) " "Verilog Module Declaration warning at mpuc707.v(52): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC707\"" {  } { { "mpuc707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v" 52 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpuc707.v 1 1 " "Found 1 design units, including 1 entities, in source file mpuc707.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC707 " "Found entity 1: MPUC707" {  } { { "mpuc707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746806 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC541 mpuc541.v(53) " "Verilog Module Declaration warning at mpuc541.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC541\"" {  } { { "mpuc541.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpuc541.v 1 1 " "Found 1 design units, including 1 entities, in source file mpuc541.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC541 " "Found entity 1: MPUC541" {  } { { "mpuc541.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746808 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC1307 mpuc1307.v(53) " "Verilog Module Declaration warning at mpuc1307.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC1307\"" {  } { { "mpuc1307.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpuc1307.v 1 1 " "Found 1 design units, including 1 entities, in source file mpuc1307.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC1307 " "Found entity 1: MPUC1307" {  } { { "mpuc1307.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft8_3.v 1 1 " "Found 1 design units, including 1 entities, in source file fft8_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT8 " "Found entity 1: FFT8" {  } { { "fft8_3.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft16.v 1 1 " "Found 1 design units, including 1 entities, in source file fft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT16 " "Found entity 1: FFT16" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft128.v 1 1 " "Found 1 design units, including 1 entities, in source file fft128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft128 " "Found entity 1: fft128" {  } { { "fft128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnorm_2.v 1 1 " "Found 1 design units, including 1 entities, in source file cnorm_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNORM_2 " "Found entity 1: CNORM_2" {  } { { "cnorm_2.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm_2.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnorm_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cnorm_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNORM_1 " "Found entity 1: CNORM_1" {  } { { "cnorm_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm_1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnorm.v 1 1 " "Found 1 design units, including 1 entities, in source file cnorm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNORM " "Found entity 1: CNORM" {  } { { "cnorm.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufram128c_2.v 1 1 " "Found 1 design units, including 1 entities, in source file bufram128c_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFRAM128C_2 " "Found entity 1: BUFRAM128C_2" {  } { { "bufram128c_2.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufram128c_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bufram128c_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFRAM128C_1 " "Found entity 1: BUFRAM128C_1" {  } { { "bufram128c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufram128c.v 1 1 " "Found 1 design units, including 1 entities, in source file bufram128c.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFRAM128C " "Found entity 1: BUFRAM128C" {  } { { "bufram128c.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116746835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116746835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft128 " "Elaborating entity \"fft128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617116746944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fft128.v(165) " "Verilog HDL assignment warning at fft128.v(165): truncated value with size 32 to match size of target (8)" {  } { { "fft128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746946 "|fft128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 fft128.v(168) " "Verilog HDL assignment warning at fft128.v(168): truncated value with size 8 to match size of target (7)" {  } { { "fft128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746946 "|fft128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFRAM128C_1 BUFRAM128C_1:U_BUF1 " "Elaborating entity \"BUFRAM128C_1\" for hierarchy \"BUFRAM128C_1:U_BUF1\"" {  } { { "fft128.v" "U_BUF1" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bufram128c_1.v(93) " "Verilog HDL assignment warning at bufram128c_1.v(93): truncated value with size 32 to match size of target (8)" {  } { { "bufram128c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746949 "|fft128|BUFRAM128C_1:U_BUF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bufram128c_1.v(95) " "Verilog HDL assignment warning at bufram128c_1.v(95): truncated value with size 32 to match size of target (9)" {  } { { "bufram128c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746949 "|fft128|BUFRAM128C_1:U_BUF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2x128C BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM " "Elaborating entity \"RAM2x128C\" for hierarchy \"BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\"" {  } { { "bufram128c_1.v" "URAM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd2 ram2x128.v(81) " "Verilog HDL or VHDL warning at ram2x128.v(81): object \"odd2\" assigned a value but never read" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617116746951 "|fft128|BUFRAM128C_1:U_BUF1|RAM2x128C:URAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT8 FFT8:U_FFT1 " "Elaborating entity \"FFT8\" for hierarchy \"FFT8:U_FFT1\"" {  } { { "fft128.v" "U_FFT1" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft8_3.v(136) " "Verilog HDL assignment warning at fft8_3.v(136): truncated value with size 32 to match size of target (3)" {  } { { "fft8_3.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746963 "|fft128|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fft8_3.v(138) " "Verilog HDL assignment warning at fft8_3.v(138): truncated value with size 32 to match size of target (5)" {  } { { "fft8_3.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746963 "|fft128|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fft8_3.v(257) " "Verilog HDL assignment warning at fft8_3.v(257): truncated value with size 32 to match size of target (18)" {  } { { "fft8_3.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746963 "|fft128|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fft8_3.v(259) " "Verilog HDL assignment warning at fft8_3.v(259): truncated value with size 32 to match size of target (18)" {  } { { "fft8_3.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746963 "|fft128|FFT8:U_FFT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPUC707 FFT8:U_FFT1\|MPUC707:UM707 " "Elaborating entity \"MPUC707\" for hierarchy \"FFT8:U_FFT1\|MPUC707:UM707\"" {  } { { "fft8_3.v" "UM707" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 18 mpuc707.v(101) " "Verilog HDL assignment warning at mpuc707.v(101): truncated value with size 22 to match size of target (18)" {  } { { "mpuc707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746966 "|fft128|FFT8:U_FFT1|MPUC707:UM707"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNORM_1 CNORM_1:U_NORM1 " "Elaborating entity \"CNORM_1\" for hierarchy \"CNORM_1:U_NORM1\"" {  } { { "fft128.v" "U_NORM1" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROTATOR128 ROTATOR128:U_MPU " "Elaborating entity \"ROTATOR128\" for hierarchy \"ROTATOR128:U_MPU\"" {  } { { "fft128.v" "U_MPU" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 rotator128_v.v(92) " "Verilog HDL assignment warning at rotator128_v.v(92): truncated value with size 32 to match size of target (7)" {  } { { "rotator128_v.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746974 "|fft128|ROTATOR128:U_MPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 rotator128_v.v(100) " "Verilog HDL assignment warning at rotator128_v.v(100): truncated value with size 9 to match size of target (7)" {  } { { "rotator128_v.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746974 "|fft128|ROTATOR128:U_MPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WROM128 ROTATOR128:U_MPU\|WROM128:UROM " "Elaborating entity \"WROM128\" for hierarchy \"ROTATOR128:U_MPU\|WROM128:UROM\"" {  } { { "rotator128_v.v" "UROM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFRAM128C_2 BUFRAM128C_2:U_BUF2 " "Elaborating entity \"BUFRAM128C_2\" for hierarchy \"BUFRAM128C_2:U_BUF2\"" {  } { { "fft128.v" "U_BUF2" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bufram128c_2.v(93) " "Verilog HDL assignment warning at bufram128c_2.v(93): truncated value with size 32 to match size of target (8)" {  } { { "bufram128c_2.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746982 "|fft128|BUFRAM128C_2:U_BUF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bufram128c_2.v(95) " "Verilog HDL assignment warning at bufram128c_2.v(95): truncated value with size 32 to match size of target (9)" {  } { { "bufram128c_2.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116746982 "|fft128|BUFRAM128C_2:U_BUF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2x128C BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM " "Elaborating entity \"RAM2x128C\" for hierarchy \"BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\"" {  } { { "bufram128c_2.v" "URAM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd2 ram2x128.v(81) " "Verilog HDL or VHDL warning at ram2x128.v(81): object \"odd2\" assigned a value but never read" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617116746984 "|fft128|BUFRAM128C_2:U_BUF2|RAM2x128C:URAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT16 FFT16:U_FFT2 " "Elaborating entity \"FFT16\" for hierarchy \"FFT16:U_FFT2\"" {  } { { "fft128.v" "U_FFT2" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116746985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft16.v(164) " "Verilog HDL assignment warning at fft16.v(164): truncated value with size 32 to match size of target (4)" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747011 "|fft128|FFT16:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fft16.v(166) " "Verilog HDL assignment warning at fft16.v(166): truncated value with size 32 to match size of target (6)" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747011 "|fft128|FFT16:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 fft16.v(211) " "Verilog HDL assignment warning at fft16.v(211): truncated value with size 32 to match size of target (19)" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747011 "|fft128|FFT16:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 fft16.v(282) " "Verilog HDL assignment warning at fft16.v(282): truncated value with size 32 to match size of target (21)" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747012 "|fft128|FFT16:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 fft16.v(284) " "Verilog HDL assignment warning at fft16.v(284): truncated value with size 32 to match size of target (21)" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747012 "|fft128|FFT16:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fft16.v(604) " "Verilog HDL assignment warning at fft16.v(604): truncated value with size 32 to match size of target (1)" {  } { { "fft16.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747012 "|fft128|FFT16:U_FFT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPUC707 FFT16:U_FFT2\|MPUC707:UM707 " "Elaborating entity \"MPUC707\" for hierarchy \"FFT16:U_FFT2\|MPUC707:UM707\"" {  } { { "fft16.v" "UM707" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 21 mpuc707.v(101) " "Verilog HDL assignment warning at mpuc707.v(101): truncated value with size 25 to match size of target (21)" {  } { { "mpuc707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747014 "|fft128|FFT16:U_FFT2|MPUC707:UM707"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPUC541 FFT16:U_FFT2\|MPUC541:UM541 " "Elaborating entity \"MPUC541\" for hierarchy \"FFT16:U_FFT2\|MPUC541:UM541\"" {  } { { "fft16.v" "UM541" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 mpuc541.v(104) " "Verilog HDL assignment warning at mpuc541.v(104): truncated value with size 23 to match size of target (21)" {  } { { "mpuc541.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747016 "|fft128|FFT16:U_FFT2|MPUC541:UM541"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPUC1307 FFT16:U_FFT2\|MPUC1307:UM1307 " "Elaborating entity \"MPUC1307\" for hierarchy \"FFT16:U_FFT2\|MPUC1307:UM1307\"" {  } { { "fft16.v" "UM1307" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 22 mpuc1307.v(104) " "Verilog HDL assignment warning at mpuc1307.v(104): truncated value with size 25 to match size of target (22)" {  } { { "mpuc1307.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747019 "|fft128|FFT16:U_FFT2|MPUC1307:UM1307"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPUC924_383 FFT16:U_FFT2\|MPUC924_383:UM383 " "Elaborating entity \"MPUC924_383\" for hierarchy \"FFT16:U_FFT2\|MPUC924_383:UM383\"" {  } { { "fft16.v" "UM383" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3d3 mpuc924_383.v(82) " "Verilog HDL or VHDL warning at mpuc924_383.v(82): object \"c3d3\" assigned a value but never read" {  } { { "mpuc924_383.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617116747024 "|fft128|FFT16:U_FFT2|MPUC924_383:UM383"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 mpuc924_383.v(109) " "Verilog HDL assignment warning at mpuc924_383.v(109): truncated value with size 23 to match size of target (21)" {  } { { "mpuc924_383.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747024 "|fft128|FFT16:U_FFT2|MPUC924_383:UM383"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 mpuc924_383.v(110) " "Verilog HDL assignment warning at mpuc924_383.v(110): truncated value with size 23 to match size of target (21)" {  } { { "mpuc924_383.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747024 "|fft128|FFT16:U_FFT2|MPUC924_383:UM383"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNORM_2 CNORM_2:U_NORM2 " "Elaborating entity \"CNORM_2\" for hierarchy \"CNORM_2:U_NORM2\"" {  } { { "fft128.v" "U_NORM2" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFRAM128C BUFRAM128C:Ubuf3 " "Elaborating entity \"BUFRAM128C\" for hierarchy \"BUFRAM128C:Ubuf3\"" {  } { { "fft128.v" "Ubuf3" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bufram128c.v(93) " "Verilog HDL assignment warning at bufram128c.v(93): truncated value with size 32 to match size of target (8)" {  } { { "bufram128c.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747033 "|fft128|BUFRAM128C:Ubuf3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bufram128c.v(95) " "Verilog HDL assignment warning at bufram128c.v(95): truncated value with size 32 to match size of target (9)" {  } { { "bufram128c.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617116747033 "|fft128|BUFRAM128C:Ubuf3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2x128C BUFRAM128C:Ubuf3\|RAM2x128C:URAM " "Elaborating entity \"RAM2x128C\" for hierarchy \"BUFRAM128C:Ubuf3\|RAM2x128C:URAM\"" {  } { { "bufram128c.v" "URAM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116747034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd2 ram2x128.v(81) " "Verilog HDL or VHDL warning at ram2x128.v(81): object \"odd2\" assigned a value but never read" {  } { { "ram2x128.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617116747036 "|fft128|BUFRAM128C:Ubuf3|RAM2x128C:URAM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617116749161 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUFRAM128C:Ubuf3\|RAM2x128C:URAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUFRAM128C:Ubuf3\|RAM2x128C:URAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617116752086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617116752086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617116752086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUFRAM128C:Ubuf3\|RAM2x128C:URAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BUFRAM128C:Ubuf3\|RAM2x128C:URAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116752161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUFRAM128C:Ubuf3\|RAM2x128C:URAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BUFRAM128C:Ubuf3\|RAM2x128C:URAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 40 " "Parameter \"WIDTH_A\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 40 " "Parameter \"WIDTH_B\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617116752161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3q1 " "Found entity 1: altsyncram_e3q1" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_e3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116752224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116752224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116752239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BUFRAM128C_2:U_BUF2\|RAM2x128C:URAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617116752240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3q1 " "Found entity 1: altsyncram_o3q1" {  } { { "db/altsyncram_o3q1.tdf" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_o3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116752298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116752298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116752309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BUFRAM128C_1:U_BUF1\|RAM2x128C:URAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617116752309 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617116752309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3q1 " "Found entity 1: altsyncram_g3q1" {  } { { "db/altsyncram_g3q1.tdf" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_g3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617116752371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116752371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617116752895 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617116758766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/output_files/fft128.map.smsg " "Generated suppressed messages file C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/output_files/fft128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116759147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617116759784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617116759784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7777 " "Implemented 7777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617116760629 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617116760629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7575 " "Implemented 7575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617116760629 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1617116760629 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617116760629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617116760629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617116760705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 12:06:00 2021 " "Processing ended: Tue Mar 30 12:06:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617116760705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617116760705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617116760705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617116760705 ""}
