
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_21632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbf999999; valaddr_reg:x3; val_offset:64896*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64896*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:64899*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64899*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:64902*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64902*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:64905*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64905*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:64908*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64908*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:64911*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64911*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:64914*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64914*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:64917*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64917*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:64920*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64920*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:64923*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64923*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:64926*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64926*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:64929*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64929*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59e8cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4b2fed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9e8cc; op2val:0x804b2fed;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:64932*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64932*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:64935*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64935*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:64938*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64938*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:64941*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64941*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:64944*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64944*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:64947*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64947*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:64950*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64950*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:64953*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64953*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:64956*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64956*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:64959*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64959*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:64962*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64962*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:64965*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64965*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:64968*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64968*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:64971*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64971*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:64974*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64974*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:64977*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64977*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:64980*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64980*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84800000; valaddr_reg:x3; val_offset:64983*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64983*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84800001; valaddr_reg:x3; val_offset:64986*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64986*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84800003; valaddr_reg:x3; val_offset:64989*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64989*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84800007; valaddr_reg:x3; val_offset:64992*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64992*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8480000f; valaddr_reg:x3; val_offset:64995*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64995*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8480001f; valaddr_reg:x3; val_offset:64998*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64998*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8480003f; valaddr_reg:x3; val_offset:65001*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65001*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8480007f; valaddr_reg:x3; val_offset:65004*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65004*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x848000ff; valaddr_reg:x3; val_offset:65007*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65007*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x848001ff; valaddr_reg:x3; val_offset:65010*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65010*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x848003ff; valaddr_reg:x3; val_offset:65013*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65013*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x848007ff; valaddr_reg:x3; val_offset:65016*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65016*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84800fff; valaddr_reg:x3; val_offset:65019*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65019*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84801fff; valaddr_reg:x3; val_offset:65022*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65022*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84803fff; valaddr_reg:x3; val_offset:65025*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65025*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84807fff; valaddr_reg:x3; val_offset:65028*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65028*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8480ffff; valaddr_reg:x3; val_offset:65031*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65031*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8481ffff; valaddr_reg:x3; val_offset:65034*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65034*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8483ffff; valaddr_reg:x3; val_offset:65037*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65037*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x8487ffff; valaddr_reg:x3; val_offset:65040*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65040*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x848fffff; valaddr_reg:x3; val_offset:65043*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65043*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x849fffff; valaddr_reg:x3; val_offset:65046*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65046*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84bfffff; valaddr_reg:x3; val_offset:65049*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65049*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84c00000; valaddr_reg:x3; val_offset:65052*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65052*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84e00000; valaddr_reg:x3; val_offset:65055*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65055*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84f00000; valaddr_reg:x3; val_offset:65058*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65058*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84f80000; valaddr_reg:x3; val_offset:65061*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65061*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fc0000; valaddr_reg:x3; val_offset:65064*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65064*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fe0000; valaddr_reg:x3; val_offset:65067*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65067*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ff0000; valaddr_reg:x3; val_offset:65070*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65070*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ff8000; valaddr_reg:x3; val_offset:65073*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65073*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffc000; valaddr_reg:x3; val_offset:65076*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65076*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffe000; valaddr_reg:x3; val_offset:65079*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65079*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fff000; valaddr_reg:x3; val_offset:65082*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65082*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fff800; valaddr_reg:x3; val_offset:65085*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65085*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fffc00; valaddr_reg:x3; val_offset:65088*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65088*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fffe00; valaddr_reg:x3; val_offset:65091*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65091*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffff00; valaddr_reg:x3; val_offset:65094*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65094*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffff80; valaddr_reg:x3; val_offset:65097*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65097*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffffc0; valaddr_reg:x3; val_offset:65100*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65100*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffffe0; valaddr_reg:x3; val_offset:65103*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65103*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fffff0; valaddr_reg:x3; val_offset:65106*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65106*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fffff8; valaddr_reg:x3; val_offset:65109*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65109*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fffffc; valaddr_reg:x3; val_offset:65112*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65112*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84fffffe; valaddr_reg:x3; val_offset:65115*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65115*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x59ec92 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed9ec92; op2val:0x80000000;
op3val:0x84ffffff; valaddr_reg:x3; val_offset:65118*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65118*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3f800001; valaddr_reg:x3; val_offset:65121*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65121*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3f800003; valaddr_reg:x3; val_offset:65124*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65124*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3f800007; valaddr_reg:x3; val_offset:65127*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65127*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3f999999; valaddr_reg:x3; val_offset:65130*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65130*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:65133*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65133*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:65136*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65136*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:65139*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65139*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:65142*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65142*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:65145*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65145*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:65148*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65148*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:65151*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65151*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:65154*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65154*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:65157*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65157*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:65160*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65160*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:65163*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65163*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:65166*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65166*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44000000; valaddr_reg:x3; val_offset:65169*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65169*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44000001; valaddr_reg:x3; val_offset:65172*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65172*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44000003; valaddr_reg:x3; val_offset:65175*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65175*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44000007; valaddr_reg:x3; val_offset:65178*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65178*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4400000f; valaddr_reg:x3; val_offset:65181*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65181*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4400001f; valaddr_reg:x3; val_offset:65184*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65184*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4400003f; valaddr_reg:x3; val_offset:65187*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65187*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4400007f; valaddr_reg:x3; val_offset:65190*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65190*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x440000ff; valaddr_reg:x3; val_offset:65193*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65193*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x440001ff; valaddr_reg:x3; val_offset:65196*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65196*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x440003ff; valaddr_reg:x3; val_offset:65199*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65199*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x440007ff; valaddr_reg:x3; val_offset:65202*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65202*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44000fff; valaddr_reg:x3; val_offset:65205*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65205*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44001fff; valaddr_reg:x3; val_offset:65208*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65208*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44003fff; valaddr_reg:x3; val_offset:65211*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65211*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44007fff; valaddr_reg:x3; val_offset:65214*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65214*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4400ffff; valaddr_reg:x3; val_offset:65217*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65217*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4401ffff; valaddr_reg:x3; val_offset:65220*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65220*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4403ffff; valaddr_reg:x3; val_offset:65223*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65223*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x4407ffff; valaddr_reg:x3; val_offset:65226*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65226*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x440fffff; valaddr_reg:x3; val_offset:65229*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65229*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x441fffff; valaddr_reg:x3; val_offset:65232*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65232*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x443fffff; valaddr_reg:x3; val_offset:65235*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65235*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44400000; valaddr_reg:x3; val_offset:65238*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65238*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44600000; valaddr_reg:x3; val_offset:65241*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65241*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44700000; valaddr_reg:x3; val_offset:65244*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65244*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x44780000; valaddr_reg:x3; val_offset:65247*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65247*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447c0000; valaddr_reg:x3; val_offset:65250*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65250*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447e0000; valaddr_reg:x3; val_offset:65253*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65253*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447f0000; valaddr_reg:x3; val_offset:65256*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65256*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447f8000; valaddr_reg:x3; val_offset:65259*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65259*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447fc000; valaddr_reg:x3; val_offset:65262*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65262*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447fe000; valaddr_reg:x3; val_offset:65265*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65265*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447ff000; valaddr_reg:x3; val_offset:65268*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65268*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447ff800; valaddr_reg:x3; val_offset:65271*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65271*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447ffc00; valaddr_reg:x3; val_offset:65274*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65274*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5aca86 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4ae25b and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edaca86; op2val:0x4ae25b;
op3val:0x447ffe00; valaddr_reg:x3; val_offset:65277*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65277*0 + 3*169*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2128210124,32,FLEN)
NAN_BOXED(2152411117,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981120,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981121,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981123,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981127,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981135,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981151,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981183,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981247,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981375,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981631,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222982143,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222983167,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222985215,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222989311,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222997503,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223013887,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223046655,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223112191,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223243263,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223505407,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2224029695,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2225078271,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2227175423,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2227175424,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2229272576,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2230321152,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2230845440,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231107584,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231238656,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231304192,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231336960,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231353344,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231361536,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231365632,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231367680,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231368704,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369216,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369472,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369600,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369664,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369696,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369712,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369720,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369724,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369726,32,FLEN)
NAN_BOXED(2128211090,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369727,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850688,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850689,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850691,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850695,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850703,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850719,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850751,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850815,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140850943,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140851199,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140851711,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140852735,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140854783,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140858879,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140867071,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140883455,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140916223,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1140981759,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1141112831,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1141374975,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1141899263,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1142947839,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1145044991,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1145044992,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1147142144,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1148190720,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1148715008,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1148977152,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149108224,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149173760,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149206528,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149222912,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149231104,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149235200,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149237248,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149238272,32,FLEN)
NAN_BOXED(2128267910,32,FLEN)
NAN_BOXED(4907611,32,FLEN)
NAN_BOXED(1149238784,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
