Fitter report for system
Tue Mar 07 13:04:52 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Mar 07 13:04:52 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; system                                          ;
; Top-level Entity Name           ; system_soc                                      ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 168 / 15,880 ( 1 % )                            ;
; Total registers                 ; 588                                             ;
; Total pins                      ; 154 / 314 ( 49 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 512 / 2,764,800 ( < 1 % )                       ;
; Total RAM Blocks                ; 1 / 270 ( < 1 % )                               ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 5 ( 20 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processor 3            ;   2.2%      ;
;     Processor 4            ;   2.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                      ;
+---------------------------------------+--------------------------------------+
; Pin Name                              ; Reason                               ;
+---------------------------------------+--------------------------------------+
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_can0_inst_TX      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_CLK    ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D0     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D1     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D2     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D3     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D4     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D5     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D6     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_trace_inst_D7     ; Incomplete set of assignments        ;
; led_count_ip_0_LED_pin[0]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[1]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[2]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[3]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[4]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[5]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[6]             ; Missing drive strength and slew rate ;
; led_count_ip_0_LED_pin[7]             ; Missing drive strength and slew rate ;
; memory_mem_a[0]                       ; Missing slew rate                    ;
; memory_mem_a[1]                       ; Missing slew rate                    ;
; memory_mem_a[2]                       ; Missing slew rate                    ;
; memory_mem_a[3]                       ; Missing slew rate                    ;
; memory_mem_a[4]                       ; Missing slew rate                    ;
; memory_mem_a[5]                       ; Missing slew rate                    ;
; memory_mem_a[6]                       ; Missing slew rate                    ;
; memory_mem_a[7]                       ; Missing slew rate                    ;
; memory_mem_a[8]                       ; Missing slew rate                    ;
; memory_mem_a[9]                       ; Missing slew rate                    ;
; memory_mem_a[10]                      ; Missing slew rate                    ;
; memory_mem_a[11]                      ; Missing slew rate                    ;
; memory_mem_a[12]                      ; Missing slew rate                    ;
; memory_mem_a[13]                      ; Missing slew rate                    ;
; memory_mem_a[14]                      ; Missing slew rate                    ;
; memory_mem_ba[0]                      ; Missing slew rate                    ;
; memory_mem_ba[1]                      ; Missing slew rate                    ;
; memory_mem_ba[2]                      ; Missing slew rate                    ;
; memory_mem_cke                        ; Missing slew rate                    ;
; memory_mem_cs_n                       ; Missing slew rate                    ;
; memory_mem_ras_n                      ; Missing slew rate                    ;
; memory_mem_cas_n                      ; Missing slew rate                    ;
; memory_mem_we_n                       ; Missing slew rate                    ;
; memory_mem_reset_n                    ; Missing slew rate                    ;
; memory_mem_odt                        ; Missing slew rate                    ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_qspi_inst_IO0     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_qspi_inst_IO1     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_qspi_inst_IO2     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_qspi_inst_IO3     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_i2c0_inst_SDA     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_i2c0_inst_SCL     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO09  ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO35  ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO41  ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO42  ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO43  ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO44  ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_can0_inst_RX      ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Incomplete set of assignments        ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Incomplete set of assignments        ;
; memory_mem_a[0]                       ; Missing location assignment          ;
; memory_mem_a[1]                       ; Missing location assignment          ;
; memory_mem_a[2]                       ; Missing location assignment          ;
; memory_mem_a[3]                       ; Missing location assignment          ;
; memory_mem_a[4]                       ; Missing location assignment          ;
; memory_mem_a[5]                       ; Missing location assignment          ;
; memory_mem_a[6]                       ; Missing location assignment          ;
; memory_mem_a[7]                       ; Missing location assignment          ;
; memory_mem_a[8]                       ; Missing location assignment          ;
; memory_mem_a[9]                       ; Missing location assignment          ;
; memory_mem_a[10]                      ; Missing location assignment          ;
; memory_mem_a[11]                      ; Missing location assignment          ;
; memory_mem_a[12]                      ; Missing location assignment          ;
; memory_mem_a[13]                      ; Missing location assignment          ;
; memory_mem_a[14]                      ; Missing location assignment          ;
; memory_mem_ba[0]                      ; Missing location assignment          ;
; memory_mem_ba[1]                      ; Missing location assignment          ;
; memory_mem_ba[2]                      ; Missing location assignment          ;
; memory_mem_ck                         ; Missing location assignment          ;
; memory_mem_ck_n                       ; Missing location assignment          ;
; memory_mem_cke                        ; Missing location assignment          ;
; memory_mem_cs_n                       ; Missing location assignment          ;
; memory_mem_ras_n                      ; Missing location assignment          ;
; memory_mem_cas_n                      ; Missing location assignment          ;
; memory_mem_we_n                       ; Missing location assignment          ;
; memory_mem_reset_n                    ; Missing location assignment          ;
; memory_mem_odt                        ; Missing location assignment          ;
; memory_mem_dm[0]                      ; Missing location assignment          ;
; memory_mem_dm[1]                      ; Missing location assignment          ;
; memory_mem_dm[2]                      ; Missing location assignment          ;
; memory_mem_dm[3]                      ; Missing location assignment          ;
; memory_mem_dm[4]                      ; Missing location assignment          ;
; memory_mem_dq[0]                      ; Missing location assignment          ;
; memory_mem_dq[1]                      ; Missing location assignment          ;
; memory_mem_dq[2]                      ; Missing location assignment          ;
; memory_mem_dq[3]                      ; Missing location assignment          ;
; memory_mem_dq[4]                      ; Missing location assignment          ;
; memory_mem_dq[5]                      ; Missing location assignment          ;
; memory_mem_dq[6]                      ; Missing location assignment          ;
; memory_mem_dq[7]                      ; Missing location assignment          ;
; memory_mem_dq[8]                      ; Missing location assignment          ;
; memory_mem_dq[9]                      ; Missing location assignment          ;
; memory_mem_dq[10]                     ; Missing location assignment          ;
; memory_mem_dq[11]                     ; Missing location assignment          ;
; memory_mem_dq[12]                     ; Missing location assignment          ;
; memory_mem_dq[13]                     ; Missing location assignment          ;
; memory_mem_dq[14]                     ; Missing location assignment          ;
; memory_mem_dq[15]                     ; Missing location assignment          ;
; memory_mem_dq[16]                     ; Missing location assignment          ;
; memory_mem_dq[17]                     ; Missing location assignment          ;
; memory_mem_dq[18]                     ; Missing location assignment          ;
; memory_mem_dq[19]                     ; Missing location assignment          ;
; memory_mem_dq[20]                     ; Missing location assignment          ;
; memory_mem_dq[21]                     ; Missing location assignment          ;
; memory_mem_dq[22]                     ; Missing location assignment          ;
; memory_mem_dq[23]                     ; Missing location assignment          ;
; memory_mem_dq[24]                     ; Missing location assignment          ;
; memory_mem_dq[25]                     ; Missing location assignment          ;
; memory_mem_dq[26]                     ; Missing location assignment          ;
; memory_mem_dq[27]                     ; Missing location assignment          ;
; memory_mem_dq[28]                     ; Missing location assignment          ;
; memory_mem_dq[29]                     ; Missing location assignment          ;
; memory_mem_dq[30]                     ; Missing location assignment          ;
; memory_mem_dq[31]                     ; Missing location assignment          ;
; memory_mem_dq[32]                     ; Missing location assignment          ;
; memory_mem_dq[33]                     ; Missing location assignment          ;
; memory_mem_dq[34]                     ; Missing location assignment          ;
; memory_mem_dq[35]                     ; Missing location assignment          ;
; memory_mem_dq[36]                     ; Missing location assignment          ;
; memory_mem_dq[37]                     ; Missing location assignment          ;
; memory_mem_dq[38]                     ; Missing location assignment          ;
; memory_mem_dq[39]                     ; Missing location assignment          ;
; memory_mem_dqs[0]                     ; Missing location assignment          ;
; memory_mem_dqs[1]                     ; Missing location assignment          ;
; memory_mem_dqs[2]                     ; Missing location assignment          ;
; memory_mem_dqs[3]                     ; Missing location assignment          ;
; memory_mem_dqs[4]                     ; Missing location assignment          ;
; memory_mem_dqs_n[0]                   ; Missing location assignment          ;
; memory_mem_dqs_n[1]                   ; Missing location assignment          ;
; memory_mem_dqs_n[2]                   ; Missing location assignment          ;
; memory_mem_dqs_n[3]                   ; Missing location assignment          ;
; memory_mem_dqs_n[4]                   ; Missing location assignment          ;
; memory_oct_rzqin                      ; Missing location assignment          ;
+---------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                              ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                  ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                             ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[32]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[33]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[34]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[35]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[36]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[37]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[38]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[39]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_frequency[3]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_frequency[3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_axi_enable                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_axi_enable~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_ar_transfer                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_ar_transfer~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[8]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[8]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[12]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[12]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[1]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[7]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[7]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[1]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[0]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[0]~DUPLICATE                                                     ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[1]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[1]~DUPLICATE                                                     ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[2]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[2]~DUPLICATE                                                     ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[1]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[1]~DUPLICATE                                                    ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[0]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[0]~DUPLICATE                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[2]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[2]~DUPLICATE                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[3]~DUPLICATE                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]~DUPLICATE                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|w_d1                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|w_d1~DUPLICATE                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[3]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[3]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[9]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[9]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[7]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[7]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[10]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[10]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[15]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[15]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[20]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[20]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[21]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[21]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[22]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[22]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter_count[4]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter_count[4]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter_count[7]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter_count[7]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1735 ) ; 0.00 % ( 0 / 1735 )        ; 0.00 % ( 0 / 1735 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1735 ) ; 0.00 % ( 0 / 1735 )        ; 0.00 % ( 0 / 1735 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                 ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                    ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                             ;
; system_soc_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                              ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 724 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; system_soc_hps_0_hps_io_border:border ; 0.00 % ( 0 / 995 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/d57w762/Desktop/lab4/quartus_prj/system.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 168 / 15,880       ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 168                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 197 / 15,880       ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 94                 ;       ;
;         [b] ALMs used for LUT logic                         ; 52                 ;       ;
;         [c] ALMs used for registers                         ; 51                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 30 / 15,880        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 15,880         ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                  ;       ;
;         [c] Due to LAB input limits                         ; 1                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 26 / 1,588         ; 2 %   ;
;     -- Logic LABs                                           ; 26                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 262                ;       ;
;     -- 7 input functions                                    ; 0                  ;       ;
;     -- 6 input functions                                    ; 43                 ;       ;
;     -- 5 input functions                                    ; 29                 ;       ;
;     -- 4 input functions                                    ; 23                 ;       ;
;     -- <=3 input functions                                  ; 167                ;       ;
; Combinational ALUT usage for route-throughs                 ; 69                 ;       ;
; Dedicated logic registers                                   ; 318                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 288 / 31,760       ; < 1 % ;
;         -- Secondary logic registers                        ; 30 / 31,760        ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 291                ;       ;
;         -- Routing optimization registers                   ; 27                 ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 154 / 314          ; 49 %  ;
;     -- Clock pins                                           ; 0 / 6              ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21             ; 0 %   ;
; I/O registers                                               ; 270                ;       ;
;                                                             ;                    ;       ;
; Hard processor system peripheral utilization                ;                    ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )    ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )    ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )      ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )    ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )    ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )    ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )    ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )    ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )      ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )    ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- CAN                                                  ; 1 / 2 ( 50 % )     ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )     ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )     ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )    ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )    ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )     ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )      ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )     ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )     ;       ;
;                                                             ;                    ;       ;
; Global signals                                              ; 3                  ;       ;
; M10K blocks                                                 ; 1 / 270            ; < 1 % ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 512 / 2,764,800    ; < 1 % ;
; Total block memory implementation bits                      ; 10,240 / 2,764,800 ; < 1 % ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 0 / 84             ; 0 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 1 / 5              ; 20 %  ;
; Global clocks                                               ; 3 / 16             ; 19 %  ;
; Quadrant clocks                                             ; 0 / 72             ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 12             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76             ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76             ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3              ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2              ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 0.3% / 0.3% / 0.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 4.7% / 4.3% / 6.3% ;       ;
; Maximum fan-out                                             ; 1056               ;       ;
; Highest non-global fan-out                                  ; 255                ;       ;
; Total fan-out                                               ; 4738               ;       ;
; Average fan-out                                             ; 2.63               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; system_soc_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 172 / 15880 ( 1 % )   ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 172                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 197 / 15880 ( 1 % )   ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 94                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 52                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 51                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 26 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 1                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 26 / 1588 ( 2 % )     ; 0 / 1588 ( 0 % )                      ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 26                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 262                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 43                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 29                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 23                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 167                   ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 69                    ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 288 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 30 / 31760 ( < 1 % )  ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 291                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 27                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
;                                                             ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 70                    ; 84                                    ; 0                              ;
; I/O registers                                               ; 50                    ; 220                                   ; 0                              ;
; Total block memory bits                                     ; 512                   ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 10240                 ; 0                                     ; 0                              ;
; M10K block                                                  ; 1 / 270 ( < 1 % )     ; 0 / 270 ( 0 % )                       ; 0 / 270 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                       ; 3 / 110 ( 2 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                        ; 0 / 3 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 992 ( 0 % )       ; 220 / 992 ( 22 % )                    ; 0 / 992 ( 0 % )                ;
; Double data rate I/O input circuitry                        ; 0 / 304 ( 0 % )       ; 40 / 304 ( 13 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 304 ( 0 % )       ; 76 / 304 ( 25 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 320 ( 0 % )       ; 50 / 320 ( 15 % )                     ; 0 / 320 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 7 ( 0 % )         ; 2 / 7 ( 28 % )                        ; 0 / 7 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 5 / 16 ( 31 % )                       ; 0 / 16 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 5 / 16 ( 31 % )                       ; 0 / 16 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 976 ( 0 % )       ; 155 / 976 ( 15 % )                    ; 0 / 976 ( 0 % )                ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 50 / 256 ( 19 % )                     ; 0 / 256 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 5 / 16 ( 31 % )                       ; 0 / 16 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 304 ( 0 % )       ; 6 / 304 ( 1 % )                       ; 0 / 304 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 31 / 112 ( 27 % )                     ; 0 / 112 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 304 ( 0 % )       ; 40 / 304 ( 13 % )                     ; 0 / 304 ( 0 % )                ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 5 / 16 ( 31 % )                       ; 0 / 16 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS CAN peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS peripheral TPIU TRACE                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 304 ( 0 % )       ; 40 / 304 ( 13 % )                     ; 0 / 304 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                        ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 5 / 16 ( 31 % )                       ; 0 / 16 ( 0 % )                 ;
;                                                             ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 457                   ; 89                                    ; 62                             ;
;     -- Registered Input Connections                         ; 338                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 75                    ; 125                                   ; 408                            ;
;     -- Registered Output Connections                        ; 58                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 2417                  ; 6297                                  ; 507                            ;
;     -- Registered Connections                               ; 1350                  ; 125                                   ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                                       ;                                ;
;     -- Top                                                  ; 0                     ; 62                                    ; 470                            ;
;     -- system_soc_hps_0_hps_io_border:border                ; 62                    ; 152                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 470                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 13                    ; 13                                    ; 62                             ;
;     -- Output Ports                                         ; 65                    ; 57                                    ; 72                             ;
;     -- Bidir Ports                                          ; 76                    ; 76                                    ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; hps_0_hps_io_hps_io_can0_inst_RX      ; A17   ; 7A       ; 55           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; A14   ; 7B       ; 49           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; A11   ; 7B       ; 47           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; C15   ; 7B       ; 46           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; A9    ; 7B       ; 46           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; J12   ; 7B       ; 47           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; J13   ; 7B       ; 47           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; B18   ; 7A       ; 57           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; B19   ; 7A       ; 52           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; G4    ; 7D       ; 32           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; E5    ; 7D       ; 29           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; D5    ; 7D       ; 29           ; 61           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin                      ; D25   ; 6A       ; 68           ; 60           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                  ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; hps_0_hps_io_hps_io_can0_inst_TX      ; H17   ; 7A       ; 55           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; A13   ; 7B       ; 49           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; A16   ; 7B       ; 51           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; J14   ; 7B       ; 51           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; A15   ; 7B       ; 51           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; D17   ; 7B       ; 49           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; J15   ; 7B       ; 51           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; A12   ; 7B       ; 47           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; C14   ; 7B       ; 43           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; A6    ; 7B       ; 44           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; B8    ; 7C       ; 37           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; A18   ; 7A       ; 57           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; C17   ; 7A       ; 57           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; J17   ; 7A       ; 55           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_CLK    ; C21   ; 7A       ; 60           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D0     ; A22   ; 7A       ; 60           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D1     ; B21   ; 7A       ; 60           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D2     ; A21   ; 7A       ; 60           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D3     ; K18   ; 7A       ; 58           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D4     ; A20   ; 7A       ; 58           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D5     ; J18   ; 7A       ; 58           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D6     ; A19   ; 7A       ; 58           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_trace_inst_D7     ; C18   ; 7A       ; 57           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; C16   ; 7A       ; 52           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; C5    ; 7D       ; 32           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[0]             ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[1]             ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[2]             ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[3]             ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[4]             ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[5]             ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[6]             ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_count_ip_0_LED_pin[7]             ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]                       ; C28   ; 6A       ; 68           ; 51           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]                      ; A24   ; 6A       ; 68           ; 58           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]                      ; B24   ; 6A       ; 68           ; 58           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]                      ; D24   ; 6A       ; 68           ; 59           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[13]                      ; C24   ; 6A       ; 68           ; 59           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[14]                      ; G23   ; 6A       ; 68           ; 60           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]                       ; B28   ; 6A       ; 68           ; 51           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]                       ; E26   ; 6A       ; 68           ; 52           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]                       ; D26   ; 6A       ; 68           ; 52           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]                       ; J21   ; 6A       ; 68           ; 52           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]                       ; J20   ; 6A       ; 68           ; 52           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]                       ; C26   ; 6A       ; 68           ; 53           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]                       ; B26   ; 6A       ; 68           ; 53           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]                       ; F26   ; 6A       ; 68           ; 58           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]                       ; F25   ; 6A       ; 68           ; 58           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]                      ; A27   ; 6A       ; 68           ; 54           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]                      ; H25   ; 6A       ; 68           ; 54           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]                      ; G25   ; 6A       ; 68           ; 54           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n                      ; A26   ; 6A       ; 68           ; 57           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck                         ; N21   ; 6A       ; 68           ; 53           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n                       ; N20   ; 6A       ; 68           ; 53           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke                        ; L28   ; 6A       ; 68           ; 37           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n                       ; L21   ; 6A       ; 68           ; 59           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[0]                      ; G28   ; 6A       ; 68           ; 43           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[1]                      ; P28   ; 6A       ; 68           ; 36           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[2]                      ; W28   ; 6B       ; 68           ; 29           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[3]                      ; AB28  ; 6B       ; 68           ; 22           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[4]                      ; AE28  ; 6B       ; 68           ; 14           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt                        ; D28   ; 6A       ; 68           ; 45           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n                      ; A25   ; 6A       ; 68           ; 57           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n                    ; V28   ; 6B       ; 68           ; 31           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n                       ; E25   ; 6A       ; 68           ; 60           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                  ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_0_hps_io_hps_io_emac1_inst_MDIO  ; E16   ; 7B       ; 49           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO09 ; C6    ; 7D       ; 32           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO35 ; B14   ; 7B       ; 43           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO41 ; A4    ; 7C       ; 39           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO42 ; H12   ; 7C       ; 39           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO43 ; B4    ; 7C       ; 39           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO44 ; B12   ; 7C       ; 37           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_i2c0_inst_SCL    ; B16   ; 7A       ; 52           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; hps_0_hps_io_hps_io_i2c0_inst_SDA    ; C19   ; 7A       ; 55           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; hps_0_hps_io_hps_io_qspi_inst_IO0    ; A8    ; 7B       ; 46           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_qspi_inst_IO1    ; H16   ; 7B       ; 44           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_qspi_inst_IO2    ; A7    ; 7B       ; 44           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_qspi_inst_IO3    ; J16   ; 7B       ; 44           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_sdio_inst_CMD    ; D14   ; 7C       ; 40           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D0     ; C13   ; 7C       ; 40           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D1     ; B6    ; 7C       ; 40           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D2     ; B11   ; 7C       ; 37           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D3     ; B9    ; 7C       ; 37           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D0     ; C10   ; 7D       ; 34           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D1     ; F5    ; 7D       ; 34           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D2     ; C9    ; 7D       ; 34           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D3     ; C4    ; 7D       ; 33           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D4     ; C8    ; 7D       ; 33           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D5     ; D4    ; 7D       ; 33           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D6     ; C7    ; 7D       ; 33           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D7     ; F4    ; 7D       ; 32           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]                     ; J25   ; 6A       ; 68           ; 46           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]                    ; J27   ; 6A       ; 68           ; 39           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]                    ; J28   ; 6A       ; 68           ; 38           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]                    ; M27   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]                    ; M26   ; 6A       ; 68           ; 37           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]                    ; M28   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]                    ; N28   ; 6A       ; 68           ; 36           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]                    ; N24   ; 6B       ; 68           ; 32           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]                    ; N25   ; 6B       ; 68           ; 32           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]                    ; T28   ; 6B       ; 68           ; 32           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]                    ; U28   ; 6B       ; 68           ; 31           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]                     ; J24   ; 6A       ; 68           ; 46           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]                    ; N26   ; 6B       ; 68           ; 30           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]                    ; N27   ; 6B       ; 68           ; 30           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]                    ; R27   ; 6B       ; 68           ; 30           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]                    ; V27   ; 6B       ; 68           ; 29           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]                    ; R26   ; 6B       ; 68           ; 25           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]                    ; R25   ; 6B       ; 68           ; 25           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]                    ; AA28  ; 6B       ; 68           ; 25           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]                    ; W26   ; 6B       ; 68           ; 24           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]                    ; R24   ; 6B       ; 68           ; 23           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]                    ; T24   ; 6B       ; 68           ; 23           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]                     ; E28   ; 6A       ; 68           ; 46           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]                    ; Y27   ; 6B       ; 68           ; 23           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]                    ; AA27  ; 6B       ; 68           ; 22           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[32]                    ; T26   ; 6B       ; 68           ; 17           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[33]                    ; U25   ; 6B       ; 68           ; 17           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[34]                    ; AC28  ; 6B       ; 68           ; 17           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[35]                    ; V25   ; 6B       ; 68           ; 16           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[36]                    ; V19   ; 6B       ; 68           ; 15           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[37]                    ; V20   ; 6B       ; 68           ; 15           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[38]                    ; AE27  ; 6B       ; 68           ; 15           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[39]                    ; AD28  ; 6B       ; 68           ; 14           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]                     ; D27   ; 6A       ; 68           ; 45           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]                     ; J26   ; 6A       ; 68           ; 44           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]                     ; K26   ; 6A       ; 68           ; 44           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]                     ; G27   ; 6A       ; 68           ; 44           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]                     ; F28   ; 6A       ; 68           ; 43           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]                     ; K25   ; 6A       ; 68           ; 39           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]                     ; L25   ; 6A       ; 68           ; 39           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]                    ; R17   ; 6A       ; 68           ; 45           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]                    ; R19   ; 6A       ; 68           ; 38           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]                    ; T19   ; 6B       ; 68           ; 31           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]                    ; U19   ; 6B       ; 68           ; 24           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[4]                    ; V18   ; 6B       ; 68           ; 16           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0]                  ; R16   ; 6A       ; 68           ; 45           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1]                  ; R18   ; 6A       ; 68           ; 38           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2]                  ; T18   ; 6B       ; 68           ; 31           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3]                  ; T20   ; 6B       ; 68           ; 24           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[4]                  ; V17   ; 6B       ; 68           ; 16           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+--------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 8 / 16 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 34 / 44 ( 77 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 19 / 19 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 10 / 12 ( 83 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                           ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                        ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; hps_0_hps_io_hps_io_gpio_inst_GPIO41  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_SS0     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ; 345        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO2     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 343        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO0     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 341        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 337        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 335        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_MDC    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 333        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 331        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 329        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 321        ; 7A             ; hps_0_hps_io_hps_io_can0_inst_RX      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 317        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_CLK    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 315        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D6     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 313        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D4     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 311        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D2     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 309        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D0     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; memory_mem_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 281        ; 6A             ; memory_mem_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 279        ; 6A             ; memory_mem_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 275        ; 6A             ; memory_mem_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                                 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; led_count_ip_0_LED_pin[7]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; led_count_ip_0_LED_pin[1]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; memory_mem_dq[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 211        ; 6B             ; memory_mem_dq[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; memory_mem_dm[3]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; memory_mem_dq[34]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD1      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; memory_mem_dq[39]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; led_count_ip_0_LED_pin[5]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; memory_mem_dq[38]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE28     ; 183        ; 6B             ; memory_mem_dm[4]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AF1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; led_count_ip_0_LED_pin[4]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; hps_0_hps_io_hps_io_gpio_inst_GPIO43  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 363        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 360        ; 7C             ; hps_0_hps_io_hps_io_gpio_inst_GPIO44  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; hps_0_hps_io_hps_io_gpio_inst_GPIO35  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; hps_0_hps_io_hps_io_i2c0_inst_SCL     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_MISO   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ; 325        ; 7A             ; hps_0_hps_io_hps_io_uart0_inst_RX     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D1     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; memory_mem_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; memory_mem_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; memory_mem_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 375        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_STP     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 373        ; 7D             ; hps_0_hps_io_hps_io_gpio_inst_GPIO09  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 371        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D6      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 369        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D4      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 367        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 365        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 348        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 340        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 326        ; 7A             ; hps_0_hps_io_hps_io_uart0_inst_TX     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 318        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 316        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D7     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 323        ; 7A             ; hps_0_hps_io_hps_io_i2c0_inst_SDA     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_CLK    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; memory_mem_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; memory_mem_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; memory_mem_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D5      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 377        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_NXT     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                                ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_CMD     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS                   ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; memory_mem_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 293        ; 6A             ; memory_oct_rzqin                      ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 269        ; 6A             ; memory_mem_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 257        ; 6A             ; memory_mem_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 255        ; 6A             ; memory_mem_odt                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_DIR     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 432        ; 9A             ; ^nCE                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; memory_mem_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 267        ; 6A             ; memory_mem_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; memory_mem_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D7      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 366        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 437        ; 9A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                         ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; memory_mem_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 282        ; 6A             ; memory_mem_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; memory_mem_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_CLK     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; memory_mem_a[14]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; memory_mem_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; memory_mem_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 247        ; 6A             ; memory_mem_dm[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; hps_0_hps_io_hps_io_gpio_inst_GPIO42  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO1     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H17      ; 322        ; 7A             ; hps_0_hps_io_hps_io_can0_inst_TX      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                            ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; memory_mem_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; VREFB6AN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 336        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 330        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 328        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 346        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO3     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J17      ; 320        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_SS0    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J18      ; 314        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D5     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; memory_mem_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 266        ; 6A             ; memory_mem_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 258        ; 6A             ; memory_mem_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 260        ; 6A             ; memory_mem_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 252        ; 6A             ; memory_mem_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 243        ; 6A             ; memory_mem_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 241        ; 6A             ; memory_mem_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; hps_0_hps_io_hps_io_trace_inst_D3     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; memory_mem_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 250        ; 6A             ; memory_mem_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; memory_mem_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; memory_mem_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; memory_mem_cke                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; memory_mem_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 236        ; 6A             ; memory_mem_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 235        ; 6A             ; memory_mem_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; memory_mem_ck_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 270        ; 6A             ; memory_mem_ck                         ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 228        ; 6B             ; memory_mem_dq[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 226        ; 6B             ; memory_mem_dq[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 220        ; 6B             ; memory_mem_dq[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 218        ; 6B             ; memory_mem_dq[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 233        ; 6A             ; memory_mem_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; memory_mem_dm[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; memory_mem_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 254        ; 6A             ; memory_mem_dqs[0]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 240        ; 6A             ; memory_mem_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 238        ; 6A             ; memory_mem_dqs[1]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; memory_mem_dq[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 210        ; 6B             ; memory_mem_dq[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 212        ; 6B             ; memory_mem_dq[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 219        ; 6B             ; memory_mem_dq[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; memory_mem_dqs_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 222        ; 6B             ; memory_mem_dqs[2]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 208        ; 6B             ; memory_mem_dqs_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; memory_mem_dq[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; memory_mem_dq[32]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ; 205        ; 6B             ; VREFB6BN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; memory_mem_dq[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; memory_mem_dqs[3]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; memory_mem_dq[33]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U26      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; memory_mem_dq[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; led_count_ip_0_LED_pin[3]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; led_count_ip_0_LED_pin[2]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; memory_mem_dqs_n[4]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V18      ; 190        ; 6B             ; memory_mem_dqs[4]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V19      ; 188        ; 6B             ; memory_mem_dq[36]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V20      ; 186        ; 6B             ; memory_mem_dq[37]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V21      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; memory_mem_dq[35]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V26      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; memory_mem_dq[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 223        ; 6B             ; memory_mem_reset_n                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; led_count_ip_0_LED_pin[0]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; memory_mem_dq[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; memory_mem_dm[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                                  ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; led_count_ip_0_LED_pin[6]             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; memory_mem_dq[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                           ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X68_Y61_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
;                                                                                              ;                                                                                                  ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                  ;
;     -- PLL Type                                                                              ; Integer PLL                                                                                      ;
;     -- PLL Location                                                                          ; FRACTIONALPLL_X0_Y14_N0                                                                          ;
;     -- PLL Feedback clock type                                                               ; none                                                                                             ;
;     -- PLL Bandwidth                                                                         ; Auto                                                                                             ;
;         -- PLL Bandwidth Range                                                               ; 2000000 to 1500000 Hz                                                                            ;
;     -- Reference Clock Frequency                                                             ; 100.0 MHz                                                                                        ;
;     -- Reference Clock Sourced by                                                            ; Dedicated Pin                                                                                    ;
;     -- PLL VCO Frequency                                                                     ; 300.0 MHz                                                                                        ;
;     -- PLL Operation Mode                                                                    ; Direct                                                                                           ;
;     -- PLL Freq Min Lock                                                                     ; 100.000000 MHz                                                                                   ;
;     -- PLL Freq Max Lock                                                                     ; 266.666666 MHz                                                                                   ;
;     -- PLL Enable                                                                            ; On                                                                                               ;
;     -- PLL Fractional Division                                                               ; N/A                                                                                              ;
;     -- M Counter                                                                             ; 6                                                                                                ;
;     -- N Counter                                                                             ; 2                                                                                                ;
;     -- PLL Refclk Select                                                                     ;                                                                                                  ;
;             -- PLL Refclk Select Location                                                    ; PLLREFCLKSELECT_X0_Y20_N0                                                                        ;
;             -- PLL Reference Clock Input 0 source                                            ; core_ref_clk                                                                                     ;
;             -- PLL Reference Clock Input 1 source                                            ; ref_clk1                                                                                         ;
;             -- ADJPLLIN source                                                               ; N/A                                                                                              ;
;             -- CORECLKIN source                                                              ; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                            ; N/A                                                                                              ;
;             -- PLLIQCLKIN source                                                             ; N/A                                                                                              ;
;             -- RXIQCLKIN source                                                              ; N/A                                                                                              ;
;             -- CLKIN(0) source                                                               ; N/A                                                                                              ;
;             -- CLKIN(1) source                                                               ; N/A                                                                                              ;
;             -- CLKIN(2) source                                                               ; N/A                                                                                              ;
;             -- CLKIN(3) source                                                               ; N/A                                                                                              ;
;     -- PLL Output Counter                                                                    ;                                                                                                  ;
;         -- system_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                  ;
;             -- Output Clock Frequency                                                        ; 50.0 MHz                                                                                         ;
;             -- Output Clock Location                                                         ; PLLOUTPUTCOUNTER_X0_Y18_N1                                                                       ;
;             -- C Counter Odd Divider Even Duty Enable                                        ; Off                                                                                              ;
;             -- Duty Cycle                                                                    ; 50.0000                                                                                          ;
;             -- Phase Shift                                                                   ; 0.000000 degrees                                                                                 ;
;             -- C Counter                                                                     ; 6                                                                                                ;
;             -- C Counter PH Mux PRST                                                         ; 0                                                                                                ;
;             -- C Counter PRST                                                                ; 1                                                                                                ;
;                                                                                              ;                                                                                                  ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |system_soc                                                                                                   ; 168.0 (0.5)          ; 196.0 (0.5)                      ; 28.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 262 (1)             ; 318 (0)                   ; 270 (270)     ; 512               ; 1     ; 0          ; 154  ; 0            ; |system_soc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_soc                                        ; system_soc   ;
;    |altera_reset_controller:rst_controller|                                                                   ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                           ; system_soc   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; system_soc   ;
;    |led_count_ip:led_count_ip_0|                                                                              ; 166.7 (0.2)          ; 194.7 (0.2)                      ; 28.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 260 (1)             ; 315 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; led_count_ip                                      ; system_soc   ;
;       |led_count_ip_axi4:u_led_count_ip_axi4_inst|                                                            ; 139.8 (0.0)          ; 167.3 (0.0)                      ; 27.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 213 (0)             ; 275 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; led_count_ip_axi4                                 ; system_soc   ;
;          |led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|                                         ; 11.9 (11.9)          ; 11.9 (11.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst                                                                                                                                                                                                                                                                                                                                                             ; led_count_ip_addr_decoder                         ; system_soc   ;
;          |led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|                                           ; 127.9 (60.5)         ; 155.4 (72.4)                     ; 28.0 (11.9)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 189 (101)           ; 259 (117)                 ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst                                                                                                                                                                                                                                                                                                                                                               ; led_count_ip_axi4_module                          ; system_soc   ;
;             |led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|                                        ; 50.4 (21.3)          ; 63.1 (33.4)                      ; 13.1 (12.6)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 60 (7)              ; 122 (67)                  ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst                                                                                                                                                                                                                                                                                                      ; led_count_ip_rdfifo_data                          ; system_soc   ;
;                |led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|                     ; 29.2 (29.2)          ; 29.7 (29.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 55 (55)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst                                                                                                                                                                                                                             ; led_count_ip_rdfifo_data_classic                  ; system_soc   ;
;                   |led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b                                                                                                                                   ; led_count_ip_rdfifo_data_classic_ram_16x32b       ; system_soc   ;
;                      |led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b                                                     ; led_count_ip_SimpleDualPortRAM_16x32b             ; system_soc   ;
;                         |altsyncram:ram_rtl_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0                                ; altsyncram                                        ; work         ;
;                            |altsyncram_veu1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated ; altsyncram_veu1                                   ; work         ;
;             |led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|                                        ; 16.9 (0.5)           ; 19.9 (1.0)                       ; 3.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 20 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst                                                                                                                                                                                                                                                                                                      ; led_count_ip_rdfifo_last                          ; system_soc   ;
;                |led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|                     ; 16.4 (0.5)           ; 18.9 (0.5)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (1)              ; 18 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst                                                                                                                                                                                                                             ; led_count_ip_rdfifo_last_classic                  ; system_soc   ;
;                   |led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|   ; 15.9 (0.0)           ; 18.4 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b                                                                                                                                     ; led_count_ip_rdfifo_last_classic_ram_16x1b        ; system_soc   ;
;                      |led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|            ; 15.9 (15.9)          ; 18.4 (18.4)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b                                                         ; led_count_ip_SimpleDualPortRAM_16x1b              ; system_soc   ;
;       |led_count_ip_dut:u_led_count_ip_dut_inst|                                                              ; 26.7 (0.0)           ; 27.3 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; led_count_ip_dut                                  ; system_soc   ;
;          |led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|                                        ; 26.7 (26.7)          ; 27.3 (27.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter                                                                                                                                                                                                                                                                                                                                                              ; led_count_ip_src_led_counter                      ; system_soc   ;
;    |system_soc_hps_0:hps_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_soc_hps_0                                  ; system_soc   ;
;       |system_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_soc_hps_0_fpga_interfaces                  ; system_soc   ;
;       |system_soc_hps_0_hps_io:hps_io|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_soc_hps_0_hps_io                           ; system_soc   ;
;          |system_soc_hps_0_hps_io_border:border|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                   ; system_soc_hps_0_hps_io_border                    ; system_soc   ;
;             |hps_sdram:hps_sdram_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram                                         ; system_soc   ;
;                |altera_mem_if_dll_cyclonev:dll|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_dll_cyclonev                        ; system_soc   ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev ; system_soc   ;
;                |altera_mem_if_oct_cyclonev:oct|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_oct_cyclonev                        ; system_soc   ;
;                |hps_sdram_p0:p0|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0                                      ; system_soc   ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_acv_hard_memphy                      ; system_soc   ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                              ; hps_sdram_p0_acv_hard_io_pads                     ; system_soc   ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                           ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; system_soc   ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                      ; altddio_out                                       ; work         ;
;                               |ddio_out_uqe:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                          ; ddio_out_uqe                                      ; work         ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                             ; hps_sdram_p0_clock_pair_generator                 ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                    ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                       ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                        ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                    ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                |hps_sdram_pll:pll|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                        ; hps_sdram_pll                                     ; system_soc   ;
;    |system_soc_pll_0:pll_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_soc_pll_0                                  ; system_soc   ;
;       |altera_pll:altera_pll_i|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_pll                                        ; work         ;
+---------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                       ;
+---------------------------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                                  ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_can0_inst_TX      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D0     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D1     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D2     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D3     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D4     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D5     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D6     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_trace_inst_D7     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_count_ip_0_LED_pin[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]                       ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]                       ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]                      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]                      ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]                      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]                      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]                      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]                      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck                         ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n                       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke                        ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n                      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n                    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt                        ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[4]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO0     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO1     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO2     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO3     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_i2c0_inst_SDA     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_i2c0_inst_SCL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO09  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO35  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO41  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO42  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO43  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO44  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]                     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]                     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[32]                     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[33]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[34]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[35]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[36]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[37]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[38]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[39]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[4]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[4]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_0_hps_io_hps_io_can0_inst_RX      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin                      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; hps_0_hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO42                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO43                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO44                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[32]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[33]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[34]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[35]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[36]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[37]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[38]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[39]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[4]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[4]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_can0_inst_RX                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_0_hps_io_hps_io_spim0_inst_MISO                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Location                              ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X27_Y29_N2                         ; 255     ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_frequency[1]~1                                                                                                                                                                                              ; LABCELL_X27_Y28_N54                   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[14]~1                                                                                                                                                                                                              ; LABCELL_X30_Y29_N54                   ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[9]~0                                                                                                                                                                                                               ; LABCELL_X27_Y31_N18                   ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rlen[3]~0                                                                                                                                                                                                                ; LABCELL_X27_Y27_N57                   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[0]                                                                                                                                                                                                                ; FF_X30_Y29_N38                        ; 33      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[2]~1                                                                                                                                                                                                               ; LABCELL_X30_Y29_N27                   ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[9]~0                                                                                                                                                                                                                 ; LABCELL_X30_Y31_N30                   ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[0]                                                                                                                                                                                                                ; FF_X30_Y29_N14                        ; 26      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|Out_tmp[21]~0                                                                                                                                                        ; MLABCELL_X25_Y28_N15                  ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|cache_data[5]~0                                                                                                                                                      ; MLABCELL_X25_Y28_N45                  ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|cache_valid                                                                                                                                                          ; FF_X25_Y28_N50                        ; 40      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[0]~1                                                                         ; LABCELL_X22_Y30_N6                    ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[1]~0                                                                        ; MLABCELL_X25_Y28_N9                   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|w_we~0                                                                                      ; LABCELL_X23_Y27_N39                   ; 18      ; Write enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr_r[12]~0                                                                                                                                                                                                                 ; LABCELL_X27_Y30_N21                   ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[2]~1                                                                                                                                                                                                                    ; LABCELL_X27_Y29_N15                   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[10]~0                                                                                                                                                                                                      ; LABCELL_X27_Y25_N54                   ; 30      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[10]~1                                                                                                                                                                                                      ; LABCELL_X28_Y27_N3                    ; 30      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter_count[1]~0                                                                                                                                                                                                       ; LABCELL_X27_Y28_N24                   ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; led_count_ip:led_count_ip_0|reset                                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y29_N0                    ; 22      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 4       ; Async. clear  ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y51_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y36_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y43_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y29_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y57_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X68_Y53_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X68_Y53_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X68_Y51_N4             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y45_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y45_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y43_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y43_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y43_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y43_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y43_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y45_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y43_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y38_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y38_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y36_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y36_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y36_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y36_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y36_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y38_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y36_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y31_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y31_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y29_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y29_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y29_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y29_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y29_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y31_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y29_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y24_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y24_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y22_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y22_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y22_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y22_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y22_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y24_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y22_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y16_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y16_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y14_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y14_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y14_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y14_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y14_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y17_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y17_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y17_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y16_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y15_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y15_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y15_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y14_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X64_Y18_N111              ; 109     ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X64_Y18_N111              ; 3       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X54_Y18_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X66_Y33_N111   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X66_Y36_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X66_Y36_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X66_Y36_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X66_Y36_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y18_N1            ; 322     ; Clock         ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]     ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 4       ; Global Clock         ; GCLK13           ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0] ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 1       ; Global Clock         ; GCLK11           ; --                        ;
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                            ; PLLOUTPUTCOUNTER_X0_Y18_N1            ; 322     ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                                   ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0          ; db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif ; M10K_X20_Y28_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 574 / 130,276 ( < 1 % ) ;
; C12 interconnects                           ; 1 / 6,848 ( < 1 % )     ;
; C2 interconnects                            ; 232 / 51,436 ( < 1 % )  ;
; C4 interconnects                            ; 105 / 25,120 ( < 1 % )  ;
; DQS bus muxes                               ; 5 / 19 ( 26 % )         ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 5 / 19 ( 26 % )         ;
; Direct links                                ; 53 / 130,276 ( < 1 % )  ;
; Global clocks                               ; 3 / 16 ( 19 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )       ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 63 / 165 ( 38 % )       ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 1 / 67 ( 1 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 70 / 282 ( 25 % )       ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 148 / 31,760 ( < 1 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 19 / 6,046 ( < 1 % )    ;
; R14/C12 interconnect drivers                ; 9 / 8,584 ( < 1 % )     ;
; R3 interconnects                            ; 276 / 56,712 ( < 1 % )  ;
; R6 interconnects                            ; 383 / 131,000 ( < 1 % ) ;
; Spine clocks                                ; 3 / 150 ( 2 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                            ; 71           ; 0            ; 71           ; 0            ; 40           ; 154       ; 71           ; 0            ; 154       ; 154       ; 25           ; 108          ; 0            ; 0            ; 0            ; 25           ; 108          ; 0            ; 0            ; 0            ; 2            ; 108          ; 133          ; 0            ; 0            ; 0            ; 0            ; 71           ;
; Total Unchecked                       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                    ; 83           ; 154          ; 83           ; 154          ; 114          ; 0         ; 83           ; 154          ; 0         ; 0         ; 129          ; 46           ; 154          ; 154          ; 154          ; 129          ; 46           ; 154          ; 154          ; 154          ; 152          ; 46           ; 21           ; 154          ; 154          ; 154          ; 154          ; 83           ;
; Total Fail                            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_can0_inst_TX      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D1     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D3     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D4     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D5     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D6     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_trace_inst_D7     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_count_ip_0_LED_pin[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_a[0]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[14]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck                         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO1     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO3     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_i2c0_inst_SDA     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_i2c0_inst_SCL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO09  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO35  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO41  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO42  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO43  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_gpio_inst_GPIO44  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[32]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[33]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[34]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[35]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[36]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[37]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[38]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[39]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[4]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[4]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_can0_inst_RX      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk ; hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk ; 24.2              ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                               ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3862                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[1]                                                                                                                                                                                                                                                                                                                                                                                ; 0.558             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3863                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_awtransfer                                                                                                                                                                                                                                                                                                                                                                               ; 0.376             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[1]                                                                                                                                                          ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.368             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[3]                                                                                                                                                          ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.361             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[2]                                                                                                                                                          ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.361             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2495                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr_inc[2]                                                                                                                                                                                                                                                                                                                                                                             ; 0.328             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2426                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[9]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.291             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2431                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[4]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.291             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2428                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[7]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.291             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2432                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[3]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.290             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[0]                                                                                                                                                        ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[2]                                                                                                                                                                                                                                        ; 0.289             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[0]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_direction                                                                                                                                                                                                                                                                                                                                                                   ; 0.286             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                                                                                                                        ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                                                                                                                                                                                                        ; 0.286             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2433                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[2]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.286             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[0]                                                                                                                                                                                                                                                                                                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_awtransfer                                                                                                                                                                                                                                                                                                                                                                               ; 0.284             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2429                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[6]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.279             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2425                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[10]                                                                                                                                                                                                                                                                                                                                                                                ; 0.270             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2434                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[1]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.270             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2435                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[0]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.269             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2424                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[11]                                                                                                                                                                                                                                                                                                                                                                                ; 0.268             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[1]                                                                                                                                                                                                                                                                                                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[0]                                                                                                                                                                                                                                                                                                                                                                                ; 0.264             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[0]                                                                                                                                                                                                                                                                                                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[1]                                                                                                                                                                                                                                                                                                                                                                                ; 0.262             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[2]                                                                                                                                                        ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                                                                                                                                                                                                        ; 0.261             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[0]                                                                                                                                                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[2]                                                                                                                                                                                                                                           ; 0.261             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|w_d1                                                                                                                                                                        ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|w_d2[5]                                                                                                                                                                                                                                                     ; 0.261             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2427                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[8]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.252             ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                     ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_frequency[0]                                                                                                                                                                                                                                                                                                                                                                ; 0.247             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[1]                                                                                                                                                        ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[2]                                                                                                                                                                                                                                        ; 0.242             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[1]                                                                                                                                                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[10]                                                                                 ; 0.241             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|cache_valid                                                                                                                                                                                                                                          ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|fifo_valid                                                                                                                                                                                                                                                                                                                           ; 0.238             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                    ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_frequency[0]                                                                                                                                                                                                                                                                                                                                                                ; 0.236             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[8]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.236             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|out_valid                                                                                                                                                                                                                                            ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|fifo_valid                                                                                                                                                                                                                                                                                                                           ; 0.231             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[2]                                                                                                                                                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[1]                                                                                  ; 0.227             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[1]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.224             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[9]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.224             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[5]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.224             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[13] ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.224             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                                                                                                                        ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                                                                                                                                                                                                        ; 0.223             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata_int[2]                                                                                                                                                                                                                                                                                                  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[2]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.220             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata_int[0]                                                                                                                                                                                                                                                                                                  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[0]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.220             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[0]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.214             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[8]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.214             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[4]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.214             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[12] ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.214             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata_int[3]                                                                                                                                                                                                                                                                                                  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[3]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.205             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata_int[1]                                                                                                                                                                                                                                                                                                  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[1]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.205             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|fifo_valid                                                                                                                                                                                                                                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|cache_valid                                                                                                                                                                                                                                                                                                                          ; 0.200             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2494                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr_inc[2]                                                                                                                                                                                                                                                                                                                                                                             ; 0.197             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[1]                                                                                                                                                                                                                                                                                                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_awtransfer                                                                                                                                                                                                                                                                                                                                                                               ; 0.194             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_ar_transfer                                                                                                                                                                                                                                                                                              ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                                                                                                                                                                                                        ; 0.161             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[2]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.161             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[10] ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.161             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[6]  ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.161             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[14] ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|data_int                                                                                ; 0.161             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3882                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wtransfer                                                                                                                                                                                                                                                                                                                                                                                ; 0.151             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2485                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[4]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.146             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3883                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[1]                                                                                                                                                                                                                                                                                                                                                                                ; 0.143             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2486                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[3]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.133             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[3]                                                                                                                                                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|ram[1]                                                                                  ; 0.131             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2462                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[15]                                                                                                                                                                                                                                                                                                                                                                                ; 0.129             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2479                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[10]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.120             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[9]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.120             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[13]                                                                                                                                                                                                                                                                                                     ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.120             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[12]                                                                                                                                                                                                                                                                                                     ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.120             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[11]                                                                                                                                                                                                                                                                                                     ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.120             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[10]                                                                                                                                                                                                                                                                                                     ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.120             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2414                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[3]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.118             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2415                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[2]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.112             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2411                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[6]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.111             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[2]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.106             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[15]                                                                                                                                                                                                                                                                                                     ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.106             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[4]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.106             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wr_enb_1                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.106             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2409                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[8]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.094             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2786                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata_int[3]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.093             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2413                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[4]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.086             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[0]                                                                                                                                                          ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.083             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2481                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[8]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.079             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2405                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[12]                                                                                                                                                                                                                                                                                                                                                                                ; 0.078             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2483                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[6]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.074             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rd_active                                                                                                                                                                                                                                                                                                ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rd_active                                                                                                                                                                                                                                                                                                                                                                                ; 0.070             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2480                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[9]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.063             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2470                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[7]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.062             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[6]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.061             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[5]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.061             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[7]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.061             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr[3]                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|soft_reset                                                                                                                                                                                                                                                                                                                                                                                    ; 0.061             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2487                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[2]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.060             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2478                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[11]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.045             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2467                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[10]                                                                                                                                                                                                                                                                                                                                                                                ; 0.045             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2468                                                                                                                                                                                                                                                                                                                                                      ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[9]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.044             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[2]                                                                                                                                                                                                                                                                                                 ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[15]                                                                                                                                                                                                                                                                                                                                                                                ; 0.011             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 93 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 83 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 90
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13
    Info (11162): system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11
    Info (11162): system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 326 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_CLK] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_MOSI] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim0_inst_MISO] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_SS0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(67): hps_io_hps_io_can0_inst_RX could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_can0_inst_RX] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 67
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(68): hps_io_hps_io_can0_inst_TX could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 68
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_can0_inst_TX] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(69): hps_io_hps_io_trace_inst_CLK could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_CLK] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 69
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(70): hps_io_hps_io_trace_inst_D0 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 70
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D0] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(71): hps_io_hps_io_trace_inst_D1 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D1] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 71
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(72): hps_io_hps_io_trace_inst_D2 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 72
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D2] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(73): hps_io_hps_io_trace_inst_D3 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D3] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 73
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(74): hps_io_hps_io_trace_inst_D4 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 74
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D4] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(75): hps_io_hps_io_trace_inst_D5 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D5] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 75
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(76): hps_io_hps_io_trace_inst_D6 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 76
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D6] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(77): hps_io_hps_io_trace_inst_D7 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D7] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 77
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 79
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 81
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 83
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO42] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO42] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 85
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO43] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 87
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO43] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 87
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 88
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO44] -to * File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 89
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO44] File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 89
Info (332104): Reading SDC File: 'qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sdc'
Warning (332060): Node: hps_0_hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_0_hps_io_hps_io_usb1_inst_CLK
Warning (332060): Node: hps_0_hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by hps_0_hps_io_hps_io_i2c0_inst_SCL
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hps_0|fpga_interfaces|hps2fpga|clk  to: system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[4]_IN (Rise) to memory_mem_dqs[4]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[4]_IN (Rise) to memory_mem_dqs[4]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 21 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):    2.500 hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs[4]_IN
    Info (332111):    2.500 memory_mem_dqs[4]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[4]_OUT
    Info (332111):    2.500 system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:20
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 2.66 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[32] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[33] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[34] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[35] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[36] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[37] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[38] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[39] uses the SSTL-15 Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[4] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[4] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
Info (144001): Generated suppressed messages file C:/Users/d57w762/Desktop/lab4/quartus_prj/system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 3235 megabytes
    Info: Processing ended: Tue Mar 07 13:04:53 2017
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/d57w762/Desktop/lab4/quartus_prj/system.fit.smsg.


