Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      7678/24288    31%
Info:         logic LUTs:   6042/24288    24%
Info:         carry LUTs:   1018/24288     4%
Info:           RAM LUTs:    412/12144     3%
Info:          RAMW LUTs:    206/ 6072     3%

Info:      Total DFFs:      8536/24288    35%

Info: Packing IOs..
Info: $sdram_dq[15]$iobuf_i: sdram_dq_$_TBUF__Y_15.Y
Info: pin 'sdram_dq[15]$tr_io' constrained to Bel 'X72/Y26/PIOB'.
Info: $sdram_dq[14]$iobuf_i: sdram_dq_$_TBUF__Y_14.Y
Info: pin 'sdram_dq[14]$tr_io' constrained to Bel 'X72/Y26/PIOD'.
Info: $sdram_dq[13]$iobuf_i: sdram_dq_$_TBUF__Y_13.Y
Info: pin 'sdram_dq[13]$tr_io' constrained to Bel 'X72/Y26/PIOC'.
Info: $sdram_dq[12]$iobuf_i: sdram_dq_$_TBUF__Y_12.Y
Info: pin 'sdram_dq[12]$tr_io' constrained to Bel 'X72/Y35/PIOD'.
Info: $sdram_dq[11]$iobuf_i: sdram_dq_$_TBUF__Y_11.Y
Info: pin 'sdram_dq[11]$tr_io' constrained to Bel 'X72/Y32/PIOA'.
Info: $sdram_dq[10]$iobuf_i: sdram_dq_$_TBUF__Y_10.Y
Info: pin 'sdram_dq[10]$tr_io' constrained to Bel 'X72/Y32/PIOB'.
Info: $sdram_dq[9]$iobuf_i: sdram_dq_$_TBUF__Y_9.Y
Info: pin 'sdram_dq[9]$tr_io' constrained to Bel 'X72/Y35/PIOA'.
Info: $sdram_dq[8]$iobuf_i: sdram_dq_$_TBUF__Y_8.Y
Info: pin 'sdram_dq[8]$tr_io' constrained to Bel 'X72/Y35/PIOB'.
Info: $sdram_dq[7]$iobuf_i: sdram_dq_$_TBUF__Y_7.Y
Info: pin 'sdram_dq[7]$tr_io' constrained to Bel 'X72/Y2/PIOB'.
Info: $sdram_dq[6]$iobuf_i: sdram_dq_$_TBUF__Y_6.Y
Info: pin 'sdram_dq[6]$tr_io' constrained to Bel 'X72/Y8/PIOA'.
Info: $sdram_dq[5]$iobuf_i: sdram_dq_$_TBUF__Y_5.Y
Info: pin 'sdram_dq[5]$tr_io' constrained to Bel 'X72/Y5/PIOB'.
Info: $sdram_dq[4]$iobuf_i: sdram_dq_$_TBUF__Y_4.Y
Info: pin 'sdram_dq[4]$tr_io' constrained to Bel 'X72/Y11/PIOD'.
Info: $sdram_dq[3]$iobuf_i: sdram_dq_$_TBUF__Y_3.Y
Info: pin 'sdram_dq[3]$tr_io' constrained to Bel 'X72/Y2/PIOD'.
Info: $sdram_dq[2]$iobuf_i: sdram_dq_$_TBUF__Y_2.Y
Info: pin 'sdram_dq[2]$tr_io' constrained to Bel 'X72/Y11/PIOC'.
Info: $sdram_dq[1]$iobuf_i: sdram_dq_$_TBUF__Y_1.Y
Info: pin 'sdram_dq[1]$tr_io' constrained to Bel 'X72/Y8/PIOB'.
Info: $sdram_dq[0]$iobuf_i: sdram_dq_$_TBUF__Y.Y
Info: pin 'sdram_dq[0]$tr_io' constrained to Bel 'X72/Y14/PIOA'.
Info: $led[2]$iobuf_i: led_$_TBUF__Y_2.Y
Info: pin 'led[2]$tr_io' constrained to Bel 'X53/Y0/PIOB'.
Info: $led[1]$iobuf_i: led_$_TBUF__Y_1.Y
Info: pin 'led[1]$tr_io' constrained to Bel 'X53/Y0/PIOA'.
Info: $led[0]$iobuf_i: led_$_TBUF__Y.Y
Info: pin 'led[0]$tr_io' constrained to Bel 'X49/Y0/PIOA'.
Info: pin 'serial_tx$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: pin 'serial_rx$tr_io' constrained to Bel 'X42/Y0/PIOA'.
Info: pin 'sdram_we_n$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'sdram_ras_n$tr_io' constrained to Bel 'X72/Y2/PIOA'.
Info: pin 'sdram_dm[1]$tr_io' constrained to Bel 'X72/Y38/PIOD'.
Info: pin 'sdram_dm[0]$tr_io' constrained to Bel 'X72/Y5/PIOA'.
Info: pin 'sdram_cs_n$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'sdram_clock$tr_io' constrained to Bel 'X72/Y38/PIOC'.
Info: pin 'sdram_cke$tr_io' constrained to Bel 'X72/Y26/PIOA'.
Info: pin 'sdram_cas_n$tr_io' constrained to Bel 'X72/Y20/PIOA'.
Info: pin 'sdram_ba[1]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'sdram_ba[0]$tr_io' constrained to Bel 'X72/Y14/PIOB'.
Info: pin 'sdram_a[12]$tr_io' constrained to Bel 'X72/Y41/PIOD'.
Info: pin 'sdram_a[11]$tr_io' constrained to Bel 'X72/Y41/PIOB'.
Info: pin 'sdram_a[10]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'sdram_a[9]$tr_io' constrained to Bel 'X72/Y23/PIOD'.
Info: pin 'sdram_a[8]$tr_io' constrained to Bel 'X72/Y44/PIOB'.
Info: pin 'sdram_a[7]$tr_io' constrained to Bel 'X72/Y41/PIOC'.
Info: pin 'sdram_a[6]$tr_io' constrained to Bel 'X72/Y23/PIOC'.
Info: pin 'sdram_a[5]$tr_io' constrained to Bel 'X72/Y44/PIOA'.
Info: pin 'sdram_a[4]$tr_io' constrained to Bel 'X72/Y23/PIOB'.
Info: pin 'sdram_a[3]$tr_io' constrained to Bel 'X72/Y23/PIOA'.
Info: pin 'sdram_a[2]$tr_io' constrained to Bel 'X56/Y0/PIOA'.
Info: pin 'sdram_a[1]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'sdram_a[0]$tr_io' constrained to Bel 'X72/Y20/PIOB'.
Info: pin 'io_jtag_tms$tr_io' constrained to Bel 'X0/Y17/PIOA'.
Info: pin 'io_jtag_tdo$tr_io' constrained to Bel 'X0/Y17/PIOD'.
Info: pin 'io_jtag_tdi$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'io_jtag_tck$tr_io' constrained to Bel 'X0/Y8/PIOD'.
Info: pin 'gpdi_dp[3]$tr_io' constrained to Bel 'X0/Y8/PIOB'.
Info: pin 'gpdi_dp[2]$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'gpdi_dp[1]$tr_io' constrained to Bel 'X0/Y23/PIOA'.
Info: pin 'gpdi_dp[0]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gpdi_dn[3]$tr_io' constrained to Bel 'X0/Y2/PIOD'.
Info: pin 'gpdi_dn[2]$tr_io' constrained to Bel 'X0/Y23/PIOD'.
Info: pin 'gpdi_dn[1]$tr_io' constrained to Bel 'X0/Y20/PIOB'.
Info: pin 'gpdi_dn[0]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'cpu_reset_n$tr_io' constrained to Bel 'X72/Y32/PIOC'.
Info: pin 'clk25$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: IOLOGIC component u_saxon.system_phyA_logic.WEn_gears_0 connected to PIO Bel X67/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.RASn_gears_0 connected to PIO Bel X72/Y2/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_9 connected to PIO Bel X72/Y35/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_8 connected to PIO Bel X72/Y35/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_7 connected to PIO Bel X72/Y2/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_6 connected to PIO Bel X72/Y8/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_5 connected to PIO Bel X72/Y5/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_4 connected to PIO Bel X72/Y11/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_3 connected to PIO Bel X72/Y2/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_2 connected to PIO Bel X72/Y11/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_15 connected to PIO Bel X72/Y26/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_14 connected to PIO Bel X72/Y26/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_13 connected to PIO Bel X72/Y26/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_12 connected to PIO Bel X72/Y35/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_11 connected to PIO Bel X72/Y32/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_10 connected to PIO Bel X72/Y32/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_1 connected to PIO Bel X72/Y8/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_0 connected to PIO Bel X72/Y14/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_1 connected to PIO Bel X72/Y38/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_0 connected to PIO Bel X72/Y5/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CSn_gears_0 connected to PIO Bel X65/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.CKE_gears_0 connected to PIO Bel X72/Y26/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CASn_gears_0 connected to PIO Bel X72/Y20/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_1 connected to PIO Bel X67/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_0 connected to PIO Bel X72/Y14/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_9 connected to PIO Bel X72/Y23/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_8 connected to PIO Bel X72/Y44/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_7 connected to PIO Bel X72/Y41/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_6 connected to PIO Bel X72/Y23/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_5 connected to PIO Bel X72/Y44/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_4 connected to PIO Bel X72/Y23/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_3 connected to PIO Bel X72/Y23/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_2 connected to PIO Bel X56/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_12 connected to PIO Bel X72/Y41/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_11 connected to PIO Bel X72/Y41/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_10 connected to PIO Bel X65/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_1 connected to PIO Bel X60/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_0 connected to PIO Bel X72/Y20/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr3p connected to PIO Bel X0/Y8/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr3n connected to PIO Bel X0/Y2/PIOD
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr2p connected to PIO Bel X0/Y26/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr2n connected to PIO Bel X0/Y23/PIOD
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr1p connected to PIO Bel X0/Y23/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr1n connected to PIO Bel X0/Y20/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr0p connected to PIO Bel X0/Y20/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr0n connected to PIO Bel X0/Y14/PIOA
Info: IOLOGIC component u_saxon.clocking_bb connected to PIO Bel X72/Y38/PIOC
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'u_saxon.clocking_pll.EHXPLLL' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 50.0 MHz for net u_saxon.clocking_pll_clkout_system
Info:     Derived frequency constraint of 100.0 MHz for net u_saxon.clocking_pll_clkout_sdram
Info:     Derived frequency constraint of 25.0 MHz for net u_saxon.clocking_pll_clkout_vga
Info:     Derived frequency constraint of 125.0 MHz for net u_saxon.clocking_pll_clkout_hdmi
Info: Promoting globals...
Info:     promoting clock net u_saxon.clocking_pll_clkout_system to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_hdmi to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_vga to global network
Info:     promoting clock net io_jtag_tck$TRELLIS_IO_IN to global network
Info:     promoting clock net clk25$TRELLIS_IO_IN to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_sdram to global network
Info: Checksum: 0x28618b76

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x601c80fe

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:  6615/12144    54%
Info: 	          TRELLIS_IO:    58/  197    29%
Info: 	                DCCA:     6/   56    10%
Info: 	              DP16KD:    43/   56    76%
Info: 	          MULT18X18D:     4/   28    14%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     1/    2    50%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:    41/  128    32%
Info: 	            SIOLOGIC:     6/   69     8%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 106 cells based on constraints.
Info: Creating initial analytic placement for 5674 cells, random placement wirelen = 434672.
Info:     at initial placer iter 0, wirelen = 6146
Info:     at initial placer iter 1, wirelen = 5898
Info:     at initial placer iter 2, wirelen = 5838
Info:     at initial placer iter 3, wirelen = 5856
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 5507, spread = 111526, legal = 117243; time = 0.23s
Info:     at iteration #2, type ALL: wirelen solved = 11703, spread = 95548, legal = 104977; time = 0.24s
Info:     at iteration #3, type ALL: wirelen solved = 17810, spread = 81699, legal = 89981; time = 0.19s
Info:     at iteration #4, type ALL: wirelen solved = 21131, spread = 81021, legal = 86603; time = 0.21s
Info:     at iteration #5, type ALL: wirelen solved = 24798, spread = 74894, legal = 83205; time = 0.19s
Info:     at iteration #6, type ALL: wirelen solved = 28236, spread = 70847, legal = 76946; time = 0.19s
Info:     at iteration #7, type ALL: wirelen solved = 30304, spread = 67727, legal = 76923; time = 0.18s
Info:     at iteration #8, type ALL: wirelen solved = 32911, spread = 65374, legal = 74010; time = 0.17s
Info:     at iteration #9, type ALL: wirelen solved = 33924, spread = 64546, legal = 71991; time = 0.19s
Info:     at iteration #10, type ALL: wirelen solved = 34965, spread = 65002, legal = 72887; time = 0.19s
Info:     at iteration #11, type ALL: wirelen solved = 36592, spread = 65054, legal = 72072; time = 0.17s
Info:     at iteration #12, type ALL: wirelen solved = 37972, spread = 64594, legal = 72216; time = 0.17s
Info:     at iteration #13, type ALL: wirelen solved = 39438, spread = 64547, legal = 70526; time = 0.17s
Info:     at iteration #14, type ALL: wirelen solved = 40477, spread = 64467, legal = 72433; time = 0.19s
Info:     at iteration #15, type ALL: wirelen solved = 40977, spread = 64190, legal = 71056; time = 0.20s
Info:     at iteration #16, type ALL: wirelen solved = 42067, spread = 65156, legal = 74069; time = 0.17s
Info:     at iteration #17, type ALL: wirelen solved = 43274, spread = 64317, legal = 72554; time = 0.18s
Info:     at iteration #18, type ALL: wirelen solved = 43741, spread = 64395, legal = 72609; time = 0.19s
Info: HeAP Placer Time: 5.84s
Info:   of which solving equations: 3.23s
Info:   of which spreading cells: 0.50s
Info:   of which strict legalisation: 0.23s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 2481, wirelen = 70526
Info:   at iteration #5: temp = 0.000000, timing cost = 2394, wirelen = 58809
Info:   at iteration #10: temp = 0.000000, timing cost = 2198, wirelen = 56868
Info:   at iteration #15: temp = 0.000000, timing cost = 2395, wirelen = 55761
Info:   at iteration #18: temp = 0.000000, timing cost = 2451, wirelen = 55463 
Info: SA placement time 15.94s

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 42.49 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock   '$glbnet$u_saxon.clocking_pll_clkout_hdmi': 196.81 MHz (PASS at 125.00 MHz)
Info: Max frequency for clock    '$glbnet$u_saxon.clocking_pll_clkout_vga': 54.29 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 72.32 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 228.83 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 4.26 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 9.96 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 4.44 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.87 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.68 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.49 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 5.80 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 20.66 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 2.44 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 3.11 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_vga   : 6.93 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_vga    -> <async>                                           : 14.71 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_vga    -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 4.96 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_vga    -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.49 ns

Info: Slack histogram:
Info:  legend: * represents 40 endpoint(s)
Info:          + represents [1,40) endpoint(s)
Info: [ -3537,    745) |********+
Info: [   745,   5027) |***********************************+
Info: [  5027,   9309) |******************************************+
Info: [  9309,  13591) |********************************************************+
Info: [ 13591,  17873) |************************************************************ 
Info: [ 17873,  22155) |*********************+
Info: [ 22155,  26437) |+
Info: [ 26437,  30719) |+
Info: [ 30719,  35001) |***+
Info: [ 35001,  39283) |***+
Info: [ 39283,  43565) | 
Info: [ 43565,  47847) | 
Info: [ 47847,  52129) | 
Info: [ 52129,  56411) | 
Info: [ 56411,  60693) | 
Info: [ 60693,  64975) |*+
Info: [ 64975,  69257) |****+
Info: [ 69257,  73539) |**+
Info: [ 73539,  77821) |***+
Info: [ 77821,  82103) |**************+
Info: Checksum: 0x0a515a2b
Info: Routing globals...
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_sdram using global 0
Info:     routing clock net $glbnet$clk25$TRELLIS_IO_IN using global 1
Info:     routing clock net $glbnet$io_jtag_tck$TRELLIS_IO_IN using global 2
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_vga using global 3
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_hdmi using global 4
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_system using global 5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 33555 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        9        990 |    9   990 |     32625|       0.19       0.19|
Info:       2000 |       43       1956 |   34   966 |     31785|       0.16       0.35|
Info:       3000 |       72       2927 |   29   971 |     30910|       0.12       0.47|
Info:       4000 |      105       3894 |   33   967 |     30013|       0.17       0.64|
Info:       5000 |      144       4855 |   39   961 |     29163|       0.17       0.81|
Info:       6000 |      194       5805 |   50   950 |     28402|       0.14       0.94|
Info:       7000 |      251       6748 |   57   943 |     27621|       0.20       1.14|
Info:       8000 |      274       7725 |   23   977 |     26690|       0.18       1.32|
Info:       9000 |      304       8695 |   30   970 |     25805|       0.22       1.54|
Info:      10000 |      332       9667 |   28   972 |     24901|       0.21       1.75|
Info:      11000 |      383      10616 |   51   949 |     24171|       0.22       1.97|
Info:      12000 |      462      11537 |   79   921 |     23547|       0.24       2.21|
Info:      13000 |      492      12507 |   30   970 |     22589|       0.23       2.44|
Info:      14000 |      544      13455 |   52   948 |     21740|       0.23       2.67|
Info:      15000 |      593      14406 |   49   951 |     20824|       0.26       2.93|
Info:      16000 |      658      15341 |   65   935 |     20062|       0.26       3.19|
Info:      17000 |      726      16273 |   68   932 |     19200|       0.32       3.51|
Info:      18000 |      830      17169 |  104   896 |     18399|       0.37       3.88|
Info:      19000 |      919      18080 |   89   911 |     17669|       0.30       4.18|
Info:      20000 |     1033      18966 |  114   886 |     16965|       0.40       4.59|
Info:      21000 |     1193      19806 |  160   840 |     16498|       0.40       4.98|
Info:      22000 |     1265      20734 |   72   928 |     15671|       0.33       5.31|
Info:      23000 |     1371      21628 |  106   894 |     14892|       0.41       5.73|
Info:      24000 |     1530      22469 |  159   841 |     14290|       0.43       6.16|
Info:      25000 |     1653      23346 |  123   877 |     13613|       0.30       6.46|
Info:      26000 |     1748      24251 |   95   905 |     12820|       0.37       6.83|
Info:      27000 |     1915      25084 |  167   833 |     12217|       0.50       7.33|
Info:      28000 |     2124      25875 |  209   791 |     11851|       0.61       7.94|
Info:      29000 |     2287      26712 |  163   837 |     11380|       0.56       8.50|
Info:      30000 |     2510      27489 |  223   777 |     11063|       0.61       9.11|
Info:      31000 |     2644      28355 |  134   866 |     10504|       0.44       9.55|
Info:      32000 |     2773      29226 |  129   871 |     10022|       0.45      10.00|
Info:      33000 |     2892      30107 |  119   881 |      9315|       0.40      10.40|
Info:      34000 |     3093      30906 |  201   799 |      8992|       0.63      11.03|
Info:      35000 |     3261      31738 |  168   832 |      8393|       0.50      11.53|
Info:      36000 |     3434      32565 |  173   827 |      7852|       0.53      12.06|
Info:      37000 |     3605      33394 |  171   829 |      7307|       0.66      12.71|
Info:      38000 |     3795      34204 |  190   810 |      6784|       0.52      13.24|
Info:      39000 |     4049      34950 |  254   746 |      6510|       0.67      13.91|
Info:      40000 |     4283      35716 |  234   766 |      6097|       0.80      14.70|
Info:      41000 |     4528      36471 |  245   755 |      5682|       0.70      15.40|
Info:      42000 |     4716      37283 |  188   812 |      5069|       0.65      16.06|
Info:      43000 |     4862      38137 |  146   854 |      4401|       0.59      16.65|
Info:      44000 |     5041      38958 |  179   821 |      3702|       0.50      17.15|
Info:      45000 |     5285      39714 |  244   756 |      3315|       0.66      17.81|
Info:      46000 |     5524      40475 |  239   761 |      2787|       1.01      18.81|
Info:      47000 |     5765      41234 |  241   759 |      2330|       0.80      19.61|
Info:      48000 |     6098      41901 |  333   667 |      2195|       1.14      20.75|
Info:      49000 |     6350      42649 |  252   748 |      1725|       0.85      21.61|
Info:      50000 |     6613      43386 |  263   737 |      1266|       0.78      22.38|
Info:      51000 |     6614      44385 |    1   999 |       267|       0.10      22.48|
Info:      51277 |     6618      44659 |    4   274 |         0|       0.09      22.57|
Info: Routing complete.
Info: Router1 time 22.57s
Info: Checksum: 0xcf90154a

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_system' (posedge -> posedge):
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA7
Info:  1.1  6.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO25[4] budget 77.723999 ns (22,25) -> (21,24)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  6.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  6.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1 budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2  7.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  7.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1 budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2  7.4  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.0  8.4    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z[4] budget 38.421001 ns (21,24) -> (20,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  8.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.OFX0
Info:  0.0  8.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_Z budget 0.000000 ns (20,23) -> (20,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  8.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.OFX1
Info:  0.0  8.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_SD_2_Z budget 0.000000 ns (20,23) -> (20,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_1_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  9.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_1_SLICE.OFX1
Info:  1.7 10.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[3] budget 0.737000 ns (20,23) -> (13,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 11.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1 budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2 11.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 11.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0 budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 11.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2 12.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched budget 37.544998 ns (13,22) -> (11,21)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_9_Z_PFUMX_BLUT_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:7786.23-7786.71
Info:                  ./ICESugarProMinimal.v:1138.12-1172.4
Info:  0.3 13.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_9_Z_PFUMX_BLUT_SLICE.OFX0
Info:  1.3 14.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_9_Z_PFUMX_BLUT_Z[1] budget 1.415000 ns (11,21) -> (10,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 14.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_SLICE.OFX0
Info:  1.7 16.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_Z_PFUMX_BLUT_Z[2] budget 1.492000 ns (10,23) -> (10,26)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 16.9  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0 16.9    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 budget 0.000000 ns (10,26) -> (10,26)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60
Info:  0.2 17.2  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 17.2    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1 budget 0.000000 ns (10,26) -> (10,26)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 17.4  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.7 18.1    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z[0] budget 1.492000 ns (10,26) -> (8,27)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 18.5  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.OFX0
Info:  0.0 18.5    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_SD_D0 budget 0.000000 ns (8,27) -> (8,27)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60
Info:  0.2 18.8  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 18.8    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_SD_Z budget 0.000000 ns (8,27) -> (8,27)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 19.0  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.OFX1
Info:  0.1 19.1    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z budget 1.243000 ns (8,27) -> (8,27)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.DI1
Info:  0.0 19.1  Setup u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.DI1
Info: 10.4 ns logic, 8.7 ns routing

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_hdmi' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.hdmiCd_logic_holdingLogic_resetCounter_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_SLICE.Q0
Info:  1.1  1.6    Net u_saxon.hdmiCd_logic_holdingLogic_resetCounter[4] budget 2.335000 ns (3,24) -> (2,24)
Info:                Sink u_saxon.hdmiCd_logic_outputResetUnbuffered_LUT4_Z_B_LUT4_Z_SLICE.B0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:416.23-416.61
Info:  0.2  1.8  Source u_saxon.hdmiCd_logic_outputResetUnbuffered_LUT4_Z_B_LUT4_Z_SLICE.F0
Info:  0.5  2.3    Net u_saxon.hdmiCd_logic_outputResetUnbuffered_LUT4_Z_B[0] budget 2.334000 ns (2,24) -> (2,24)
Info:                Sink u_saxon.hdmiCd_logic_outputResetUnbuffered_LUT4_Z_B_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.6  Source u_saxon.hdmiCd_logic_outputResetUnbuffered_LUT4_Z_B_LUT4_Z_SLICE.F1
Info:  0.6  3.2    Net u_saxon.hdmiCd_logic_outputResetUnbuffered budget 2.334000 ns (2,24) -> (3,24)
Info:                Sink u_saxon.hdmiCd_logic_holdingLogic_resetCounter_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_SLICE.CE
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:417.23-417.54
Info:  0.0  3.2  Setup u_saxon.hdmiCd_logic_holdingLogic_resetCounter_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_SLICE.CE
Info: 1.0 ns logic, 2.2 ns routing

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_vga' (posedge -> posedge):
Info: curr total
Info:  5.8  5.8  Source u_saxon.system_dma_logic_io_outputs_0_queue.ram.0.0.0.DOB1
Info:  1.8  7.6    Net u_saxon.system_dma_logic_io_outputs_0_queue_io_pop_payload_data[19] budget 1.972000 ns (8,25) -> (12,15)
Info:                Sink u_saxon.system_vga_logic._zz_vga_input_ready_2_LUT4_D_1_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:3311.23-3311.49
Info:                  ./ICESugarProMinimal.v:1724.14-1754.4
Info:  0.2  7.9  Source u_saxon.system_vga_logic._zz_vga_input_ready_2_LUT4_D_1_SLICE.F0
Info:  0.9  8.8    Net u_saxon.system_vga_logic._zz_vga_input_ready_2_LUT4_D_Z[3] budget 1.972000 ns (12,15) -> (12,15)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_Z_PFUMX_Z_1_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  9.2  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_Z_PFUMX_Z_1_SLICE.OFX0
Info:  1.2 10.4    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A[0] budget 1.971000 ns (12,15) -> (11,12)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 10.6  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_SLICE.F0
Info:  0.2 10.8    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_Z[3] budget 1.971000 ns (11,12) -> (11,12)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.2  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_SLICE.OFX0
Info:  0.5 11.7    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C[3] budget 1.971000 ns (11,12) -> (11,12)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 11.9  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C_LUT4_Z_A_LUT4_C_SLICE.F1
Info:  1.0 12.9    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C[0] budget 1.971000 ns (11,12) -> (12,12)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 13.3  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 13.3    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 13.6  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 13.6    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1 budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 13.8  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.6 14.4    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B[0] budget 11.827000 ns (12,12) -> (12,14)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 14.7  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.F1
Info:  0.0 14.7    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d[3] budget 7.884000 ns (12,14) -> (12,14)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6933.15-6940.4
Info:                  ./ICESugarProMinimal.v:15842.23-15842.32
Info:                  ./ICESugarProMinimal.v:1173.17-1186.4
Info:  0.0 14.7  Setup u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.DI1
Info: 8.5 ns logic, 6.3 ns routing

Info: Critical path report for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_SLICE.Q0
Info:  1.1  1.7    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[3] budget 8.007000 ns (12,30) -> (13,30)
Info:                Sink u_saxon.jtagBridge_1.system_rsp_valid_LUT4_C_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  1.9  Source u_saxon.jtagBridge_1.system_rsp_valid_LUT4_C_SLICE.F1
Info:  0.6  2.5    Net io_jtag_tdi_LUT4_B_D[2] budget 8.007000 ns (13,30) -> (13,30)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_1_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.8  Source u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_1_SLICE.F0
Info:  0.7  3.5    Net u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z[1] budget 8.006000 ns (13,30) -> (13,29)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  3.9  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.OFX0
Info:  0.7  4.6    Net u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D[3] budget 8.006000 ns (13,29) -> (15,30)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.8  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.F1
Info:  0.1  5.0    Net u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd budget 8.006000 ns (15,30) -> (15,30)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.DI1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6581.23-6581.44
Info:                  ./ICESugarProMinimal.v:1187.14-1202.4
Info:  0.0  5.0  Setup u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.DI1
Info: 1.6 ns logic, 3.3 ns routing

Info: Critical path report for clock '$glbnet$clk25$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_TRELLIS_FF_Q_14_SLICE.Q0
Info:  1.1  1.6    Net counter[1] budget 19.063999 ns (65,31) -> (67,31)
Info:                Sink counter_CCU2C_B0_7$CCU2_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:51.11-51.18
Info:  0.4  2.1  Source counter_CCU2C_B0_7$CCU2_SLICE.FCO
Info:  0.0  2.1    Net counter_CCU2C_B0_COUT[2] budget 0.000000 ns (67,31) -> (67,31)
Info:                Sink counter_CCU2C_B0_3$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.1  Source counter_CCU2C_B0_3$CCU2_SLICE.FCO
Info:  0.0  2.1    Net counter_CCU2C_B0_COUT[4] budget 0.000000 ns (67,31) -> (67,31)
Info:                Sink counter_CCU2C_B0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.2  Source counter_CCU2C_B0_2$CCU2_SLICE.FCO
Info:  0.0  2.2    Net counter_CCU2C_B0_COUT[6] budget 0.000000 ns (67,31) -> (68,31)
Info:                Sink counter_CCU2C_B0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.3  Source counter_CCU2C_B0_1$CCU2_SLICE.FCO
Info:  0.0  2.3    Net counter_CCU2C_B0_COUT[8] budget 0.000000 ns (68,31) -> (68,31)
Info:                Sink counter_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.3  Source counter_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  2.3    Net counter_CCU2C_B0_COUT[10] budget 0.000000 ns (68,31) -> (68,31)
Info:                Sink counter_CCU2C_B0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source counter_CCU2C_B0_6$CCU2_SLICE.FCO
Info:  0.0  2.4    Net counter_CCU2C_B0_COUT[12] budget 0.000000 ns (68,31) -> (68,31)
Info:                Sink counter_CCU2C_B0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source counter_CCU2C_B0_5$CCU2_SLICE.FCO
Info:  0.0  2.5    Net counter_CCU2C_B0_COUT[14] budget 0.000000 ns (68,31) -> (69,31)
Info:                Sink counter_CCU2C_B0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.5  3.0  Source counter_CCU2C_B0_4$CCU2_SLICE.F1
Info:  0.7  3.7    Net counter_TRELLIS_FF_Q_DI[15] budget 19.063999 ns (69,31) -> (69,29)
Info:                Sink counter_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:  0.0  3.7  Setup counter_TRELLIS_FF_Q_SLICE.M0
Info: 1.9 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source cpu_reset_n$tr_io.O
Info:  1.3  1.3    Net cpu_reset_n$TRELLIS_IO_IN budget 19.670000 ns (72,32) -> (67,32)
Info:                Sink counter_TRELLIS_FF_Q_15_LSR_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:3.13-3.24
Info:  0.2  1.6  Source counter_TRELLIS_FF_Q_15_LSR_LUT4_Z_SLICE.F1
Info:  0.6  2.2    Net counter_TRELLIS_FF_Q_15_LSR budget 19.670000 ns (67,32) -> (67,31)
Info:                Sink counter_CCU2C_B0_7$CCU2_SLICE.LSR
Info:  0.4  2.6  Setup counter_CCU2C_B0_7$CCU2_SLICE.LSR
Info: 0.7 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source io_jtag_tdi$tr_io.O
Info:  3.5  3.5    Net io_jtag_tdi$TRELLIS_IO_IN budget 41.549000 ns (0,38) -> (52,31)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:12.23-12.42
Info:  0.2  3.7  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.F1
Info:  0.1  3.9    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_1_DI budget 27.445000 ns (52,31) -> (52,31)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info:  0.0  3.9  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.0  0.0  Source serial_rx$tr_io.O
Info:  2.1  2.1    Net serial_rx$TRELLIS_IO_IN budget 20.000000 ns (42,0) -> (20,2)
Info:                Sink u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:24.23-24.44
Info:  0.0  2.1  Setup u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info: 0.0 ns logic, 2.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source reset_TRELLIS_FF_Q_SLICE.Q0
Info:  0.4  1.0    Net reset budget 9.408000 ns (65,32) -> (65,32)
Info:                Sink reset_LUT4_D_1_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:8.23-8.38
Info:  0.2  1.2  Source reset_LUT4_D_1_SLICE.F1
Info:  0.6  1.8    Net u_saxon.bufferCC_10.buffers_1_TRELLIS_FF_Q_LSR budget 9.407000 ns (65,32) -> (65,33)
Info:                Sink u_saxon.bufferCC_10.buffers_1_TRELLIS_FF_Q_SLICE.LSR
Info:  0.4  2.2  Setup u_saxon.bufferCC_10.buffers_1_TRELLIS_FF_Q_SLICE.LSR
Info: 1.2 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1._zz_jtag_tap_fsm_stateNext_PFUMX_Z_SLICE.Q0
Info:  1.2  1.7    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[0] budget 41.285999 ns (13,30) -> (13,29)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_SLICE.A0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6576.23-6576.41
Info:                  ./ICESugarProMinimal.v:1187.14-1202.4
Info:  0.2  1.9  Source u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_SLICE.F0
Info:  0.5  2.4    Net u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z[4] budget 41.285999 ns (13,29) -> (13,29)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0  2.4  Setup u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info: 0.8 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment_TRELLIS_FF_Q_SLICE.Q0
Info:  1.0  1.5    Net u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment budget 19.475000 ns (13,32) -> (13,31)
Info:                Sink u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6606.18-6616.4
Info:                  ./ICESugarProMinimal.v:15717.23-15717.55
Info:                  ./ICESugarProMinimal.v:1187.14-1202.4
Info:  0.0  1.5  Setup u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.Q1
Info:  2.3  2.8    Net io_jtag_tdo$TRELLIS_IO_OUT budget 41.144001 ns (15,30) -> (0,17)
Info:                Sink io_jtag_tdo$tr_io.I
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:13.23-13.42
Info: 0.5 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> '<async>':
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA7
Info:  1.1  6.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO25[4] budget 77.723999 ns (22,25) -> (21,24)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  6.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  6.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1 budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2  7.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  7.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1 budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2  7.4  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.0  8.4    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z[4] budget 38.421001 ns (21,24) -> (20,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  8.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.OFX0
Info:  0.0  8.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_Z budget 0.000000 ns (20,23) -> (20,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  8.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_2_SLICE.OFX1
Info:  0.0  8.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_L6MUX21_SD_2_Z budget 0.000000 ns (20,23) -> (20,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_1_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  9.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO0_LUT4_A_Z_PFUMX_C0_1_SLICE.OFX1
Info:  1.7 10.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[3] budget 0.737000 ns (20,23) -> (13,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 11.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1 budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2 11.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 11.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D0 budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 11.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2 12.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched budget 37.544998 ns (13,22) -> (11,21)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_9_Z_PFUMX_BLUT_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:7786.23-7786.71
Info:                  ./ICESugarProMinimal.v:1138.12-1172.4
Info:  0.3 13.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_9_Z_PFUMX_BLUT_SLICE.OFX0
Info:  1.3 14.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_9_Z_PFUMX_BLUT_Z[1] budget 1.415000 ns (11,21) -> (10,23)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 14.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_SLICE.OFX0
Info:  1.4 16.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_Z_PFUMX_BLUT_Z[2] budget 2.111000 ns (10,23) -> (7,24)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_PFUMX_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 16.6  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_PFUMX_Z_SLICE.OFX0
Info:  0.7 17.3    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0[4] budget 14.777000 ns (7,24) -> (7,24)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 17.3  Setup u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info: 9.0 ns logic, 8.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.system_rsp_payload_data_TRELLIS_FF_Q_SLICE.Q0
Info:  1.0  1.5    Net u_saxon.jtagBridge_1.system_rsp_payload_data[31] budget 41.285999 ns (52,32) -> (52,31)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6573.48-6573.71
Info:                  ./ICESugarProMinimal.v:1187.14-1202.4
Info:  0.2  1.7  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.F1
Info:  0.1  1.9    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_1_DI budget 27.445000 ns (52,31) -> (52,31)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info:  0.0  1.9  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info: 0.8 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi':
Info: curr total
Info:  0.5  0.5  Source u_saxon.debugCdCtrl_logic_outputResetUnbuffered_LUT4_Z_B_LUT4_Z_2_SLICE.Q1
Info:  0.6  1.2    Net u_saxon.debugCdCtrl_logic_outputReset budget 7.054000 ns (12,31) -> (12,29)
Info:                Sink u_saxon.bufferCC_12.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  1.6  Setup u_saxon.bufferCC_12.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info: 0.9 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_vga':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_vga_logic._zz_io_timings_v_syncEnd_TRELLIS_FF_Q_3_SLICE.Q0
Info:  1.2  1.7    Net u_saxon.system_vga_logic._zz_io_timings_v_syncEnd[8] budget 7.589000 ns (8,8) -> (8,7)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_counter_TRELLIS_FF_Q_3_DI_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:3370.11-3397.4
Info:                  ./ICESugarProMinimal.v:14293.23-14293.43
Info:                  ./ICESugarProMinimal.v:1724.14-1754.4
Info:  0.2  1.9  Source u_saxon.system_vga_logic.vga_ctrl.v_counter_TRELLIS_FF_Q_3_DI_LUT4_Z_SLICE.F1
Info:  0.7  2.6    Net u_saxon.system_vga_logic._zz_io_timings_v_syncEnd_LUT4_B_3_Z[3] budget 7.589000 ns (8,7) -> (8,6)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_counter_TRELLIS_FF_Q_4_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.9  Source u_saxon.system_vga_logic.vga_ctrl.v_counter_TRELLIS_FF_Q_4_DI_LUT4_Z_SLICE.F1
Info:  0.9  3.8    Net u_saxon.system_vga_logic._zz_io_timings_v_syncEnd_LUT4_B_Z[1] budget 7.588000 ns (8,6) -> (8,6)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.1  Source u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_SLICE.F0
Info:  0.9  5.0    Net u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C[0] budget 7.588000 ns (8,6) -> (9,8)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.2  Source u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.F0
Info:  0.9  6.1    Net u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR budget 7.588000 ns (9,8) -> (9,10)
Info:                Sink $PACKER_VCC_SLICE.LSR
Info:  0.4  6.5  Setup $PACKER_VCC_SLICE.LSR
Info: 1.9 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_vga' -> '<async>':
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_dma_logic_io_outputs_0_queue.ram.0.0.0.DOA6
Info:  2.2  7.8    Net u_saxon.system_dma_logic_io_outputs_0_queue_io_pop_payload_data[6] budget 2.912000 ns (8,25) -> (8,15)
Info:                Sink u_saxon.system_vga_logic._zz_vga_input_ready_2_LUT4_D_5_SLICE.C0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:3311.23-3311.49
Info:                  ./ICESugarProMinimal.v:1724.14-1754.4
Info:  0.2  8.0  Source u_saxon.system_vga_logic._zz_vga_input_ready_2_LUT4_D_5_SLICE.F0
Info:  0.9  8.9    Net u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data_LUT4_Z_5_D[2] budget 2.911000 ns (8,15) -> (8,15)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  9.3  Source u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0  9.3    Net u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_2_C_L6MUX21_Z_D0 budget 0.000000 ns (8,15) -> (8,15)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36
Info:  0.2  9.6  Source u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.7 10.3    Net u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_2_C[3] budget 2.911000 ns (8,15) -> (8,14)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 10.5  Source u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_SLICE.F1
Info:  0.9 11.4    Net u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_C[2] budget 4.991000 ns (8,14) -> (7,14)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_C_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 11.7  Source u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_C_LUT4_Z_SLICE.F1
Info:  0.7 12.3    Net u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data[1] budget 12.692000 ns (7,14) -> (6,14)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 12.3  Setup u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info: 7.0 ns logic, 5.4 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_vga' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_hdmiPhy_bridge.encode_R.inv_dw_LUT4_Z_SLICE.Q0
Info:  1.5  2.0    Net u_saxon.system_hdmiPhy_bridge.TMDS_red[2] budget 3.620000 ns (9,17) -> (2,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_7_DI_LUT4_Z_SLICE.C0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6877.23-6877.39
Info:                  ./ICESugarProMinimal.v:1173.17-1186.4
Info:  0.2  2.3  Source u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_7_DI_LUT4_Z_SLICE.F0
Info:  0.1  2.4    Net u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_7_DI budget 3.619000 ns (2,23) -> (2,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_7_DI_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:7031.3-7038.6
Info:                  ./ICESugarProMinimal.v:1173.17-1186.4
Info:  0.0  2.4  Setup u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_7_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_vga' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray_TRELLIS_FF_Q_5_DI_LUT4_Z_SLICE.Q0
Info:  1.0  1.5    Net u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray[2] budget 19.475000 ns (10,10) -> (10,11)
Info:                Sink u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0_TRELLIS_FF_Q_5_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:3107.14-3112.4
Info:                  ./ICESugarProMinimal.v:14262.23-14262.32
Info:                  ./ICESugarProMinimal.v:1783.16-1800.4
Info:  0.0  1.5  Setup u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0_TRELLIS_FF_Q_5_SLICE.M0
Info: 0.5 ns logic, 1.0 ns routing

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 52.35 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock   '$glbnet$u_saxon.clocking_pll_clkout_hdmi': 312.01 MHz (PASS at 125.00 MHz)
Info: Max frequency for clock    '$glbnet$u_saxon.clocking_pll_clkout_vga': 67.95 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 100.64 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 272.18 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 2.62 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 3.86 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.13 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.20 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.41 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.48 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.78 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 17.32 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 1.86 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 1.59 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_vga   : 6.49 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_vga    -> <async>                                           : 12.33 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_vga    -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 2.41 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_vga    -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.48 ns

Info: Slack histogram:
Info:  legend: * represents 53 endpoint(s)
Info:          + represents [1,53) endpoint(s)
Info: [   899,   4974) |**+
Info: [  4974,   9049) |**************+
Info: [  9049,  13124) |***********************************************+
Info: [ 13124,  17199) |************************************************************ 
Info: [ 17199,  21274) |*********************************************+
Info: [ 21274,  25349) |+
Info: [ 25349,  29424) |+
Info: [ 29424,  33499) |+
Info: [ 33499,  37574) |****+
Info: [ 37574,  41649) |*+
Info: [ 41649,  45724) | 
Info: [ 45724,  49799) | 
Info: [ 49799,  53874) | 
Info: [ 53874,  57949) | 
Info: [ 57949,  62024) | 
Info: [ 62024,  66099) |+
Info: [ 66099,  70174) |**+
Info: [ 70174,  74249) |*+
Info: [ 74249,  78324) |***+
Info: [ 78324,  82399) |*************+

Info: Program finished normally.
