$date
	Fri Oct 21 00:31:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RegFile_tb $end
$var wire 32 ! readData2 [31:0] $end
$var wire 32 " readData1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ readReg1 [4:0] $end
$var reg 5 % readReg2 [4:0] $end
$var reg 1 & regWrite $end
$var reg 1 ' reset $end
$var reg 32 ( writeData [31:0] $end
$var reg 5 ) writeReg [4:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 * readReg1 [4:0] $end
$var wire 5 + readReg2 [4:0] $end
$var wire 1 & regWrite $end
$var wire 1 ' reset $end
$var wire 32 , writeData [31:0] $end
$var wire 5 - writeReg [4:0] $end
$var reg 32 . readData1 [31:0] $end
$var reg 32 / readData2 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
1'
x&
bx %
bx $
0#
bx "
bx !
$end
#10
b100000 0
1#
#20
b0 !
b0 /
b0 "
b0 .
0#
b1100 (
b1100 ,
b100 )
b100 -
b0 %
b0 +
b0 $
b0 *
1&
0'
#30
1#
#40
0#
b110 (
b110 ,
b101 )
b101 -
#50
1#
#60
b110 !
b110 /
b1100 "
b1100 .
0#
b101 %
b101 +
b100 $
b100 *
0&
#70
1#
#80
0#
b1111 (
b1111 ,
b100 )
b100 -
1&
#90
b1111 "
b1111 .
1#
#100
0#
