# compile vhdl design source files
vhdl xil_defaultlib  "../../../and_gate.srcs/sources_1/new/AND_GATE.vhd"
vhdl xil_defaultlib  "../../../and_gate.srcs/sim_1/new/and_gate_flow.vhd"

# Do not sort compile order
nosort
