<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: Enumerated Types</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__autanalog__ac__enums.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Enumerated Types<div class="ingroups"><a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__ac.html">AC      (Autonomous Controller)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gacd0f063a9453fc46de1e7cee7e67225a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#gacd0f063a9453fc46de1e7cee7e67225a">cy_en_autanalog_ac_status_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#ggacd0f063a9453fc46de1e7cee7e67225aaa4a682f8ba7b247d661b273360769909">CY_AUTANALOG_AC_STATUS_STOPPED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#ggacd0f063a9453fc46de1e7cee7e67225aa87fb75261d9864735d117865e67bdeee">CY_AUTANALOG_AC_STATUS_RUNNING</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#ggacd0f063a9453fc46de1e7cee7e67225aae7f2e8df19adcc28d338ad8fa5a6d1c7">CY_AUTANALOG_AC_STATUS_PAUSED</a> = 2UL
<br />
 }<tr class="memdesc:gacd0f063a9453fc46de1e7cee7e67225a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AC operation status, see <a class="el" href="structcy__stc__autanalog__state__ac__t.html#afbf27ee33b7aa12e09344caedfe75aa7">cy_stc_autanalog_state_ac_t::status</a>, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__ac__enums.html#gacd0f063a9453fc46de1e7cee7e67225a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gacd0f063a9453fc46de1e7cee7e67225a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef635d8aa5797a1b4b57d74656a1c93"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#ga6ef635d8aa5797a1b4b57d74656a1c93">cy_en_autanalog_stt_ac_gpio_out_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga6ef635d8aa5797a1b4b57d74656a1c93a28b1a2f99c7d4c1982a60d46873ed360">CY_AUTANALOG_STT_AC_GPIO_OUT_DISABLED</a> = 0x0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga6ef635d8aa5797a1b4b57d74656a1c93aa20ccc4695609591e326ae547f9c7d86">CY_AUTANALOG_STT_AC_GPIO_OUT0</a> = 0x1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga6ef635d8aa5797a1b4b57d74656a1c93a948c4ae1a123ba30a10ca9d4b0dba31e">CY_AUTANALOG_STT_AC_GPIO_OUT1</a> = 0x2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga6ef635d8aa5797a1b4b57d74656a1c93a78779e87a4e9291e7012ac18995ccdd9">CY_AUTANALOG_STT_AC_GPIO_OUT2</a> = 0x4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga6ef635d8aa5797a1b4b57d74656a1c93ab7ba78c58124e6e2fdbd4fe543d9e230">CY_AUTANALOG_STT_AC_GPIO_OUT3</a> = 0x8UL
<br />
 }<tr class="memdesc:ga6ef635d8aa5797a1b4b57d74656a1c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of masks to control the four GPIO outputs with the AC, see <a class="el" href="structcy__stc__autanalog__ac__t.html#a9da5a62f6abb8f88f60e19e8ac451837">cy_stc_autanalog_ac_t::gpioOutEn</a>, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__ac__enums.html#ga6ef635d8aa5797a1b4b57d74656a1c93">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga6ef635d8aa5797a1b4b57d74656a1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953523ea666a6bd7f2b47eb857c3ba8d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#ga953523ea666a6bd7f2b47eb857c3ba8d">cy_en_autanalog_stt_ac_action_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8dad986480f2e1f5f38660a299475d58e27">CY_AUTANALOG_STT_AC_ACTION_STOP</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8da60640eff86c677df97db5b5c0261fa1c">CY_AUTANALOG_STT_AC_ACTION_NEXT</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8da28e742b0c425ef2472bf31aa0bad0629">CY_AUTANALOG_STT_AC_ACTION_WAIT_FOR</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8da6fb4dce866d3b726b532d7a559aa1e18">CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_TRUE</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8dafd2c632e9c8d900ca10266ad65821577">CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_FALSE</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8da6c2b6b832b7b294743988392524e22ef">CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_TRUE_CLR</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga953523ea666a6bd7f2b47eb857c3ba8da7fa0bc981a6aa3de5fecd41f0042a322">CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_FALSE_CLR</a> = 6UL
<br />
 }<tr class="memdesc:ga953523ea666a6bd7f2b47eb857c3ba8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of ACTIONS for the AC to change the STT state, for more details, refer to the device Architecture Technical Reference Manual, <a class="el" href="group__group__autanalog__ac.html#group_autanalog_ac_stt">State Transition Table</a> chapter and <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a6a67c9383fe2a24788f16bae51c53f73">cy_stc_autanalog_stt_ac_t::condition</a> field in the AC STT.  <a href="group__group__autanalog__ac__enums.html#ga953523ea666a6bd7f2b47eb857c3ba8d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga953523ea666a6bd7f2b47eb857c3ba8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c8c6d1282fb7e5b1f4e4425af6d9d2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#ga07c8c6d1282fb7e5b1f4e4425af6d9d2">cy_en_autanalog_stt_ac_condition_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aea06cec3f06629a87d92db935519ab7c">CY_AUTANALOG_STT_AC_CONDITION_FALSE</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a64478d06190e1dc7ef81d5591b5fbf05">CY_AUTANALOG_STT_AC_CONDITION_TRUE</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2af4692dccd5d8fc6217f7bf13940b3044">CY_AUTANALOG_STT_AC_CONDITION_BLOCK_READY</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2afbf90a437cb282072c5ad55c82464f13">CY_AUTANALOG_STT_AC_CONDITION_CNT_DONE</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa6026ea9c7834a173ef813df1c6e035c">CY_AUTANALOG_STT_AC_CONDITION_SAR_DONE</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a42776369428f5cfbba704f48ea8f5224">CY_AUTANALOG_STT_AC_CONDITION_SAR_EOS</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2add9ddad83f65ba95abc9537281b608fc">CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE0</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a69d1d5072879a27abd8b7ed87bf07fa9">CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE1</a> = 7UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a1ab48572e83f7f63eddb0d140c79a7f1">CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE2</a> = 8UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0ee83c463da7b82448425b2b3b7d3951">CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE3</a> = 9UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2ae3b29eba71ad2653c56973ed07f78b26">CY_AUTANALOG_STT_AC_CONDITION_SAR_BUSY</a> = 10UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0df6d5ae5dd7b67d26f2db96125a6048">CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR0_DONE</a> = 11UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a3a3b3836686ccad102bd4648f43dffa7">CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR1_DONE</a> = 12UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a37be473f0917a12363666d767c03bb18">CY_AUTANALOG_STT_AC_CONDITION_SAR_FIFO_DONE</a> = 13UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a66f1a8e7be31abd1e0936c488e81d469">CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR0_FIFO_DONE</a> = 14UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a8a613e75018549ed248ab2c1a1755622">CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR1_FIFO_DONE</a> = 15UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a67389c067e864fbcfdf193353ca44b88">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_STROBE0</a> = 16UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a1eeaf4350718f871983c2f1f7523460a">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_STROBE1</a> = 17UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a933c365dd8f7c2400c2b831197d9ebe2">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP0</a> = 18UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a456a0e34810e69b6fd84620c5b59ac57">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP1</a> = 19UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a58812b7c8080c5ebeb0c6f8fdce827d4">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_RANGE0</a> = 20UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2abe67d46cd3514a8f9635b2d1aa13d74d">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_RANGE1</a> = 21UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aed674a2e8c85f58c0fa68c477950d13c">CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP0</a> = 22UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a2d856a594d540a38ff26f41fa699f5db">CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP1</a> = 23UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2ab50af085d91e5765217218c637300d2a">CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP0</a> = 24UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2ae8c05ffa685d0a89b00b6c6ba12de7c2">CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP1</a> = 25UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a7aeb9a7db13eda9b00d5483d7e55e703">CY_AUTANALOG_STT_AC_CONDITION_CHIP_ACTIVE</a> = 32UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a2e4d80b69aea6efe8b27ad46fd582a0a">CY_AUTANALOG_STT_AC_CONDITION_CHIP_DEEPSLEEP</a> = 33UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a8793b59e8f5609b7106bb77b7d64f2f4">CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN0</a> = 34UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a89fef0c030ae49df3d20ee1b7f157088">CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN1</a> = 35UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa7331df78772198169927ee8b68a0cef">CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN2</a> = 36UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a052be301a694dc858916374a35511b19">CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN3</a> = 37UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aece0f528a180949ef1e56480944b2645">CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN_WAKE</a> = 38UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2adc64627731a946c5e4a49c026b59d989">CY_AUTANALOG_STT_AC_CONDITION_TIMER_DONE_WAKE</a> = 39UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0460a91ccba087fd3ab6c797a7e6165d">CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP0_WAKE</a> = 40UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aca954eb78e39d3666c62dc507e6b4e94">CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP1_WAKE</a> = 41UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa0308958258a7d5872352f963a60a843">CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP0_WAKE</a> = 42UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2afc6983f9363bfeb57609a11d648ffe1a">CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP1_WAKE</a> = 43UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0927e45a73fa0d0b093e6dd207bb3dfc">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP0_WAKE</a> = 44UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a220604f6dcb02f9adb5ade899f8d9c72">CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP1_WAKE</a> = 45UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a6db56e17564c95b26f70323c14b68fa8">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL0</a> = 46UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a5d2dc5bde67afdf681013ce756f36eb1">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL1</a> = 47UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a16889d0f91033c846050469dec98e36a">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL2</a> = 48UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a7b59886b4b062d28a96733100e1e2271">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL3</a> = 49UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a6f44f58443a32e10538a5ec31aa8c6cb">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL4</a> = 50UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a95dc76cd59b26d29bf87ba1d0311ed94">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL5</a> = 51UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa3ce029ec162bc3743f45ca1631bfd6b">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL6</a> = 52UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a2f3f91727e8441a3a718ae4c5f55d7b4">CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL7</a> = 53UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2acb39899de02bbb63a5392ad93ea8074f">CY_AUTANALOG_STT_AC_CONDITION_DAC0_RANGE0</a> = 54UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a73ec7fe87465d163589c04a062212cae">CY_AUTANALOG_STT_AC_CONDITION_DAC0_RANGE1</a> = 55UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2ad6a7cbc7ad4bd322f27b625d258eaa1d">CY_AUTANALOG_STT_AC_CONDITION_DAC0_RANGE2</a> = 56UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0a68c88796557e57d2454856b9613565">CY_AUTANALOG_STT_AC_CONDITION_DAC0_EPOCH</a> = 57UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2ab13767159841b89c75689aa9c45c7d4e">CY_AUTANALOG_STT_AC_CONDITION_DAC0_STROBE</a> = 58UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2abbc0a28f1e4d4b1a046b2a173dc4e266">CY_AUTANALOG_STT_AC_CONDITION_DAC1_RANGE0</a> = 59UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a6719f18ad25df81a89d481f285973e19">CY_AUTANALOG_STT_AC_CONDITION_DAC1_RANGE1</a> = 60UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa2e0d715b5f3874713e35cc566fa8ccc">CY_AUTANALOG_STT_AC_CONDITION_DAC1_RANGE2</a> = 61UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2aab44a87d9e93cfb8a7a32fba8aadaab3">CY_AUTANALOG_STT_AC_CONDITION_DAC1_EPOCH</a> = 62UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga07c8c6d1282fb7e5b1f4e4425af6d9d2a20e7ab4d9a7e5e950400f8c5ae311775">CY_AUTANALOG_STT_AC_CONDITION_DAC1_STROBE</a> = 63UL
<br />
 }<tr class="memdesc:ga07c8c6d1282fb7e5b1f4e4425af6d9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of CONDITIONS (events) for the AC to change the STT state, for more details, refer to the device Architecture Technical Reference Manual, <a class="el" href="group__group__autanalog__ac.html#group_autanalog_ac_stt">State Transition Table</a> chapter and <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a6a67c9383fe2a24788f16bae51c53f73">cy_stc_autanalog_stt_ac_t::condition</a> field in the AC STT.  <a href="group__group__autanalog__ac__enums.html#ga07c8c6d1282fb7e5b1f4e4425af6d9d2">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga07c8c6d1282fb7e5b1f4e4425af6d9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0517333133998c460582293d843691"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#ga3a0517333133998c460582293d843691">cy_en_autanalog_fw_trigger_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga3a0517333133998c460582293d843691a13b43d9c77d9daeb8f6dac4a801009fc">CY_AUTANALOG_FW_TRIGGER0</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga3a0517333133998c460582293d843691aea4d7a7d6c78c48796b1037051878a8c">CY_AUTANALOG_FW_TRIGGER1</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga3a0517333133998c460582293d843691a7a676452796fbee8588076e06140d54b">CY_AUTANALOG_FW_TRIGGER2</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga3a0517333133998c460582293d843691aabf3cecd8aa1794c293e4c0293e334bb">CY_AUTANALOG_FW_TRIGGER3</a> = 3UL
<br />
 }<tr class="memdesc:ga3a0517333133998c460582293d843691"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AC FW input triggers, <a class="el" href="group__group__autanalog__ac__functions.html#gad4d2973708313fb58b5ed0e6e5863760">Cy_AutAnalog_FwTrigger</a>, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__ac__enums.html#ga3a0517333133998c460582293d843691">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga3a0517333133998c460582293d843691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d95e8e0c2096212db0da444050bd92d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#ga8d95e8e0c2096212db0da444050bd92d">cy_en_autanalog_ac_out_trigger_idx_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92da607b3317f445895a8fa565ef73fbf290">CY_AUTANALOG_AC_OUT_TRIGGER0</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92dac7aa5185d3f39352e097004b6e871efd">CY_AUTANALOG_AC_OUT_TRIGGER1</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92da52976098946602b90c11a2afeb20b956">CY_AUTANALOG_AC_OUT_TRIGGER2</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92da5afe778a221fab453441cfb41fcc236e">CY_AUTANALOG_AC_OUT_TRIGGER3</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92da17b505cd4d28f67f08cf8ba3cb3bea5e">CY_AUTANALOG_AC_OUT_TRIGGER4</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92dabf54b3e76e22365efaf31c26cceb6965">CY_AUTANALOG_AC_OUT_TRIGGER5</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92da8474b4756d62cd8b1de445d8cd63df6c">CY_AUTANALOG_AC_OUT_TRIGGER6</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga8d95e8e0c2096212db0da444050bd92daf37081bfc385d0b46b54e03db184a73f">CY_AUTANALOG_AC_OUT_TRIGGER7</a> = 7UL
<br />
 }<tr class="memdesc:ga8d95e8e0c2096212db0da444050bd92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AC output triggers, <a class="el" href="group__group__autanalog__ac__functions.html#ga40e82b75e243db2eac3fae34c443cdf3">Cy_AutAnalog_GetOutputTriggerMask</a> and <a class="el" href="group__group__autanalog__ac__functions.html#ga7f177d684d2297c7db40aa98a438bd4c">Cy_AutAnalog_SetOutputTriggerMask</a>, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__ac__enums.html#ga8d95e8e0c2096212db0da444050bd92d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga8d95e8e0c2096212db0da444050bd92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768fe80c98ba584dd74ba62278d57b31"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#ga768fe80c98ba584dd74ba62278d57b31">cy_en_autanalog_ac_out_trigger_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31abb152766c65b80c332b88fe2e4bbadf8">CY_AUTANALOG_AC_OUT_TRIG_MASK_EMPTY</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a7431e1faee7bf39f61f32ec5ee111f8e">CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL0_COMP0</a> = 1UL &lt;&lt; 0U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a18774f34d064346c24babb2eaced08db">CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL0_COMP1</a> = 1UL &lt;&lt; 1U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ad38791ba8ccaa5b431f2dfe841765959">CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL1_COMP0</a> = 1UL &lt;&lt; 2U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ab014254c4afdc71ac86eb8dfd47c2820">CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL1_COMP1</a> = 1UL &lt;&lt; 3U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31aa88ed01c3939b72e86000546728892cd">CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_CMP0</a> = 1UL &lt;&lt; 4U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a47ac21eb643791bb621d8ca5d2998fbe">CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_CMP1</a> = 1UL &lt;&lt; 5U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a72a8f96060efabbb1cecd9c2e4f1e943">CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_RANGE0</a> = 1UL &lt;&lt; 6U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a598ea550b855e96c7eaa224a12263d4d">CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_RANGE1</a> = 1UL &lt;&lt; 7U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a9dee33587e614977eb4fb811004c68a1">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_RANGE0</a> = 1UL &lt;&lt; 8U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ae01e73a7f59f0b200e775775594e6eb5">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_RANGE1</a> = 1UL &lt;&lt; 9U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31afb2cef53ff9111fcbe505a092ec2499d">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_RANGE2</a> = 1UL &lt;&lt; 10U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a724ed12f7fb3f5c0a860c124af4480bd">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_EPOCH</a> = 1UL &lt;&lt; 11U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a228d41d4ffc9df1cdc81de7adfc0a71a">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_RANGE0</a> = 1UL &lt;&lt; 13U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ae29e5dc8779bbaabbf3e5c589466e4ec">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_RANGE1</a> = 1UL &lt;&lt; 14U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a6e706f479ee054a13a201a34a687a71c">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_RANGE2</a> = 1UL &lt;&lt; 15U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a1410a9e3150d70e6b31ed36b9b2ed004">CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_EPOCH</a> = 1UL &lt;&lt; 16U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a5f00f6e054d661e3e64dcf8aa2527a5a">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL0</a> = 1UL &lt;&lt; 17U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a5e4e76912e20b7cdf3b843df9044847a">CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_DONE</a> = 1UL &lt;&lt; 18U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a8f3ffa019341537220ba0fd195998caf">CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_EOS</a> = 1UL &lt;&lt; 19U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31aeb2988d98972f75a6ce33a928ac5a3a3">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL1</a> = 1UL &lt;&lt; 20U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a9c731e780a56053fda2d8811a881efdf">CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE0</a> = 1UL &lt;&lt; 21U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31aabd023f3f1e3ad196e7f2fffe6c451bd">CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE1</a> = 1UL &lt;&lt; 22U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a711c52b9083c37a0c8eb61275c74a742">CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE2</a> = 1UL &lt;&lt; 23U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a6265b455c660ecf7544e87fa84de706b">CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE3</a> = 1UL &lt;&lt; 24U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a02b4a8cefe2653b637941b1def0bad94">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL2</a> = 1UL &lt;&lt; 25U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ae1c48a0cb4571c9a44212175935632f5">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL3</a> = 1UL &lt;&lt; 26U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ad2622790e06f2baa6efe625b5e4d1077">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL4</a> = 1UL &lt;&lt; 27U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31ac3f1725fd5fe7223978bb46ab4a56222">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL5</a> = 1UL &lt;&lt; 28U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a80a38bdabfbc0ab31d1ba7dcea0bc48f">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL6</a> = 1UL &lt;&lt; 29U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31abf748eaf3b0f44bb9a48d48e68e9ca36">CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL7</a> = 1UL &lt;&lt; 30U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#gga768fe80c98ba584dd74ba62278d57b31a4f9bfbf2af064c60f54be44abd6719a2">CY_AUTANALOG_AC_OUT_TRIG_MASK_AC</a> = ((int32_t)(1UL &lt;&lt; 31U))
<br />
 }<tr class="memdesc:ga768fe80c98ba584dd74ba62278d57b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of masks to control the AC output trigger, see <a class="el" href="structcy__stc__autanalog__ac__t.html#aa5ac2dad869e7225581747dc993f822f">cy_stc_autanalog_ac_t::mask</a> and <a class="el" href="group__group__autanalog__ac__functions.html#ga40e82b75e243db2eac3fae34c443cdf3">Cy_AutAnalog_GetOutputTriggerMask</a>, <a class="el" href="group__group__autanalog__ac__functions.html#ga7f177d684d2297c7db40aa98a438bd4c">Cy_AutAnalog_SetOutputTriggerMask</a>.  <a href="group__group__autanalog__ac__enums.html#ga768fe80c98ba584dd74ba62278d57b31">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga768fe80c98ba584dd74ba62278d57b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11e8757f7961367bb1b18a5eeca13ca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__ac__enums.html#gaf11e8757f7961367bb1b18a5eeca13ca">cy_en_autanalog_timer_clk_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#ggaf11e8757f7961367bb1b18a5eeca13caa27949b1aed5b296918d555294e71e2e0">CY_AUTANALOG_TIMER_CLK_LP</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__ac__enums.html#ggaf11e8757f7961367bb1b18a5eeca13caad97d480b473e59d9a32f4562df6fe186">CY_AUTANALOG_TIMER_CLK_LF</a> = 1UL
<br />
 }<tr class="memdesc:gaf11e8757f7961367bb1b18a5eeca13ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AC clock source for wake-up Timer, see <a class="el" href="structcy__stc__autanalog__timer__t.html#a8fb4bcb457bd4216a3ccd14a40af42e0">cy_stc_autanalog_timer_t::clkSrc</a>, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__ac__enums.html#gaf11e8757f7961367bb1b18a5eeca13ca">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf11e8757f7961367bb1b18a5eeca13ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gacd0f063a9453fc46de1e7cee7e67225a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0f063a9453fc46de1e7cee7e67225a">&#9670;&nbsp;</a></span>cy_en_autanalog_ac_status_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#gacd0f063a9453fc46de1e7cee7e67225a">cy_en_autanalog_ac_status_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The AC operation status, see <a class="el" href="structcy__stc__autanalog__state__ac__t.html#afbf27ee33b7aa12e09344caedfe75aa7">cy_stc_autanalog_state_ac_t::status</a>, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggacd0f063a9453fc46de1e7cee7e67225aaa4a682f8ba7b247d661b273360769909"></a>CY_AUTANALOG_AC_STATUS_STOPPED&#160;</td><td class="fielddoc"><p>The AC is idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacd0f063a9453fc46de1e7cee7e67225aa87fb75261d9864735d117865e67bdeee"></a>CY_AUTANALOG_AC_STATUS_RUNNING&#160;</td><td class="fielddoc"><p>The AC is running. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacd0f063a9453fc46de1e7cee7e67225aae7f2e8df19adcc28d338ad8fa5a6d1c7"></a>CY_AUTANALOG_AC_STATUS_PAUSED&#160;</td><td class="fielddoc"><p>The AC is paused. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6ef635d8aa5797a1b4b57d74656a1c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef635d8aa5797a1b4b57d74656a1c93">&#9670;&nbsp;</a></span>cy_en_autanalog_stt_ac_gpio_out_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#ga6ef635d8aa5797a1b4b57d74656a1c93">cy_en_autanalog_stt_ac_gpio_out_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The set of masks to control the four GPIO outputs with the AC, see <a class="el" href="structcy__stc__autanalog__ac__t.html#a9da5a62f6abb8f88f60e19e8ac451837">cy_stc_autanalog_ac_t::gpioOutEn</a>, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6ef635d8aa5797a1b4b57d74656a1c93a28b1a2f99c7d4c1982a60d46873ed360"></a>CY_AUTANALOG_STT_AC_GPIO_OUT_DISABLED&#160;</td><td class="fielddoc"><p>Control of the GPIO outs is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef635d8aa5797a1b4b57d74656a1c93aa20ccc4695609591e326ae547f9c7d86"></a>CY_AUTANALOG_STT_AC_GPIO_OUT0&#160;</td><td class="fielddoc"><p>The GPIO out0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef635d8aa5797a1b4b57d74656a1c93a948c4ae1a123ba30a10ca9d4b0dba31e"></a>CY_AUTANALOG_STT_AC_GPIO_OUT1&#160;</td><td class="fielddoc"><p>The GPIO out1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef635d8aa5797a1b4b57d74656a1c93a78779e87a4e9291e7012ac18995ccdd9"></a>CY_AUTANALOG_STT_AC_GPIO_OUT2&#160;</td><td class="fielddoc"><p>The GPIO out2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef635d8aa5797a1b4b57d74656a1c93ab7ba78c58124e6e2fdbd4fe543d9e230"></a>CY_AUTANALOG_STT_AC_GPIO_OUT3&#160;</td><td class="fielddoc"><p>The GPIO out3. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga953523ea666a6bd7f2b47eb857c3ba8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953523ea666a6bd7f2b47eb857c3ba8d">&#9670;&nbsp;</a></span>cy_en_autanalog_stt_ac_action_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#ga953523ea666a6bd7f2b47eb857c3ba8d">cy_en_autanalog_stt_ac_action_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The set of ACTIONS for the AC to change the STT state, for more details, refer to the device Architecture Technical Reference Manual, <a class="el" href="group__group__autanalog__ac.html#group_autanalog_ac_stt">State Transition Table</a> chapter and <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a6a67c9383fe2a24788f16bae51c53f73">cy_stc_autanalog_stt_ac_t::condition</a> field in the AC STT. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8dad986480f2e1f5f38660a299475d58e27"></a>CY_AUTANALOG_STT_AC_ACTION_STOP&#160;</td><td class="fielddoc"><p>Stop the AC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8da60640eff86c677df97db5b5c0261fa1c"></a>CY_AUTANALOG_STT_AC_ACTION_NEXT&#160;</td><td class="fielddoc"><p>Proceed to the next state in the STT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8da28e742b0c425ef2472bf31aa0bad0629"></a>CY_AUTANALOG_STT_AC_ACTION_WAIT_FOR&#160;</td><td class="fielddoc"><p>Wait (indefinitely) for the associated CONDITION to be TRUE before moving to the next state, see <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a6a67c9383fe2a24788f16bae51c53f73">cy_stc_autanalog_stt_ac_t::condition</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8da6fb4dce866d3b726b532d7a559aa1e18"></a>CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_TRUE&#160;</td><td class="fielddoc"><p>Check if CONDITION has occurred If it has, take the indicated branch <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a218ebc3de1e77d6493bb85a88ecd78ca">cy_stc_autanalog_stt_ac_t::branchState</a>, if not, proceed to the next state. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8dafd2c632e9c8d900ca10266ad65821577"></a>CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_FALSE&#160;</td><td class="fielddoc"><p>Check if CONDITION has occurred If it has, proceed to the next state, if not, take the indicated branch <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a218ebc3de1e77d6493bb85a88ecd78ca">cy_stc_autanalog_stt_ac_t::branchState</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8da6c2b6b832b7b294743988392524e22ef"></a>CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_TRUE_CLR&#160;</td><td class="fielddoc"><p>Check if CONDITION has occurred If it has, take the indicated branch <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a218ebc3de1e77d6493bb85a88ecd78ca">cy_stc_autanalog_stt_ac_t::branchState</a>, if not, proceed to the next state. </p>
<dl class="section note"><dt>Note</dt><dd>If the indicated branch is taken, all loop counters are cleared (reset). </dd>
<dd>
If the CONDITION is set to CNT_DONE, (<a class="el" href="group__group__autanalog__ac__enums.html#ga07c8c6d1282fb7e5b1f4e4425af6d9d2">cy_en_autanalog_stt_ac_condition_t</a>) then the loop counters are not cleared (reset) </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga953523ea666a6bd7f2b47eb857c3ba8da7fa0bc981a6aa3de5fecd41f0042a322"></a>CY_AUTANALOG_STT_AC_ACTION_BRANCH_IF_FALSE_CLR&#160;</td><td class="fielddoc"><p>Check if CONDITION has occurred If it has proceed to the next state, if not, take the indicated branch. </p>
<dl class="section note"><dt>Note</dt><dd>If the indicated branch is taken, all loop counters are cleared (reset) </dd>
<dd>
If the CONDITION is set to CNT_DONE, (<a class="el" href="group__group__autanalog__ac__enums.html#ga07c8c6d1282fb7e5b1f4e4425af6d9d2">cy_en_autanalog_stt_ac_condition_t</a>) then the loop counters are not cleared (reset) </dd></dl>
</td></tr>
</table>

</div>
</div>
<a id="ga07c8c6d1282fb7e5b1f4e4425af6d9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c8c6d1282fb7e5b1f4e4425af6d9d2">&#9670;&nbsp;</a></span>cy_en_autanalog_stt_ac_condition_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#ga07c8c6d1282fb7e5b1f4e4425af6d9d2">cy_en_autanalog_stt_ac_condition_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The set of CONDITIONS (events) for the AC to change the STT state, for more details, refer to the device Architecture Technical Reference Manual, <a class="el" href="group__group__autanalog__ac.html#group_autanalog_ac_stt">State Transition Table</a> chapter and <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#a6a67c9383fe2a24788f16bae51c53f73">cy_stc_autanalog_stt_ac_t::condition</a> field in the AC STT. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aea06cec3f06629a87d92db935519ab7c"></a>CY_AUTANALOG_STT_AC_CONDITION_FALSE&#160;</td><td class="fielddoc"><p>Unconditionally FALSE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a64478d06190e1dc7ef81d5591b5fbf05"></a>CY_AUTANALOG_STT_AC_CONDITION_TRUE&#160;</td><td class="fielddoc"><p>Unconditionally TRUE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2af4692dccd5d8fc6217f7bf13940b3044"></a>CY_AUTANALOG_STT_AC_CONDITION_BLOCK_READY&#160;</td><td class="fielddoc"><p>Enabled subsystems of the Autonomous Analog are initialized and ready for use. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2afbf90a437cb282072c5ad55c82464f13"></a>CY_AUTANALOG_STT_AC_CONDITION_CNT_DONE&#160;</td><td class="fielddoc"><p>Run-out for an interval timer if the ACTION is WAIT_FOR, or run-out for a loop counter, if the ACTION is BRANCH IF (<a class="el" href="group__group__autanalog__ac__enums.html#ga953523ea666a6bd7f2b47eb857c3ba8d">cy_en_autanalog_stt_ac_action_t</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa6026ea9c7834a173ef813df1c6e035c"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_DONE&#160;</td><td class="fielddoc"><p>SAR Sequencer DONE. </p>
<p>This status is sticky. It is set by the SAR when finishing a state in the SAR sequencer table (HS/LP) where NEXT_STATE <a class="el" href="structcy__stc__autanalog__sar__seq__tab__hs__t.html#acea255cf11cfdaf91ef26c0d163c8e35" title="The ADC sequencer next state, refer to Sequencer and State Transition Table chapter. ">cy_stc_autanalog_sar_seq_tab_hs_t::nextAction</a> or <a class="el" href="structcy__stc__autanalog__sar__seq__tab__lp__t.html#a42b27614098ea56b310a63ba64491c32" title="The ADC sequencer next state, refer to Sequencer and State Transition Table chapter. ">cy_stc_autanalog_sar_seq_tab_lp_t::nextAction</a> is set to STOP. Do not use this field if the SAR is configured for CONTINUOUS operation (i.e. NEXT_STATE is set to GO_TO_ENTRY_ADDRESS, see <a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a>).<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to SAR_DONE.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the SAR, see <a class="el" href="structcy__stc__autanalog__stt__sar__t.html#a5822ba93e2ef6e6655c8b700cbf51633">cy_stc_autanalog_stt_sar_t::enable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple SAR_DONEs).<br />
 </dd>
<dd>
This status does NOT indicate that the SAR data has been written to the FIFO (indicated by SAR_FIFO_DONE). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a42776369428f5cfbba704f48ea8f5224"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_EOS&#160;</td><td class="fielddoc"><p>SAR End of Scan (EOS). </p>
<p>This status is sticky. It is set by the SAR when finishing the state in the SAR sequencer table (HS/LP) NEXT_STATE <a class="el" href="structcy__stc__autanalog__sar__seq__tab__hs__t.html#acea255cf11cfdaf91ef26c0d163c8e35" title="The ADC sequencer next state, refer to Sequencer and State Transition Table chapter. ">cy_stc_autanalog_sar_seq_tab_hs_t::nextAction</a> or <a class="el" href="structcy__stc__autanalog__sar__seq__tab__lp__t.html#a42b27614098ea56b310a63ba64491c32" title="The ADC sequencer next state, refer to Sequencer and State Transition Table chapter. ">cy_stc_autanalog_sar_seq_tab_lp_t::nextAction</a> is set to GO_TO_ENTRY_ADDRESS or STOP, see <a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a>). The status is cleared by the AC when executing an AC state with the CONDITION programmed to SAR_EOS.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACT is set to WAIT_FOR or BRANCH_IF_* and COND is set to SAR_EOS.</li>
<li>Executing an AC state where ACT is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the SAR, see <a class="el" href="structcy__stc__autanalog__stt__sar__t.html#a5822ba93e2ef6e6655c8b700cbf51633">cy_stc_autanalog_stt_sar_t::enable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple SAR_EOSs). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2add9ddad83f65ba95abc9537281b608fc"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE0&#160;</td><td class="fielddoc"><p>SAR Range 0 detection. </p>
<p>This status is sticky. It is set by the SAR if the RANGE0 condition is met for a given channel with range 0 status enabled: <a class="el" href="structcy__stc__autanalog__sar__mux__chan__t.html#a7c7397831a056f299ba9233a44d62666" title="The status selector for the ADC output range. ">cy_stc_autanalog_sar_mux_chan_t::muxLimit</a> is equal to CY_AUTANALOG_SAR_LIMIT_STATUS_STC0 for LP/HS modes OR <a class="el" href="structcy__stc__autanalog__sar__hs__chan__t.html#aac63d81a72c8ff0fbc6556adad226d45" title="The status selector for the ADC output range. ">cy_stc_autanalog_sar_hs_chan_t::hsLimit</a> is equal to CY_AUTANALOG_SAR_LIMIT_STATUS_STC0 for HS mode.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to SAR_RANGE0.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the SAR, see <a class="el" href="structcy__stc__autanalog__stt__sar__t.html#a5822ba93e2ef6e6655c8b700cbf51633">cy_stc_autanalog_stt_sar_t::enable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple SAR_RANGE0s). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a69d1d5072879a27abd8b7ed87bf07fa9"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE1&#160;</td><td class="fielddoc"><p>SAR Range 1 detection. </p>
<p>It is similar to range 0 detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a1ab48572e83f7f63eddb0d140c79a7f1"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE2&#160;</td><td class="fielddoc"><p>SAR Range 2 detection. </p>
<p>It is similar to range 0 detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0ee83c463da7b82448425b2b3b7d3951"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_RANGE3&#160;</td><td class="fielddoc"><p>SAR Range 3 detection. </p>
<p>It is similar to range 0 detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2ae3b29eba71ad2653c56973ed07f78b26"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_BUSY&#160;</td><td class="fielddoc"><p>SAR BUSY detection. </p>
<p>This status is set whenever the SAR is running a scan. This status is transparent from the SAR sequencer (i.e. the status is not sticky). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0df6d5ae5dd7b67d26f2db96125a6048"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR0_DONE&#160;</td><td class="fielddoc"><p>SAR FIR0 done detection. </p>
<p>This status is sticky. It is set by the SAR FIR0 block whenever FIR0 produces a valid output.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to SAR_FIR0_DONE.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the SAR, see <a class="el" href="structcy__stc__autanalog__stt__sar__t.html#a5822ba93e2ef6e6655c8b700cbf51633">cy_stc_autanalog_stt_sar_t::enable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple SAR_FIR0_DONEs). </dd>
<dd>
This status does NOT indicate that the FIR0 data has been written to the FIFO (indicated by SAR_FIR0_FIFO_DONE). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a3a3b3836686ccad102bd4648f43dffa7"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR1_DONE&#160;</td><td class="fielddoc"><p>SAR FIR1 done detection. </p>
<p>It is similar to FIR0 done detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a37be473f0917a12363666d767c03bb18"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_FIFO_DONE&#160;</td><td class="fielddoc"><p>SAR FIFO done. </p>
<p>This status is SAR_DONE ANDED with FIFO writing complete. Do not use this field if the SAR is configured for for CONTINUOUS operation (i.e. NEXT_STATE is set to GO_TO_ENTRY_ADDRESS, see <a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a>) since SAR_DONE is never asserted. In that case, use the appropriate FIFO_LEVEL triggers.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to SAR_FIFO_DONE.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the SAR, see <a class="el" href="structcy__stc__autanalog__stt__sar__t.html#a5822ba93e2ef6e6655c8b700cbf51633">cy_stc_autanalog_stt_sar_t::enable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple SAR_FIFO_DONEs). </dd>
<dd>
This status does NOT indicate that the SAR data has been written to the FIFO (indicated by SAR_FIFO_DONE). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a66f1a8e7be31abd1e0936c488e81d469"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR0_FIFO_DONE&#160;</td><td class="fielddoc"><p>SAR FIR0 FIFO done detection. </p>
<p>This status is sticky. It is set by the SAR FIR0 block whenever FIR0 data has been written into the FIFO. When using this bit, it is expected that FIR0 writes to the FIFO only once in a given SAR scan.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to SAR_FIR0_FIFO_DONE.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the SAR, see <a class="el" href="structcy__stc__autanalog__stt__sar__t.html#a5822ba93e2ef6e6655c8b700cbf51633">cy_stc_autanalog_stt_sar_t::enable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple SAR_FIR0_FIFO_DONEs). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a8a613e75018549ed248ab2c1a1755622"></a>CY_AUTANALOG_STT_AC_CONDITION_SAR_FIR1_FIFO_DONE&#160;</td><td class="fielddoc"><p>SAR FIR1 FIFO done detection. </p>
<p>It is similar to SAR FIR0 FIFO done detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a67389c067e864fbcfdf193353ca44b88"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_STROBE0&#160;</td><td class="fielddoc"><p>PTComp Post Processor 0 Strobe. </p>
<p>This status is set whenever the PTComp Post Processor 0 has valid data. This status is transparent from the PTComp post processor (i.e. the status is not sticky). The AC needs to poll this status (i.e. ACTION is WAIT_FOR and CONDITION is PTCOMP_STROBE0) prior to checking PTC_RANGE0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a1eeaf4350718f871983c2f1f7523460a"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_STROBE1&#160;</td><td class="fielddoc"><p>PTComp Post Processor 1 Strobe. </p>
<p>It is similar to PTComp Post Processor 0 Strobe. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a933c365dd8f7c2400c2b831197d9ebe2"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP0&#160;</td><td class="fielddoc"><p>PTComp COMP0 output. </p>
<p>This status is sticky. It is set by the PTComp Comparator 0 if the condition is met. (<a class="el" href="group__group__autanalog__ptcomp__functions.html#gab22a3bcb3464a0041d7a827195dbc8b7">Cy_AutAnalog_PTComp_Read</a>). The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to PTCOMP_CMP0.</li>
<li>Executing an AC state where ACT is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling PTComp comparator 0 (by clearing <a class="el" href="structcy__stc__autanalog__stt__ptcomp__t.html#a4885557d721f0d86239327f761a57e39" title="Enable Comp0. ">cy_stc_autanalog_stt_ptcomp_t::enableComp0</a>) <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple PTC_CMP0s). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a456a0e34810e69b6fd84620c5b59ac57"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP1&#160;</td><td class="fielddoc"><p>PTComp COMP1 output. </p>
<p>It is similar to PTComp COMP1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a58812b7c8080c5ebeb0c6f8fdce827d4"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_RANGE0&#160;</td><td class="fielddoc"><p>PTComp Post Processor 0 Range output. </p>
<p>This status is sticky. It is set by the PTComp Post Processor if the RANGE0 condition is met (<a class="el" href="structcy__stc__autanalog__ptcomp__comp__pp__t.html#aa5c67fc86172161e5a471513e2292290">cy_stc_autanalog_ptcomp_comp_pp_t::limitCondition</a>). The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITIN is set to PTCOMP_RANGE0.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling both PTComp comparators (by clearing <a class="el" href="structcy__stc__autanalog__stt__ptcomp__t.html#a4885557d721f0d86239327f761a57e39" title="Enable Comp0. ">cy_stc_autanalog_stt_ptcomp_t::enableComp0</a> and <a class="el" href="structcy__stc__autanalog__stt__ptcomp__t.html#a8e0d9550f98a97f37ae681ab11fcf586" title="Enable Comp1. ">cy_stc_autanalog_stt_ptcomp_t::enableComp1</a>) <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple PTCOMP_RANGE0s). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2abe67d46cd3514a8f9635b2d1aa13d74d"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_RANGE1&#160;</td><td class="fielddoc"><p>PTComp Post Processor 1 Range output. </p>
<p>It is similar to PTComp Post Processor 0 Range output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aed674a2e8c85f58c0fa68c477950d13c"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP0&#160;</td><td class="fielddoc"><p>CTBL0 COMP0 output. </p>
<p>This status is sticky. It is set by the CTBL0 Opamp0 Comparator if the condition is met (<a class="el" href="structcy__stc__autanalog__ctb__sta__t.html#af824d44a65595d92b6957aefe82bb9d0">cy_stc_autanalog_ctb_sta_t::intComp0</a>).<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to CTBL0_CMP0.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling CTBL0 opamp0 (by clearing <a class="el" href="structcy__stc__autanalog__stt__ctb__t.html#a7acf372d44f10bbc884f6eb43de19dd0" title="Enable Opamp0. ">cy_stc_autanalog_stt_ctb_t::enableOpamp0</a>) <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple CTBL0_CMP0s). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a2d856a594d540a38ff26f41fa699f5db"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP1&#160;</td><td class="fielddoc"><p>CTBL0 COMP1 output. </p>
<p>It is similar to CTBL0 COMP0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2ab50af085d91e5765217218c637300d2a"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP0&#160;</td><td class="fielddoc"><p>CTBL1 COMP0 output. </p>
<p>It is similar to CTBL0 COMP0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2ae8c05ffa685d0a89b00b6c6ba12de7c2"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP1&#160;</td><td class="fielddoc"><p>CTBL1 COMP1 output. </p>
<p>It is similar to CTBL0 COMP0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a7aeb9a7db13eda9b00d5483d7e55e703"></a>CY_AUTANALOG_STT_AC_CONDITION_CHIP_ACTIVE&#160;</td><td class="fielddoc"><p>Chip Active Mode Status. </p>
<p>This status is set whenever the system is operating in Active Mode (this includes all Low Power active modes) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a2e4d80b69aea6efe8b27ad46fd582a0a"></a>CY_AUTANALOG_STT_AC_CONDITION_CHIP_DEEPSLEEP&#160;</td><td class="fielddoc"><p>Chip DeepSleep Mode Status. </p>
<p>This status is set whenever the system is operating in DeepsSeep Mode (this includes all RAM power modes in DeepSleep) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a8793b59e8f5609b7106bb77b7d64f2f4"></a>CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN0&#160;</td><td class="fielddoc"><p>External trigger 0 (or the FW trigger 0). </p>
<p>This status is sticky. It is set by the either the external hardware trigger 0 or FW trigger 0 asserting.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to TR_AUTANALOG_IN0.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a> <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple TR_LPPASS_IN0s). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a89fef0c030ae49df3d20ee1b7f157088"></a>CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN1&#160;</td><td class="fielddoc"><p>External trigger 1 (or the FW trigger 1). </p>
<p>It is similar to External trigger 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa7331df78772198169927ee8b68a0cef"></a>CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN2&#160;</td><td class="fielddoc"><p>External trigger 2 (or the FW trigger 2). </p>
<p>It is similar to External trigger 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a052be301a694dc858916374a35511b19"></a>CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN3&#160;</td><td class="fielddoc"><p>External trigger 3 (or the FW trigger 3). </p>
<p>It is similar to External trigger 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aece0f528a180949ef1e56480944b2645"></a>CY_AUTANALOG_STT_AC_CONDITION_TR_AUTANALOG_IN_WAKE&#160;</td><td class="fielddoc"><p>External Trigger Wake-up Source. </p>
<p>This condition is used to put the AC to sleep. </p><dl class="section note"><dt>Note</dt><dd>When using this condition, the ACTION must be set to WAIT_FOR. The AC will wake up when any external trigger [0-3] is asserted. </dd>
<dd>
When the AC is sleeping, all registered AC conditions are cleared. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2adc64627731a946c5e4a49c026b59d989"></a>CY_AUTANALOG_STT_AC_CONDITION_TIMER_DONE_WAKE&#160;</td><td class="fielddoc"><p>Timer Wakeup Source. </p>
<p>This condition is used to put the AC to sleep. The AC will wake from sleep when the Wake-up Timer reaches terminal count (<a class="el" href="structcy__stc__autanalog__state__t.html#a1bc9502b3fed76a88c05472743c0f4c1">cy_stc_autanalog_state_t::tc</a>). </p><dl class="section note"><dt>Note</dt><dd>When using this condition, the ACTION must be set to WAIT_FOR. The Wake-up Timer must also be configured (<a class="el" href="structcy__stc__autanalog__ac__t.html#a63c8cb9ceaa088fc2e1416e4bbf5ae80">cy_stc_autanalog_ac_t::timer</a>). </dd>
<dd>
When the AC is sleeping, all registered AC conditions are cleared. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0460a91ccba087fd3ab6c797a7e6165d"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP0_WAKE&#160;</td><td class="fielddoc"><p>CTBL0 comparator 0 wake-up. </p>
<p>This condition is used to put the AC to sleep. The AC will wake up when CTBL0 Comparator 0 meets the configured wake-up condition. </p><dl class="section note"><dt>Note</dt><dd>When using this condition, the ACTION must be set to WAIT_FOR. The comparator wake-up condition is configured per <a class="el" href="structcy__stc__autanalog__ctb__sta__t.html#af824d44a65595d92b6957aefe82bb9d0">cy_stc_autanalog_ctb_sta_t::intComp0</a>. The CTBL0 comparator 0 must be enabled during sleep (<a class="el" href="structcy__stc__autanalog__stt__ctb__t.html#a7acf372d44f10bbc884f6eb43de19dd0">cy_stc_autanalog_stt_ctb_t::enableOpamp0</a>). </dd>
<dd>
When the AC is sleeping, all registered AC conditions are cleared. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aca954eb78e39d3666c62dc507e6b4e94"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL0_CMP1_WAKE&#160;</td><td class="fielddoc"><p>CTBL0 comparator 1 wake-up. </p>
<p>It is similar to CTBL0 comparator 0 wake-up. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa0308958258a7d5872352f963a60a843"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP0_WAKE&#160;</td><td class="fielddoc"><p>CTBL1 comparator 0 wake-up. </p>
<p>It is similar to CTBL0 comparator 0 wake-up. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2afc6983f9363bfeb57609a11d648ffe1a"></a>CY_AUTANALOG_STT_AC_CONDITION_CTBL1_CMP1_WAKE&#160;</td><td class="fielddoc"><p>CTBL1 comparator 1 wake-up. </p>
<p>It is similar to CTBL0 comparator 0 wake-up. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0927e45a73fa0d0b093e6dd207bb3dfc"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP0_WAKE&#160;</td><td class="fielddoc"><p>PTComp comparator 0 wake-up. </p>
<p>This condition is used to put the AC to sleep. The AC will wake up when PTComp Comparator 0 meets the configured wake-up condition. </p><dl class="section note"><dt>Note</dt><dd>When using this condition, the ACTION must be set to WAIT_FOR. The comparator wake-up condition is configured per <a class="el" href="structcy__stc__autanalog__ptcomp__comp__sta__t.html#a2fc57b32a0f90a86ff23936a1bfe6ee1">cy_stc_autanalog_ptcomp_comp_sta_t::compEdgeComp0</a>. The PTC comparator 0 be enabled during aa sleep (<a class="el" href="structcy__stc__autanalog__stt__ptcomp__t.html#a4885557d721f0d86239327f761a57e39">cy_stc_autanalog_stt_ptcomp_t::enableComp0</a>). </dd>
<dd>
When the AC is sleeping, all registered AC conditions are cleared. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a220604f6dcb02f9adb5ade899f8d9c72"></a>CY_AUTANALOG_STT_AC_CONDITION_PTCOMP_CMP1_WAKE&#160;</td><td class="fielddoc"><p>PTComp comparator 1 wake-up. </p>
<p>It is similar to PTComp comparator 0 wake-up. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a6db56e17564c95b26f70323c14b68fa8"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL0&#160;</td><td class="fielddoc"><p>FIFO Level 0 trigger. </p>
<p>This status is transparent from the FIFO (i.e. the status is not sticky). This status is set whenever FIFO0 level condition has been met (<a class="el" href="structcy__stc__autanalog__fifo__cfg__t.html#a9afbf375b9ebc910340ddf08d001f8ea">cy_stc_autanalog_fifo_cfg_t::level</a>). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a5d2dc5bde67afdf681013ce756f36eb1"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL1&#160;</td><td class="fielddoc"><p>FIFO Level 1 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a16889d0f91033c846050469dec98e36a"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL2&#160;</td><td class="fielddoc"><p>FIFO Level 2 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a7b59886b4b062d28a96733100e1e2271"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL3&#160;</td><td class="fielddoc"><p>FIFO Level 3 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a6f44f58443a32e10538a5ec31aa8c6cb"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL4&#160;</td><td class="fielddoc"><p>FIFO Level 4 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a95dc76cd59b26d29bf87ba1d0311ed94"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL5&#160;</td><td class="fielddoc"><p>FIFO Level 5 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa3ce029ec162bc3743f45ca1631bfd6b"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL6&#160;</td><td class="fielddoc"><p>FIFO Level 6 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a2f3f91727e8441a3a718ae4c5f55d7b4"></a>CY_AUTANALOG_STT_AC_CONDITION_FIFO_LEVEL7&#160;</td><td class="fielddoc"><p>FIFO Level 7 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This status requires that corresponding buffers be enabled and configured. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2acb39899de02bbb63a5392ad93ea8074f"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC0_RANGE0&#160;</td><td class="fielddoc"><p>DAC0 Range 0 detection. </p>
<p>This status is sticky. It is set by the DAC0 if the RANGE0 condition is met for a given channel with range 0 status enabled (i.e. <a class="el" href="structcy__stc__autanalog__dac__ch__t.html#a45eb693780677dff100ff116cc33090f">cy_stc_autanalog_dac_ch_t::statSel</a>). This status is not used when DAC0 is configured for FW mode.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to DAC0_RANGE0.</li>
<li>Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the DAC0 (by clearing <a class="el" href="structcy__stc__autanalog__stt__dac__t.html#abf532303f460e0766f8529babdb50824">cy_stc_autanalog_stt_dac_t::enable</a>). <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple DAC0_RANGE0s). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a73ec7fe87465d163589c04a062212cae"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC0_RANGE1&#160;</td><td class="fielddoc"><p>DAC0 Range 1 detection. </p>
<p>It is similar to DAC0 Range 0 detection </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2ad6a7cbc7ad4bd322f27b625d258eaa1d"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC0_RANGE2&#160;</td><td class="fielddoc"><p>DAC0 Range 2 detection. </p>
<p>It is similar to DAC0 Range 0 detection </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a0a68c88796557e57d2454856b9613565"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC0_EPOCH&#160;</td><td class="fielddoc"><p>DAC0 End of Waveform event. </p>
<p>This status is sticky. It is set by the DAC when finishing a waveform. This condition is only used if the DAC channel (pointed to by the AC when triggered) is configured for LUT mode.<br />
 The status is cleared by the AC when any of the following occur:</p><ol type="1">
<li>Executing an AC state where ACTION is set to WAIT_FOR or BRANCH_IF_* and CONDITION is set to DAC0_EPOCH. 2 Executing an AC state where ACTION is set to WAIT_FOR and CONDITION is set to any of the *_WAKE.</li>
<li>Pausing the AC, see <a class="el" href="group__group__autanalog__ac__functions.html#ga33fa020b22efcd7fbe444fe9e45ab951">Cy_AutAnalog_PauseAutonomousControl</a> or <a class="el" href="group__group__autanalog__ac__functions.html#ga4f38d26c86d5410db515e8071df8fd92">Cy_AutAnalog_SingleStepAutonomousControl</a></li>
<li>Disabling the AC, see <a class="el" href="group__group__autanalog__functions__init.html#ga553a1a9bbe4d105bb012b4da9e7f29b3">Cy_AutAnalog_Disable</a></li>
<li>Disabling the DAC (by clearing <a class="el" href="structcy__stc__autanalog__stt__dac__t.html#abf532303f460e0766f8529babdb50824" title="Enables the DAC. ">cy_stc_autanalog_stt_dac_t::enable</a>) <dl class="section note"><dt>Note</dt><dd>No overflow indication is provided for this bit. Therefore, it is up to the user to program the AC to read this status before an overflow occurs (multiple DAC0_EPOCHs). </dd></dl>
</li>
</ol>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2ab13767159841b89c75689aa9c45c7d4e"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC0_STROBE&#160;</td><td class="fielddoc"><p>DAC0 Strobe. </p>
<p>This status is transparent from the DAC (i.e. the status is not sticky). This status is set whenever the DAC output has been updated. This status is typically used by the AC to poll when the DAC has responded to the DAC_INC/DAC_DEC fields.<br />
 </p><dl class="section note"><dt>Note</dt><dd>The AC needs to poll this status (i.e. ACTION is WAIT_FOR and CONDITION is DAC0_STROBE) prior to checking DAC_RANGE0 - DAC_RANGE2 or setting DAC_INC/DAC_DEC fields. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2abbc0a28f1e4d4b1a046b2a173dc4e266"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC1_RANGE0&#160;</td><td class="fielddoc"><p>DAC1 Range 0 detection. </p>
<p>It is similar to DAC0 Range 0 detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a6719f18ad25df81a89d481f285973e19"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC1_RANGE1&#160;</td><td class="fielddoc"><p>DAC1 Range 1 detection. </p>
<p>It is similar to DAC0 Range 1 detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aa2e0d715b5f3874713e35cc566fa8ccc"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC1_RANGE2&#160;</td><td class="fielddoc"><p>DAC1 Range 2 detection. </p>
<p>It is similar to DAC0 Range 2 detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2aab44a87d9e93cfb8a7a32fba8aadaab3"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC1_EPOCH&#160;</td><td class="fielddoc"><p>DAC1 End of Waveform event. </p>
<p>It is similar to DAC0 End of Waveform event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07c8c6d1282fb7e5b1f4e4425af6d9d2a20e7ab4d9a7e5e950400f8c5ae311775"></a>CY_AUTANALOG_STT_AC_CONDITION_DAC1_STROBE&#160;</td><td class="fielddoc"><p>DAC1 Strobe. </p>
<p>It is similar to DAC0 Strobe. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3a0517333133998c460582293d843691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0517333133998c460582293d843691">&#9670;&nbsp;</a></span>cy_en_autanalog_fw_trigger_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#ga3a0517333133998c460582293d843691">cy_en_autanalog_fw_trigger_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The AC FW input triggers, <a class="el" href="group__group__autanalog__ac__functions.html#gad4d2973708313fb58b5ed0e6e5863760">Cy_AutAnalog_FwTrigger</a>, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3a0517333133998c460582293d843691a13b43d9c77d9daeb8f6dac4a801009fc"></a>CY_AUTANALOG_FW_TRIGGER0&#160;</td><td class="fielddoc"><p>FW trigger 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3a0517333133998c460582293d843691aea4d7a7d6c78c48796b1037051878a8c"></a>CY_AUTANALOG_FW_TRIGGER1&#160;</td><td class="fielddoc"><p>FW trigger 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3a0517333133998c460582293d843691a7a676452796fbee8588076e06140d54b"></a>CY_AUTANALOG_FW_TRIGGER2&#160;</td><td class="fielddoc"><p>FW trigger 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3a0517333133998c460582293d843691aabf3cecd8aa1794c293e4c0293e334bb"></a>CY_AUTANALOG_FW_TRIGGER3&#160;</td><td class="fielddoc"><p>FW trigger 3. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8d95e8e0c2096212db0da444050bd92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d95e8e0c2096212db0da444050bd92d">&#9670;&nbsp;</a></span>cy_en_autanalog_ac_out_trigger_idx_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#ga8d95e8e0c2096212db0da444050bd92d">cy_en_autanalog_ac_out_trigger_idx_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The AC output triggers, <a class="el" href="group__group__autanalog__ac__functions.html#ga40e82b75e243db2eac3fae34c443cdf3">Cy_AutAnalog_GetOutputTriggerMask</a> and <a class="el" href="group__group__autanalog__ac__functions.html#ga7f177d684d2297c7db40aa98a438bd4c">Cy_AutAnalog_SetOutputTriggerMask</a>, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92da607b3317f445895a8fa565ef73fbf290"></a>CY_AUTANALOG_AC_OUT_TRIGGER0&#160;</td><td class="fielddoc"><p>Output trigger 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92dac7aa5185d3f39352e097004b6e871efd"></a>CY_AUTANALOG_AC_OUT_TRIGGER1&#160;</td><td class="fielddoc"><p>Output trigger 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92da52976098946602b90c11a2afeb20b956"></a>CY_AUTANALOG_AC_OUT_TRIGGER2&#160;</td><td class="fielddoc"><p>Output trigger 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92da5afe778a221fab453441cfb41fcc236e"></a>CY_AUTANALOG_AC_OUT_TRIGGER3&#160;</td><td class="fielddoc"><p>Output trigger 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92da17b505cd4d28f67f08cf8ba3cb3bea5e"></a>CY_AUTANALOG_AC_OUT_TRIGGER4&#160;</td><td class="fielddoc"><p>Output trigger 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92dabf54b3e76e22365efaf31c26cceb6965"></a>CY_AUTANALOG_AC_OUT_TRIGGER5&#160;</td><td class="fielddoc"><p>Output trigger 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92da8474b4756d62cd8b1de445d8cd63df6c"></a>CY_AUTANALOG_AC_OUT_TRIGGER6&#160;</td><td class="fielddoc"><p>Output trigger 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d95e8e0c2096212db0da444050bd92daf37081bfc385d0b46b54e03db184a73f"></a>CY_AUTANALOG_AC_OUT_TRIGGER7&#160;</td><td class="fielddoc"><p>Output trigger 7. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga768fe80c98ba584dd74ba62278d57b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga768fe80c98ba584dd74ba62278d57b31">&#9670;&nbsp;</a></span>cy_en_autanalog_ac_out_trigger_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#ga768fe80c98ba584dd74ba62278d57b31">cy_en_autanalog_ac_out_trigger_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The set of masks to control the AC output trigger, see <a class="el" href="structcy__stc__autanalog__ac__t.html#aa5ac2dad869e7225581747dc993f822f">cy_stc_autanalog_ac_t::mask</a> and <a class="el" href="group__group__autanalog__ac__functions.html#ga40e82b75e243db2eac3fae34c443cdf3">Cy_AutAnalog_GetOutputTriggerMask</a>, <a class="el" href="group__group__autanalog__ac__functions.html#ga7f177d684d2297c7db40aa98a438bd4c">Cy_AutAnalog_SetOutputTriggerMask</a>. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31abb152766c65b80c332b88fe2e4bbadf8"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_EMPTY&#160;</td><td class="fielddoc"><p>The output trigger is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a7431e1faee7bf39f61f32ec5ee111f8e"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL0_COMP0&#160;</td><td class="fielddoc"><p>The CTB0, Comp0 trigger. </p>
<p>It is generated by the CTBL0 Opamp0 Comparator if the condition is met (i.e. <a class="el" href="structcy__stc__autanalog__ctb__sta__t.html#af824d44a65595d92b6957aefe82bb9d0">cy_stc_autanalog_ctb_sta_t::intComp0</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a18774f34d064346c24babb2eaced08db"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL0_COMP1&#160;</td><td class="fielddoc"><p>The CTB0, Comp1 trigger. </p>
<p>It is generated by the CTBL0 Opamp1 Comparator if the condition is met (i.e. <a class="el" href="structcy__stc__autanalog__ctb__sta__t.html#ad623d3724b108940b49966bae406b6d3">cy_stc_autanalog_ctb_sta_t::intComp1</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ad38791ba8ccaa5b431f2dfe841765959"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL1_COMP0&#160;</td><td class="fielddoc"><p>The CTB1, Comp0 trigger. </p>
<p>It is similar to CTB0, Comp0 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ab014254c4afdc71ac86eb8dfd47c2820"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_CTBL1_COMP1&#160;</td><td class="fielddoc"><p>The CTB1, Comp1 trigger. </p>
<p>It is similar to CTB1, Comp1 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31aa88ed01c3939b72e86000546728892cd"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_CMP0&#160;</td><td class="fielddoc"><p>The PTComp Comp0 trigger. </p>
<p>It is set by the PTComp Comparator 0 if the condition is met (<a class="el" href="structcy__stc__autanalog__ptcomp__comp__sta__t.html#a2fc57b32a0f90a86ff23936a1bfe6ee1" title="The edge-detect comparator mode for Comp0. ">cy_stc_autanalog_ptcomp_comp_sta_t::compEdgeComp0</a>). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a47ac21eb643791bb621d8ca5d2998fbe"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_CMP1&#160;</td><td class="fielddoc"><p>The PTComp Comp1 trigger. </p>
<p>It is similar to PTComp Comp0 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a72a8f96060efabbb1cecd9c2e4f1e943"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_RANGE0&#160;</td><td class="fielddoc"><p>The PTComp Post Processor 0 Range trigger It is generated by the PTComp Post Processor if the RANGE0 condition is met (<a class="el" href="structcy__stc__autanalog__ptcomp__comp__pp__t.html#aa5c67fc86172161e5a471513e2292290">cy_stc_autanalog_ptcomp_comp_pp_t::limitCondition</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a598ea550b855e96c7eaa224a12263d4d"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_PTCOMP_RANGE1&#160;</td><td class="fielddoc"><p>The PTComp Post Processor 1 Range trigger. </p>
<p>It is similar to PTComp Post Processor 0 Range trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a9dee33587e614977eb4fb811004c68a1"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_RANGE0&#160;</td><td class="fielddoc"><p>The DAC0 Range 0 trigger. </p>
<p>It is generated by the DAC0 if the RANGE0 condition is met for a given channel with range 0 status enabled (<a class="el" href="structcy__stc__autanalog__dac__ch__t.html#a45eb693780677dff100ff116cc33090f">cy_stc_autanalog_dac_ch_t::statSel</a>). </p><dl class="section note"><dt>Note</dt><dd>The interrupt is disabled when DAC0 is configured for FW mode. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ae01e73a7f59f0b200e775775594e6eb5"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_RANGE1&#160;</td><td class="fielddoc"><p>The DAC0 Range 1 trigger. </p>
<p>It is similar to DAC0 Range 0 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31afb2cef53ff9111fcbe505a092ec2499d"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_RANGE2&#160;</td><td class="fielddoc"><p>The DAC0 Range 2 trigger. </p>
<p>It is similar to DAC0 Range 0 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a724ed12f7fb3f5c0a860c124af4480bd"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC0_EPOCH&#160;</td><td class="fielddoc"><p>The DAC0 End of Waveform trigger. </p>
<p>It is generated by DAC0 when finishing a waveform. This condition is only used if the DAC0 channel (pointed to by the AC when triggered) is configured for LUT mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a228d41d4ffc9df1cdc81de7adfc0a71a"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_RANGE0&#160;</td><td class="fielddoc"><p>The DAC1 Range 0 trigger. </p>
<p>It is similar to DAC0 Range 0 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ae29e5dc8779bbaabbf3e5c589466e4ec"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_RANGE1&#160;</td><td class="fielddoc"><p>The DAC1 Range 1 trigger. </p>
<p>It is similar to DAC0 Range 1 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a6e706f479ee054a13a201a34a687a71c"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_RANGE2&#160;</td><td class="fielddoc"><p>The DAC1 Range 2 trigger. </p>
<p>It is similar to DAC0 Range 2 trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a1410a9e3150d70e6b31ed36b9b2ed004"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_DAC1_EPOCH&#160;</td><td class="fielddoc"><p>The DAC1 End of Waveform trigger. </p>
<p>It is similar to DAC0 End of Waveform trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a5f00f6e054d661e3e64dcf8aa2527a5a"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL0&#160;</td><td class="fielddoc"><p>The FIFO Level 0 trigger. </p>
<p>This is a level-sensitive trigger that is generated by the FIFO whenever FIFO 0 meets the condition <a class="el" href="structcy__stc__autanalog__fifo__cfg__t.html#a9afbf375b9ebc910340ddf08d001f8ea" title="Array of the FIFO buffer level settings, valid range is 0..511, but the real functional range depends...">cy_stc_autanalog_fifo_cfg_t::level</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a5e4e76912e20b7cdf3b843df9044847a"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_DONE&#160;</td><td class="fielddoc"><p>The SAR Sequencer Done trigger. </p>
<p>This trigger is set by the SAR when finishing a state in the SAR sequencer table (HS or LP) where <a class="el" href="structcy__stc__autanalog__sar__seq__tab__hs__t.html#acea255cf11cfdaf91ef26c0d163c8e35">cy_stc_autanalog_sar_seq_tab_hs_t::nextAction</a> or <a class="el" href="structcy__stc__autanalog__sar__seq__tab__lp__t.html#a42b27614098ea56b310a63ba64491c32">cy_stc_autanalog_sar_seq_tab_lp_t::nextAction</a> is set to STOP. </p><dl class="section note"><dt>Note</dt><dd>The interrupt is not generated if the SAR is configured for CONTINUOUS operation (i.e. <a class="el" href="structcy__stc__autanalog__sar__seq__tab__hs__t.html#acea255cf11cfdaf91ef26c0d163c8e35">cy_stc_autanalog_sar_seq_tab_hs_t::nextAction</a> or <a class="el" href="structcy__stc__autanalog__sar__seq__tab__lp__t.html#a42b27614098ea56b310a63ba64491c32">cy_stc_autanalog_sar_seq_tab_lp_t::nextAction</a> is set to GO_TO_ENTRY_ADDRESS). This trigger does NOT indicate that the SAR data has been written to the FIFO (use the FIFO level triggers instead). </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a8f3ffa019341537220ba0fd195998caf"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_EOS&#160;</td><td class="fielddoc"><p>The SAR Sequencer EOS trigger. </p>
<p>This trigger is set by the SAR when finishing the state in the SAR sequencer table (HS or LP) where <a class="el" href="structcy__stc__autanalog__sar__seq__tab__hs__t.html#acea255cf11cfdaf91ef26c0d163c8e35">cy_stc_autanalog_sar_seq_tab_hs_t::nextAction</a> or <a class="el" href="structcy__stc__autanalog__sar__seq__tab__lp__t.html#a42b27614098ea56b310a63ba64491c32">cy_stc_autanalog_sar_seq_tab_lp_t::nextAction</a> is set to GO_TO_ENTRY_ADDRESS or STOP. </p><dl class="section note"><dt>Note</dt><dd>This trigger does NOT indicate that the SAR data has been written to the FIFO (use the FIFO level triggers instead). </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31aeb2988d98972f75a6ce33a928ac5a3a3"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL1&#160;</td><td class="fielddoc"><p>The FIFO Level 1 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs (<a class="el" href="structcy__stc__autanalog__fifo__cfg__t.html#afc8b226b7b5d77f46a6dd45643d55fd7" title="The FIFO split configuration. ">cy_stc_autanalog_fifo_cfg_t::split</a> is not equal to CY_AUTANALOG_FIFO_SPLIT1). </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a9c731e780a56053fda2d8811a881efdf"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE0&#160;</td><td class="fielddoc"><p>The SAR, range 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31aabd023f3f1e3ad196e7f2fffe6c451bd"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE1&#160;</td><td class="fielddoc"><p>The SAR, range 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a711c52b9083c37a0c8eb61275c74a742"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE2&#160;</td><td class="fielddoc"><p>The SAR, range 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a6265b455c660ecf7544e87fa84de706b"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_SAR_RANGE3&#160;</td><td class="fielddoc"><p>The SAR, range 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a02b4a8cefe2653b637941b1def0bad94"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL2&#160;</td><td class="fielddoc"><p>The FIFO Level 2 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ae1c48a0cb4571c9a44212175935632f5"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL3&#160;</td><td class="fielddoc"><p>The FIFO Level 3 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ad2622790e06f2baa6efe625b5e4d1077"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL4&#160;</td><td class="fielddoc"><p>The FIFO Level 4 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31ac3f1725fd5fe7223978bb46ab4a56222"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL5&#160;</td><td class="fielddoc"><p>The FIFO Level 5 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a80a38bdabfbc0ab31d1ba7dcea0bc48f"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL6&#160;</td><td class="fielddoc"><p>The FIFO Level 6 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31abf748eaf3b0f44bb9a48d48e68e9ca36"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_FIFO_LEVEL7&#160;</td><td class="fielddoc"><p>The FIFO Level 7 trigger. </p>
<p>It is similar to FIFO Level 0 trigger. </p><dl class="section note"><dt>Note</dt><dd>This trigger is only generated if the FIFO is configured for multiple FIFOs. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a id="gga768fe80c98ba584dd74ba62278d57b31a4f9bfbf2af064c60f54be44abd6719a2"></a>CY_AUTANALOG_AC_OUT_TRIG_MASK_AC&#160;</td><td class="fielddoc"><p>The AC trigger. </p>
<p>This trigger is set by the AC whenever executing a state with <a class="el" href="structcy__stc__autanalog__stt__ac__t.html#ac3c5336e5163d6a12b0a270834fb0c2e" title="AC Interrupt Set. ">cy_stc_autanalog_stt_ac_t::trigInt</a> = true. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf11e8757f7961367bb1b18a5eeca13ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf11e8757f7961367bb1b18a5eeca13ca">&#9670;&nbsp;</a></span>cy_en_autanalog_timer_clk_src_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__ac__enums.html#gaf11e8757f7961367bb1b18a5eeca13ca">cy_en_autanalog_timer_clk_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The AC clock source for wake-up Timer, see <a class="el" href="structcy__stc__autanalog__timer__t.html#a8fb4bcb457bd4216a3ccd14a40af42e0">cy_stc_autanalog_timer_t::clkSrc</a>, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf11e8757f7961367bb1b18a5eeca13caa27949b1aed5b296918d555294e71e2e0"></a>CY_AUTANALOG_TIMER_CLK_LP&#160;</td><td class="fielddoc"><p>The Timer clocked from CLK_LPOSC (nominally 4.096MHz) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf11e8757f7961367bb1b18a5eeca13caad97d480b473e59d9a32f4562df6fe186"></a>CY_AUTANALOG_TIMER_CLK_LF&#160;</td><td class="fielddoc"><p>The Timer clocked from CLK_LF (nominally 32kHz) </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
