

================================================================
== Vitis HLS Report for 'calculate'
================================================================
* Date:           Tue Oct 12 03:34:39 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.023 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      394|      394|  3.940 us|  3.940 us|   39|   39|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 39, depth = 395


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 395
* Pipeline : 1
  Pipeline-0 : II = 39, D = 395, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%b_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %b_offset" [./math_functions.h:19]   --->   Operation 396 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i3 %b_offset_read" [./math_functions.h:19]   --->   Operation 397 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (2.17ns)   --->   "%mul_ln19 = mul i10 %zext_ln19, i10 78" [./math_functions.h:19]   --->   Operation 398 'mul' 'mul_ln19' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %mul_ln19" [./math_functions.h:19]   --->   Operation 399 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln19_1" [./math_functions.h:19]   --->   Operation 400 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln19 = or i10 %mul_ln19, i10 1" [./math_functions.h:19]   --->   Operation 401 'or' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i10 %or_ln19" [./math_functions.h:19]   --->   Operation 402 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln19_2" [./math_functions.h:19]   --->   Operation 403 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 0" [./math_functions.h:15]   --->   Operation 404 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [2/2] (1.35ns)   --->   "%a_load = load i7 %a_addr" [./math_functions.h:15]   --->   Operation 405 'load' 'a_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 1" [./math_functions.h:15]   --->   Operation 406 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [2/2] (1.35ns)   --->   "%a_load_1 = load i7 %a_addr_1" [./math_functions.h:15]   --->   Operation 407 'load' 'a_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_1 : Operation 408 [2/2] (1.35ns)   --->   "%b_load = load i10 %b_addr" [./math_functions.h:19]   --->   Operation 408 'load' 'b_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_1 : Operation 409 [2/2] (1.35ns)   --->   "%b_load_1 = load i10 %b_addr_1" [./math_functions.h:19]   --->   Operation 409 'load' 'b_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 410 [1/1] (0.93ns)   --->   "%add_ln19 = add i10 %mul_ln19, i10 2" [./math_functions.h:19]   --->   Operation 410 'add' 'add_ln19' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i10 %add_ln19" [./math_functions.h:19]   --->   Operation 411 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln19_3" [./math_functions.h:19]   --->   Operation 412 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.93ns)   --->   "%add_ln19_1 = add i10 %mul_ln19, i10 3" [./math_functions.h:19]   --->   Operation 413 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i10 %add_ln19_1" [./math_functions.h:19]   --->   Operation 414 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln19_4" [./math_functions.h:19]   --->   Operation 415 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/2] (1.35ns)   --->   "%a_load = load i7 %a_addr" [./math_functions.h:15]   --->   Operation 416 'load' 'a_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 417 [1/2] (1.35ns)   --->   "%a_load_1 = load i7 %a_addr_1" [./math_functions.h:15]   --->   Operation 417 'load' 'a_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 2" [./math_functions.h:15]   --->   Operation 418 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [2/2] (1.35ns)   --->   "%a_load_2 = load i7 %a_addr_2" [./math_functions.h:15]   --->   Operation 419 'load' 'a_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64 0, i64 3" [./math_functions.h:15]   --->   Operation 420 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [2/2] (1.35ns)   --->   "%a_load_3 = load i7 %a_addr_3" [./math_functions.h:15]   --->   Operation 421 'load' 'a_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 422 [1/2] (1.35ns)   --->   "%b_load = load i10 %b_addr" [./math_functions.h:19]   --->   Operation 422 'load' 'b_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_2 : Operation 423 [1/2] (1.35ns)   --->   "%b_load_1 = load i10 %b_addr_1" [./math_functions.h:19]   --->   Operation 423 'load' 'b_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_2 : Operation 424 [2/2] (1.35ns)   --->   "%b_load_2 = load i10 %b_addr_2" [./math_functions.h:19]   --->   Operation 424 'load' 'b_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_2 : Operation 425 [2/2] (1.35ns)   --->   "%b_load_3 = load i10 %b_addr_3" [./math_functions.h:19]   --->   Operation 425 'load' 'b_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_2 : Operation 426 [4/4] (4.67ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [./math_functions.h:24]   --->   Operation 426 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [4/4] (4.67ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [./math_functions.h:24]   --->   Operation 427 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 428 [1/1] (0.93ns)   --->   "%add_ln19_2 = add i10 %mul_ln19, i10 4" [./math_functions.h:19]   --->   Operation 428 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i10 %add_ln19_2" [./math_functions.h:19]   --->   Operation 429 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64 0, i64 %zext_ln19_5" [./math_functions.h:19]   --->   Operation 430 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.93ns)   --->   "%add_ln19_3 = add i10 %mul_ln19, i10 5" [./math_functions.h:19]   --->   Operation 431 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i10 %add_ln19_3" [./math_functions.h:19]   --->   Operation 432 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i32 %b, i64 0, i64 %zext_ln19_6" [./math_functions.h:19]   --->   Operation 433 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/2] (1.35ns)   --->   "%a_load_2 = load i7 %a_addr_2" [./math_functions.h:15]   --->   Operation 434 'load' 'a_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 435 [1/2] (1.35ns)   --->   "%a_load_3 = load i7 %a_addr_3" [./math_functions.h:15]   --->   Operation 435 'load' 'a_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr i32 %a, i64 0, i64 4" [./math_functions.h:15]   --->   Operation 436 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [2/2] (1.35ns)   --->   "%a_load_4 = load i7 %a_addr_4" [./math_functions.h:15]   --->   Operation 437 'load' 'a_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr i32 %a, i64 0, i64 5" [./math_functions.h:15]   --->   Operation 438 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [2/2] (1.35ns)   --->   "%a_load_5 = load i7 %a_addr_5" [./math_functions.h:15]   --->   Operation 439 'load' 'a_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 440 [1/2] (1.35ns)   --->   "%b_load_2 = load i10 %b_addr_2" [./math_functions.h:19]   --->   Operation 440 'load' 'b_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_3 : Operation 441 [1/2] (1.35ns)   --->   "%b_load_3 = load i10 %b_addr_3" [./math_functions.h:19]   --->   Operation 441 'load' 'b_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_3 : Operation 442 [2/2] (1.35ns)   --->   "%b_load_4 = load i10 %b_addr_4" [./math_functions.h:19]   --->   Operation 442 'load' 'b_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_3 : Operation 443 [2/2] (1.35ns)   --->   "%b_load_5 = load i10 %b_addr_5" [./math_functions.h:19]   --->   Operation 443 'load' 'b_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_3 : Operation 444 [3/4] (4.67ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [./math_functions.h:24]   --->   Operation 444 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [3/4] (4.67ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [./math_functions.h:24]   --->   Operation 445 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [4/4] (4.67ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [./math_functions.h:24]   --->   Operation 446 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [4/4] (4.67ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [./math_functions.h:24]   --->   Operation 447 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 448 [1/1] (0.93ns)   --->   "%add_ln19_4 = add i10 %mul_ln19, i10 6" [./math_functions.h:19]   --->   Operation 448 'add' 'add_ln19_4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i10 %add_ln19_4" [./math_functions.h:19]   --->   Operation 449 'zext' 'zext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i32 %b, i64 0, i64 %zext_ln19_7" [./math_functions.h:19]   --->   Operation 450 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.93ns)   --->   "%add_ln19_5 = add i10 %mul_ln19, i10 7" [./math_functions.h:19]   --->   Operation 451 'add' 'add_ln19_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i10 %add_ln19_5" [./math_functions.h:19]   --->   Operation 452 'zext' 'zext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i32 %b, i64 0, i64 %zext_ln19_8" [./math_functions.h:19]   --->   Operation 453 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/2] (1.35ns)   --->   "%a_load_4 = load i7 %a_addr_4" [./math_functions.h:15]   --->   Operation 454 'load' 'a_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 455 [1/2] (1.35ns)   --->   "%a_load_5 = load i7 %a_addr_5" [./math_functions.h:15]   --->   Operation 455 'load' 'a_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr i32 %a, i64 0, i64 6" [./math_functions.h:15]   --->   Operation 456 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [2/2] (1.35ns)   --->   "%a_load_6 = load i7 %a_addr_6" [./math_functions.h:15]   --->   Operation 457 'load' 'a_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr i32 %a, i64 0, i64 7" [./math_functions.h:15]   --->   Operation 458 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [2/2] (1.35ns)   --->   "%a_load_7 = load i7 %a_addr_7" [./math_functions.h:15]   --->   Operation 459 'load' 'a_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 460 [1/2] (1.35ns)   --->   "%b_load_4 = load i10 %b_addr_4" [./math_functions.h:19]   --->   Operation 460 'load' 'b_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_4 : Operation 461 [1/2] (1.35ns)   --->   "%b_load_5 = load i10 %b_addr_5" [./math_functions.h:19]   --->   Operation 461 'load' 'b_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_4 : Operation 462 [2/2] (1.35ns)   --->   "%b_load_6 = load i10 %b_addr_6" [./math_functions.h:19]   --->   Operation 462 'load' 'b_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_4 : Operation 463 [2/2] (1.35ns)   --->   "%b_load_7 = load i10 %b_addr_7" [./math_functions.h:19]   --->   Operation 463 'load' 'b_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_4 : Operation 464 [2/4] (4.67ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [./math_functions.h:24]   --->   Operation 464 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [2/4] (4.67ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [./math_functions.h:24]   --->   Operation 465 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [3/4] (4.67ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [./math_functions.h:24]   --->   Operation 466 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [3/4] (4.67ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [./math_functions.h:24]   --->   Operation 467 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [4/4] (4.67ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [./math_functions.h:24]   --->   Operation 468 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [4/4] (4.67ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [./math_functions.h:24]   --->   Operation 469 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 470 [1/1] (0.93ns)   --->   "%add_ln19_6 = add i10 %mul_ln19, i10 8" [./math_functions.h:19]   --->   Operation 470 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i10 %add_ln19_6" [./math_functions.h:19]   --->   Operation 471 'zext' 'zext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i32 %b, i64 0, i64 %zext_ln19_9" [./math_functions.h:19]   --->   Operation 472 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.93ns)   --->   "%add_ln19_7 = add i10 %mul_ln19, i10 9" [./math_functions.h:19]   --->   Operation 473 'add' 'add_ln19_7' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i10 %add_ln19_7" [./math_functions.h:19]   --->   Operation 474 'zext' 'zext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr i32 %b, i64 0, i64 %zext_ln19_10" [./math_functions.h:19]   --->   Operation 475 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/2] (1.35ns)   --->   "%a_load_6 = load i7 %a_addr_6" [./math_functions.h:15]   --->   Operation 476 'load' 'a_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 477 [1/2] (1.35ns)   --->   "%a_load_7 = load i7 %a_addr_7" [./math_functions.h:15]   --->   Operation 477 'load' 'a_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr i32 %a, i64 0, i64 8" [./math_functions.h:15]   --->   Operation 478 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [2/2] (1.35ns)   --->   "%a_load_8 = load i7 %a_addr_8" [./math_functions.h:15]   --->   Operation 479 'load' 'a_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr i32 %a, i64 0, i64 9" [./math_functions.h:15]   --->   Operation 480 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [2/2] (1.35ns)   --->   "%a_load_9 = load i7 %a_addr_9" [./math_functions.h:15]   --->   Operation 481 'load' 'a_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 482 [1/2] (1.35ns)   --->   "%b_load_6 = load i10 %b_addr_6" [./math_functions.h:19]   --->   Operation 482 'load' 'b_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_5 : Operation 483 [1/2] (1.35ns)   --->   "%b_load_7 = load i10 %b_addr_7" [./math_functions.h:19]   --->   Operation 483 'load' 'b_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_5 : Operation 484 [2/2] (1.35ns)   --->   "%b_load_8 = load i10 %b_addr_8" [./math_functions.h:19]   --->   Operation 484 'load' 'b_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_5 : Operation 485 [2/2] (1.35ns)   --->   "%b_load_9 = load i10 %b_addr_9" [./math_functions.h:19]   --->   Operation 485 'load' 'b_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_5 : Operation 486 [1/4] (4.67ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [./math_functions.h:24]   --->   Operation 486 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/4] (4.67ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [./math_functions.h:24]   --->   Operation 487 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [2/4] (4.67ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [./math_functions.h:24]   --->   Operation 488 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [2/4] (4.67ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [./math_functions.h:24]   --->   Operation 489 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [3/4] (4.67ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [./math_functions.h:24]   --->   Operation 490 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [3/4] (4.67ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [./math_functions.h:24]   --->   Operation 491 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [4/4] (4.67ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [./math_functions.h:24]   --->   Operation 492 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 493 [4/4] (4.67ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [./math_functions.h:24]   --->   Operation 493 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 494 [1/1] (0.93ns)   --->   "%add_ln19_8 = add i10 %mul_ln19, i10 10" [./math_functions.h:19]   --->   Operation 494 'add' 'add_ln19_8' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i10 %add_ln19_8" [./math_functions.h:19]   --->   Operation 495 'zext' 'zext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr i32 %b, i64 0, i64 %zext_ln19_11" [./math_functions.h:19]   --->   Operation 496 'getelementptr' 'b_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.93ns)   --->   "%add_ln19_9 = add i10 %mul_ln19, i10 11" [./math_functions.h:19]   --->   Operation 497 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i10 %add_ln19_9" [./math_functions.h:19]   --->   Operation 498 'zext' 'zext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr i32 %b, i64 0, i64 %zext_ln19_12" [./math_functions.h:19]   --->   Operation 499 'getelementptr' 'b_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 500 [1/2] (1.35ns)   --->   "%a_load_8 = load i7 %a_addr_8" [./math_functions.h:15]   --->   Operation 500 'load' 'a_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 501 [1/2] (1.35ns)   --->   "%a_load_9 = load i7 %a_addr_9" [./math_functions.h:15]   --->   Operation 501 'load' 'a_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr i32 %a, i64 0, i64 10" [./math_functions.h:15]   --->   Operation 502 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 503 [2/2] (1.35ns)   --->   "%a_load_10 = load i7 %a_addr_10" [./math_functions.h:15]   --->   Operation 503 'load' 'a_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr i32 %a, i64 0, i64 11" [./math_functions.h:15]   --->   Operation 504 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 505 [2/2] (1.35ns)   --->   "%a_load_11 = load i7 %a_addr_11" [./math_functions.h:15]   --->   Operation 505 'load' 'a_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 506 [1/2] (1.35ns)   --->   "%b_load_8 = load i10 %b_addr_8" [./math_functions.h:19]   --->   Operation 506 'load' 'b_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_6 : Operation 507 [1/2] (1.35ns)   --->   "%b_load_9 = load i10 %b_addr_9" [./math_functions.h:19]   --->   Operation 507 'load' 'b_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_6 : Operation 508 [2/2] (1.35ns)   --->   "%b_load_10 = load i10 %b_addr_10" [./math_functions.h:19]   --->   Operation 508 'load' 'b_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_6 : Operation 509 [2/2] (1.35ns)   --->   "%b_load_11 = load i10 %b_addr_11" [./math_functions.h:19]   --->   Operation 509 'load' 'b_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_6 : Operation 510 [5/5] (6.01ns)   --->   "%product = fadd i32 %mul, i32 0" [./math_functions.h:24]   --->   Operation 510 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [1/4] (4.67ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [./math_functions.h:24]   --->   Operation 511 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/4] (4.67ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [./math_functions.h:24]   --->   Operation 512 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [2/4] (4.67ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [./math_functions.h:24]   --->   Operation 513 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [2/4] (4.67ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [./math_functions.h:24]   --->   Operation 514 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [3/4] (4.67ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [./math_functions.h:24]   --->   Operation 515 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [3/4] (4.67ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [./math_functions.h:24]   --->   Operation 516 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [4/4] (4.67ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [./math_functions.h:24]   --->   Operation 517 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 518 [4/4] (4.67ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [./math_functions.h:24]   --->   Operation 518 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 519 [1/1] (0.93ns)   --->   "%add_ln19_10 = add i10 %mul_ln19, i10 12" [./math_functions.h:19]   --->   Operation 519 'add' 'add_ln19_10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i10 %add_ln19_10" [./math_functions.h:19]   --->   Operation 520 'zext' 'zext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr i32 %b, i64 0, i64 %zext_ln19_13" [./math_functions.h:19]   --->   Operation 521 'getelementptr' 'b_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.93ns)   --->   "%add_ln19_11 = add i10 %mul_ln19, i10 13" [./math_functions.h:19]   --->   Operation 522 'add' 'add_ln19_11' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i10 %add_ln19_11" [./math_functions.h:19]   --->   Operation 523 'zext' 'zext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr i32 %b, i64 0, i64 %zext_ln19_14" [./math_functions.h:19]   --->   Operation 524 'getelementptr' 'b_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 525 [1/2] (1.35ns)   --->   "%a_load_10 = load i7 %a_addr_10" [./math_functions.h:15]   --->   Operation 525 'load' 'a_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 526 [1/2] (1.35ns)   --->   "%a_load_11 = load i7 %a_addr_11" [./math_functions.h:15]   --->   Operation 526 'load' 'a_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr i32 %a, i64 0, i64 12" [./math_functions.h:15]   --->   Operation 527 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 528 [2/2] (1.35ns)   --->   "%a_load_12 = load i7 %a_addr_12" [./math_functions.h:15]   --->   Operation 528 'load' 'a_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr i32 %a, i64 0, i64 13" [./math_functions.h:15]   --->   Operation 529 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 530 [2/2] (1.35ns)   --->   "%a_load_13 = load i7 %a_addr_13" [./math_functions.h:15]   --->   Operation 530 'load' 'a_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 531 [1/2] (1.35ns)   --->   "%b_load_10 = load i10 %b_addr_10" [./math_functions.h:19]   --->   Operation 531 'load' 'b_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_7 : Operation 532 [1/2] (1.35ns)   --->   "%b_load_11 = load i10 %b_addr_11" [./math_functions.h:19]   --->   Operation 532 'load' 'b_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_7 : Operation 533 [2/2] (1.35ns)   --->   "%b_load_12 = load i10 %b_addr_12" [./math_functions.h:19]   --->   Operation 533 'load' 'b_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_7 : Operation 534 [2/2] (1.35ns)   --->   "%b_load_13 = load i10 %b_addr_13" [./math_functions.h:19]   --->   Operation 534 'load' 'b_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_7 : Operation 535 [4/5] (6.01ns)   --->   "%product = fadd i32 %mul, i32 0" [./math_functions.h:24]   --->   Operation 535 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/4] (4.67ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [./math_functions.h:24]   --->   Operation 536 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/4] (4.67ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [./math_functions.h:24]   --->   Operation 537 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [2/4] (4.67ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [./math_functions.h:24]   --->   Operation 538 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [2/4] (4.67ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [./math_functions.h:24]   --->   Operation 539 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [3/4] (4.67ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [./math_functions.h:24]   --->   Operation 540 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [3/4] (4.67ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [./math_functions.h:24]   --->   Operation 541 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [4/4] (4.67ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [./math_functions.h:24]   --->   Operation 542 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [4/4] (4.67ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [./math_functions.h:24]   --->   Operation 543 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 544 [1/1] (0.93ns)   --->   "%add_ln19_12 = add i10 %mul_ln19, i10 14" [./math_functions.h:19]   --->   Operation 544 'add' 'add_ln19_12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i10 %add_ln19_12" [./math_functions.h:19]   --->   Operation 545 'zext' 'zext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 546 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr i32 %b, i64 0, i64 %zext_ln19_15" [./math_functions.h:19]   --->   Operation 546 'getelementptr' 'b_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 547 [1/1] (0.93ns)   --->   "%add_ln19_13 = add i10 %mul_ln19, i10 15" [./math_functions.h:19]   --->   Operation 547 'add' 'add_ln19_13' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i10 %add_ln19_13" [./math_functions.h:19]   --->   Operation 548 'zext' 'zext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr i32 %b, i64 0, i64 %zext_ln19_16" [./math_functions.h:19]   --->   Operation 549 'getelementptr' 'b_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 550 [1/2] (1.35ns)   --->   "%a_load_12 = load i7 %a_addr_12" [./math_functions.h:15]   --->   Operation 550 'load' 'a_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 551 [1/2] (1.35ns)   --->   "%a_load_13 = load i7 %a_addr_13" [./math_functions.h:15]   --->   Operation 551 'load' 'a_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr i32 %a, i64 0, i64 14" [./math_functions.h:15]   --->   Operation 552 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 553 [2/2] (1.35ns)   --->   "%a_load_14 = load i7 %a_addr_14" [./math_functions.h:15]   --->   Operation 553 'load' 'a_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 554 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr i32 %a, i64 0, i64 15" [./math_functions.h:15]   --->   Operation 554 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 555 [2/2] (1.35ns)   --->   "%a_load_15 = load i7 %a_addr_15" [./math_functions.h:15]   --->   Operation 555 'load' 'a_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 556 [1/2] (1.35ns)   --->   "%b_load_12 = load i10 %b_addr_12" [./math_functions.h:19]   --->   Operation 556 'load' 'b_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_8 : Operation 557 [1/2] (1.35ns)   --->   "%b_load_13 = load i10 %b_addr_13" [./math_functions.h:19]   --->   Operation 557 'load' 'b_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_8 : Operation 558 [2/2] (1.35ns)   --->   "%b_load_14 = load i10 %b_addr_14" [./math_functions.h:19]   --->   Operation 558 'load' 'b_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_8 : Operation 559 [2/2] (1.35ns)   --->   "%b_load_15 = load i10 %b_addr_15" [./math_functions.h:19]   --->   Operation 559 'load' 'b_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_8 : Operation 560 [3/5] (6.01ns)   --->   "%product = fadd i32 %mul, i32 0" [./math_functions.h:24]   --->   Operation 560 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 561 [1/4] (4.67ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [./math_functions.h:24]   --->   Operation 561 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 562 [1/4] (4.67ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [./math_functions.h:24]   --->   Operation 562 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 563 [2/4] (4.67ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [./math_functions.h:24]   --->   Operation 563 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 564 [2/4] (4.67ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [./math_functions.h:24]   --->   Operation 564 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 565 [3/4] (4.67ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [./math_functions.h:24]   --->   Operation 565 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 566 [3/4] (4.67ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [./math_functions.h:24]   --->   Operation 566 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 567 [4/4] (4.67ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [./math_functions.h:24]   --->   Operation 567 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 568 [4/4] (4.67ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [./math_functions.h:24]   --->   Operation 568 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 569 [1/1] (0.93ns)   --->   "%add_ln19_14 = add i10 %mul_ln19, i10 16" [./math_functions.h:19]   --->   Operation 569 'add' 'add_ln19_14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i10 %add_ln19_14" [./math_functions.h:19]   --->   Operation 570 'zext' 'zext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr i32 %b, i64 0, i64 %zext_ln19_17" [./math_functions.h:19]   --->   Operation 571 'getelementptr' 'b_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (0.93ns)   --->   "%add_ln19_15 = add i10 %mul_ln19, i10 17" [./math_functions.h:19]   --->   Operation 572 'add' 'add_ln19_15' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i10 %add_ln19_15" [./math_functions.h:19]   --->   Operation 573 'zext' 'zext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 574 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr i32 %b, i64 0, i64 %zext_ln19_18" [./math_functions.h:19]   --->   Operation 574 'getelementptr' 'b_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 575 [1/2] (1.35ns)   --->   "%a_load_14 = load i7 %a_addr_14" [./math_functions.h:15]   --->   Operation 575 'load' 'a_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 576 [1/2] (1.35ns)   --->   "%a_load_15 = load i7 %a_addr_15" [./math_functions.h:15]   --->   Operation 576 'load' 'a_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr i32 %a, i64 0, i64 16" [./math_functions.h:15]   --->   Operation 577 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 578 [2/2] (1.35ns)   --->   "%a_load_16 = load i7 %a_addr_16" [./math_functions.h:15]   --->   Operation 578 'load' 'a_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr i32 %a, i64 0, i64 17" [./math_functions.h:15]   --->   Operation 579 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 580 [2/2] (1.35ns)   --->   "%a_load_17 = load i7 %a_addr_17" [./math_functions.h:15]   --->   Operation 580 'load' 'a_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 581 [1/2] (1.35ns)   --->   "%b_load_14 = load i10 %b_addr_14" [./math_functions.h:19]   --->   Operation 581 'load' 'b_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_9 : Operation 582 [1/2] (1.35ns)   --->   "%b_load_15 = load i10 %b_addr_15" [./math_functions.h:19]   --->   Operation 582 'load' 'b_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_9 : Operation 583 [2/2] (1.35ns)   --->   "%b_load_16 = load i10 %b_addr_16" [./math_functions.h:19]   --->   Operation 583 'load' 'b_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_9 : Operation 584 [2/2] (1.35ns)   --->   "%b_load_17 = load i10 %b_addr_17" [./math_functions.h:19]   --->   Operation 584 'load' 'b_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_9 : Operation 585 [2/5] (6.01ns)   --->   "%product = fadd i32 %mul, i32 0" [./math_functions.h:24]   --->   Operation 585 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 586 [1/4] (4.67ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [./math_functions.h:24]   --->   Operation 586 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 587 [1/4] (4.67ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [./math_functions.h:24]   --->   Operation 587 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 588 [2/4] (4.67ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [./math_functions.h:24]   --->   Operation 588 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 589 [2/4] (4.67ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [./math_functions.h:24]   --->   Operation 589 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 590 [3/4] (4.67ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [./math_functions.h:24]   --->   Operation 590 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 591 [3/4] (4.67ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [./math_functions.h:24]   --->   Operation 591 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 592 [4/4] (4.67ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [./math_functions.h:24]   --->   Operation 592 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 593 [4/4] (4.67ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [./math_functions.h:24]   --->   Operation 593 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.02>
ST_10 : Operation 594 [1/1] (0.93ns)   --->   "%add_ln19_16 = add i10 %mul_ln19, i10 18" [./math_functions.h:19]   --->   Operation 594 'add' 'add_ln19_16' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i10 %add_ln19_16" [./math_functions.h:19]   --->   Operation 595 'zext' 'zext_ln19_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 596 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr i32 %b, i64 0, i64 %zext_ln19_19" [./math_functions.h:19]   --->   Operation 596 'getelementptr' 'b_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (0.93ns)   --->   "%add_ln19_17 = add i10 %mul_ln19, i10 19" [./math_functions.h:19]   --->   Operation 597 'add' 'add_ln19_17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln19_20 = zext i10 %add_ln19_17" [./math_functions.h:19]   --->   Operation 598 'zext' 'zext_ln19_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr i32 %b, i64 0, i64 %zext_ln19_20" [./math_functions.h:19]   --->   Operation 599 'getelementptr' 'b_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 600 [1/2] (1.35ns)   --->   "%a_load_16 = load i7 %a_addr_16" [./math_functions.h:15]   --->   Operation 600 'load' 'a_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 601 [1/2] (1.35ns)   --->   "%a_load_17 = load i7 %a_addr_17" [./math_functions.h:15]   --->   Operation 601 'load' 'a_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr i32 %a, i64 0, i64 18" [./math_functions.h:15]   --->   Operation 602 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 603 [2/2] (1.35ns)   --->   "%a_load_18 = load i7 %a_addr_18" [./math_functions.h:15]   --->   Operation 603 'load' 'a_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr i32 %a, i64 0, i64 19" [./math_functions.h:15]   --->   Operation 604 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 605 [2/2] (1.35ns)   --->   "%a_load_19 = load i7 %a_addr_19" [./math_functions.h:15]   --->   Operation 605 'load' 'a_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 606 [1/2] (1.35ns)   --->   "%b_load_16 = load i10 %b_addr_16" [./math_functions.h:19]   --->   Operation 606 'load' 'b_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_10 : Operation 607 [1/2] (1.35ns)   --->   "%b_load_17 = load i10 %b_addr_17" [./math_functions.h:19]   --->   Operation 607 'load' 'b_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_10 : Operation 608 [2/2] (1.35ns)   --->   "%b_load_18 = load i10 %b_addr_18" [./math_functions.h:19]   --->   Operation 608 'load' 'b_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_10 : Operation 609 [2/2] (1.35ns)   --->   "%b_load_19 = load i10 %b_addr_19" [./math_functions.h:19]   --->   Operation 609 'load' 'b_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_10 : Operation 610 [1/5] (6.01ns)   --->   "%product = fadd i32 %mul, i32 0" [./math_functions.h:24]   --->   Operation 610 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 611 [1/4] (4.67ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [./math_functions.h:24]   --->   Operation 611 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/4] (4.67ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [./math_functions.h:24]   --->   Operation 612 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [2/4] (4.67ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [./math_functions.h:24]   --->   Operation 613 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [2/4] (4.67ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [./math_functions.h:24]   --->   Operation 614 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [3/4] (4.67ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [./math_functions.h:24]   --->   Operation 615 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [3/4] (4.67ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [./math_functions.h:24]   --->   Operation 616 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [4/4] (4.67ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [./math_functions.h:24]   --->   Operation 617 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [4/4] (4.67ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [./math_functions.h:24]   --->   Operation 618 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.02>
ST_11 : Operation 619 [1/1] (0.93ns)   --->   "%add_ln19_18 = add i10 %mul_ln19, i10 20" [./math_functions.h:19]   --->   Operation 619 'add' 'add_ln19_18' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln19_21 = zext i10 %add_ln19_18" [./math_functions.h:19]   --->   Operation 620 'zext' 'zext_ln19_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 621 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr i32 %b, i64 0, i64 %zext_ln19_21" [./math_functions.h:19]   --->   Operation 621 'getelementptr' 'b_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 622 [1/1] (0.93ns)   --->   "%add_ln19_19 = add i10 %mul_ln19, i10 21" [./math_functions.h:19]   --->   Operation 622 'add' 'add_ln19_19' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln19_22 = zext i10 %add_ln19_19" [./math_functions.h:19]   --->   Operation 623 'zext' 'zext_ln19_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr i32 %b, i64 0, i64 %zext_ln19_22" [./math_functions.h:19]   --->   Operation 624 'getelementptr' 'b_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 625 [1/2] (1.35ns)   --->   "%a_load_18 = load i7 %a_addr_18" [./math_functions.h:15]   --->   Operation 625 'load' 'a_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 626 [1/2] (1.35ns)   --->   "%a_load_19 = load i7 %a_addr_19" [./math_functions.h:15]   --->   Operation 626 'load' 'a_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 627 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr i32 %a, i64 0, i64 20" [./math_functions.h:15]   --->   Operation 627 'getelementptr' 'a_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 628 [2/2] (1.35ns)   --->   "%a_load_20 = load i7 %a_addr_20" [./math_functions.h:15]   --->   Operation 628 'load' 'a_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr i32 %a, i64 0, i64 21" [./math_functions.h:15]   --->   Operation 629 'getelementptr' 'a_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 630 [2/2] (1.35ns)   --->   "%a_load_21 = load i7 %a_addr_21" [./math_functions.h:15]   --->   Operation 630 'load' 'a_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 631 [1/2] (1.35ns)   --->   "%b_load_18 = load i10 %b_addr_18" [./math_functions.h:19]   --->   Operation 631 'load' 'b_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_11 : Operation 632 [1/2] (1.35ns)   --->   "%b_load_19 = load i10 %b_addr_19" [./math_functions.h:19]   --->   Operation 632 'load' 'b_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_11 : Operation 633 [2/2] (1.35ns)   --->   "%b_load_20 = load i10 %b_addr_20" [./math_functions.h:19]   --->   Operation 633 'load' 'b_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_11 : Operation 634 [2/2] (1.35ns)   --->   "%b_load_21 = load i10 %b_addr_21" [./math_functions.h:19]   --->   Operation 634 'load' 'b_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_11 : Operation 635 [5/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1" [./math_functions.h:24]   --->   Operation 635 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [1/4] (4.67ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [./math_functions.h:24]   --->   Operation 636 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [1/4] (4.67ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [./math_functions.h:24]   --->   Operation 637 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [2/4] (4.67ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [./math_functions.h:24]   --->   Operation 638 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 639 [2/4] (4.67ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [./math_functions.h:24]   --->   Operation 639 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 640 [3/4] (4.67ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [./math_functions.h:24]   --->   Operation 640 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 641 [3/4] (4.67ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [./math_functions.h:24]   --->   Operation 641 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 642 [4/4] (4.67ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [./math_functions.h:24]   --->   Operation 642 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [4/4] (4.67ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [./math_functions.h:24]   --->   Operation 643 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.02>
ST_12 : Operation 644 [1/1] (0.93ns)   --->   "%add_ln19_20 = add i10 %mul_ln19, i10 22" [./math_functions.h:19]   --->   Operation 644 'add' 'add_ln19_20' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln19_23 = zext i10 %add_ln19_20" [./math_functions.h:19]   --->   Operation 645 'zext' 'zext_ln19_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr i32 %b, i64 0, i64 %zext_ln19_23" [./math_functions.h:19]   --->   Operation 646 'getelementptr' 'b_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.93ns)   --->   "%add_ln19_21 = add i10 %mul_ln19, i10 23" [./math_functions.h:19]   --->   Operation 647 'add' 'add_ln19_21' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln19_24 = zext i10 %add_ln19_21" [./math_functions.h:19]   --->   Operation 648 'zext' 'zext_ln19_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr i32 %b, i64 0, i64 %zext_ln19_24" [./math_functions.h:19]   --->   Operation 649 'getelementptr' 'b_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 650 [1/2] (1.35ns)   --->   "%a_load_20 = load i7 %a_addr_20" [./math_functions.h:15]   --->   Operation 650 'load' 'a_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 651 [1/2] (1.35ns)   --->   "%a_load_21 = load i7 %a_addr_21" [./math_functions.h:15]   --->   Operation 651 'load' 'a_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr i32 %a, i64 0, i64 22" [./math_functions.h:15]   --->   Operation 652 'getelementptr' 'a_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 653 [2/2] (1.35ns)   --->   "%a_load_22 = load i7 %a_addr_22" [./math_functions.h:15]   --->   Operation 653 'load' 'a_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 654 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr i32 %a, i64 0, i64 23" [./math_functions.h:15]   --->   Operation 654 'getelementptr' 'a_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 655 [2/2] (1.35ns)   --->   "%a_load_23 = load i7 %a_addr_23" [./math_functions.h:15]   --->   Operation 655 'load' 'a_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 656 [1/2] (1.35ns)   --->   "%b_load_20 = load i10 %b_addr_20" [./math_functions.h:19]   --->   Operation 656 'load' 'b_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_12 : Operation 657 [1/2] (1.35ns)   --->   "%b_load_21 = load i10 %b_addr_21" [./math_functions.h:19]   --->   Operation 657 'load' 'b_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_12 : Operation 658 [2/2] (1.35ns)   --->   "%b_load_22 = load i10 %b_addr_22" [./math_functions.h:19]   --->   Operation 658 'load' 'b_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_12 : Operation 659 [2/2] (1.35ns)   --->   "%b_load_23 = load i10 %b_addr_23" [./math_functions.h:19]   --->   Operation 659 'load' 'b_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_12 : Operation 660 [4/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1" [./math_functions.h:24]   --->   Operation 660 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 661 [1/4] (4.67ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [./math_functions.h:24]   --->   Operation 661 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 662 [1/4] (4.67ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [./math_functions.h:24]   --->   Operation 662 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 663 [2/4] (4.67ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [./math_functions.h:24]   --->   Operation 663 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 664 [2/4] (4.67ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [./math_functions.h:24]   --->   Operation 664 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [3/4] (4.67ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [./math_functions.h:24]   --->   Operation 665 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 666 [3/4] (4.67ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [./math_functions.h:24]   --->   Operation 666 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [4/4] (4.67ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [./math_functions.h:24]   --->   Operation 667 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 668 [4/4] (4.67ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [./math_functions.h:24]   --->   Operation 668 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.02>
ST_13 : Operation 669 [1/1] (0.93ns)   --->   "%add_ln19_22 = add i10 %mul_ln19, i10 24" [./math_functions.h:19]   --->   Operation 669 'add' 'add_ln19_22' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln19_25 = zext i10 %add_ln19_22" [./math_functions.h:19]   --->   Operation 670 'zext' 'zext_ln19_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 671 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr i32 %b, i64 0, i64 %zext_ln19_25" [./math_functions.h:19]   --->   Operation 671 'getelementptr' 'b_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 672 [1/1] (0.93ns)   --->   "%add_ln19_23 = add i10 %mul_ln19, i10 25" [./math_functions.h:19]   --->   Operation 672 'add' 'add_ln19_23' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln19_26 = zext i10 %add_ln19_23" [./math_functions.h:19]   --->   Operation 673 'zext' 'zext_ln19_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 674 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr i32 %b, i64 0, i64 %zext_ln19_26" [./math_functions.h:19]   --->   Operation 674 'getelementptr' 'b_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 675 [1/2] (1.35ns)   --->   "%a_load_22 = load i7 %a_addr_22" [./math_functions.h:15]   --->   Operation 675 'load' 'a_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 676 [1/2] (1.35ns)   --->   "%a_load_23 = load i7 %a_addr_23" [./math_functions.h:15]   --->   Operation 676 'load' 'a_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 677 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr i32 %a, i64 0, i64 24" [./math_functions.h:15]   --->   Operation 677 'getelementptr' 'a_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 678 [2/2] (1.35ns)   --->   "%a_load_24 = load i7 %a_addr_24" [./math_functions.h:15]   --->   Operation 678 'load' 'a_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 679 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr i32 %a, i64 0, i64 25" [./math_functions.h:15]   --->   Operation 679 'getelementptr' 'a_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 680 [2/2] (1.35ns)   --->   "%a_load_25 = load i7 %a_addr_25" [./math_functions.h:15]   --->   Operation 680 'load' 'a_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 681 [1/2] (1.35ns)   --->   "%b_load_22 = load i10 %b_addr_22" [./math_functions.h:19]   --->   Operation 681 'load' 'b_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_13 : Operation 682 [1/2] (1.35ns)   --->   "%b_load_23 = load i10 %b_addr_23" [./math_functions.h:19]   --->   Operation 682 'load' 'b_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_13 : Operation 683 [2/2] (1.35ns)   --->   "%b_load_24 = load i10 %b_addr_24" [./math_functions.h:19]   --->   Operation 683 'load' 'b_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_13 : Operation 684 [2/2] (1.35ns)   --->   "%b_load_25 = load i10 %b_addr_25" [./math_functions.h:19]   --->   Operation 684 'load' 'b_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_13 : Operation 685 [3/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1" [./math_functions.h:24]   --->   Operation 685 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 686 [1/4] (4.67ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [./math_functions.h:24]   --->   Operation 686 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 687 [1/4] (4.67ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [./math_functions.h:24]   --->   Operation 687 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [2/4] (4.67ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [./math_functions.h:24]   --->   Operation 688 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 689 [2/4] (4.67ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [./math_functions.h:24]   --->   Operation 689 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 690 [3/4] (4.67ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [./math_functions.h:24]   --->   Operation 690 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 691 [3/4] (4.67ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [./math_functions.h:24]   --->   Operation 691 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 692 [4/4] (4.67ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [./math_functions.h:24]   --->   Operation 692 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [4/4] (4.67ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [./math_functions.h:24]   --->   Operation 693 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.02>
ST_14 : Operation 694 [1/1] (0.93ns)   --->   "%add_ln19_24 = add i10 %mul_ln19, i10 26" [./math_functions.h:19]   --->   Operation 694 'add' 'add_ln19_24' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln19_27 = zext i10 %add_ln19_24" [./math_functions.h:19]   --->   Operation 695 'zext' 'zext_ln19_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 696 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr i32 %b, i64 0, i64 %zext_ln19_27" [./math_functions.h:19]   --->   Operation 696 'getelementptr' 'b_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 697 [1/1] (0.93ns)   --->   "%add_ln19_25 = add i10 %mul_ln19, i10 27" [./math_functions.h:19]   --->   Operation 697 'add' 'add_ln19_25' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln19_28 = zext i10 %add_ln19_25" [./math_functions.h:19]   --->   Operation 698 'zext' 'zext_ln19_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 699 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr i32 %b, i64 0, i64 %zext_ln19_28" [./math_functions.h:19]   --->   Operation 699 'getelementptr' 'b_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 700 [1/2] (1.35ns)   --->   "%a_load_24 = load i7 %a_addr_24" [./math_functions.h:15]   --->   Operation 700 'load' 'a_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 701 [1/2] (1.35ns)   --->   "%a_load_25 = load i7 %a_addr_25" [./math_functions.h:15]   --->   Operation 701 'load' 'a_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr i32 %a, i64 0, i64 26" [./math_functions.h:15]   --->   Operation 702 'getelementptr' 'a_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 703 [2/2] (1.35ns)   --->   "%a_load_26 = load i7 %a_addr_26" [./math_functions.h:15]   --->   Operation 703 'load' 'a_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 704 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr i32 %a, i64 0, i64 27" [./math_functions.h:15]   --->   Operation 704 'getelementptr' 'a_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 705 [2/2] (1.35ns)   --->   "%a_load_27 = load i7 %a_addr_27" [./math_functions.h:15]   --->   Operation 705 'load' 'a_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 706 [1/2] (1.35ns)   --->   "%b_load_24 = load i10 %b_addr_24" [./math_functions.h:19]   --->   Operation 706 'load' 'b_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_14 : Operation 707 [1/2] (1.35ns)   --->   "%b_load_25 = load i10 %b_addr_25" [./math_functions.h:19]   --->   Operation 707 'load' 'b_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_14 : Operation 708 [2/2] (1.35ns)   --->   "%b_load_26 = load i10 %b_addr_26" [./math_functions.h:19]   --->   Operation 708 'load' 'b_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_14 : Operation 709 [2/2] (1.35ns)   --->   "%b_load_27 = load i10 %b_addr_27" [./math_functions.h:19]   --->   Operation 709 'load' 'b_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_14 : Operation 710 [2/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1" [./math_functions.h:24]   --->   Operation 710 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [1/4] (4.67ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [./math_functions.h:24]   --->   Operation 711 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 712 [1/4] (4.67ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [./math_functions.h:24]   --->   Operation 712 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 713 [2/4] (4.67ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [./math_functions.h:24]   --->   Operation 713 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 714 [2/4] (4.67ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [./math_functions.h:24]   --->   Operation 714 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 715 [3/4] (4.67ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [./math_functions.h:24]   --->   Operation 715 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 716 [3/4] (4.67ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [./math_functions.h:24]   --->   Operation 716 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 717 [4/4] (4.67ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [./math_functions.h:24]   --->   Operation 717 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 718 [4/4] (4.67ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [./math_functions.h:24]   --->   Operation 718 'fmul' 'mul_24' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.02>
ST_15 : Operation 719 [1/1] (0.93ns)   --->   "%add_ln19_26 = add i10 %mul_ln19, i10 28" [./math_functions.h:19]   --->   Operation 719 'add' 'add_ln19_26' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln19_29 = zext i10 %add_ln19_26" [./math_functions.h:19]   --->   Operation 720 'zext' 'zext_ln19_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 721 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr i32 %b, i64 0, i64 %zext_ln19_29" [./math_functions.h:19]   --->   Operation 721 'getelementptr' 'b_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 722 [1/1] (0.93ns)   --->   "%add_ln19_27 = add i10 %mul_ln19, i10 29" [./math_functions.h:19]   --->   Operation 722 'add' 'add_ln19_27' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln19_30 = zext i10 %add_ln19_27" [./math_functions.h:19]   --->   Operation 723 'zext' 'zext_ln19_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 724 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr i32 %b, i64 0, i64 %zext_ln19_30" [./math_functions.h:19]   --->   Operation 724 'getelementptr' 'b_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 725 [1/2] (1.35ns)   --->   "%a_load_26 = load i7 %a_addr_26" [./math_functions.h:15]   --->   Operation 725 'load' 'a_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 726 [1/2] (1.35ns)   --->   "%a_load_27 = load i7 %a_addr_27" [./math_functions.h:15]   --->   Operation 726 'load' 'a_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr i32 %a, i64 0, i64 28" [./math_functions.h:15]   --->   Operation 727 'getelementptr' 'a_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 728 [2/2] (1.35ns)   --->   "%a_load_28 = load i7 %a_addr_28" [./math_functions.h:15]   --->   Operation 728 'load' 'a_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 729 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr i32 %a, i64 0, i64 29" [./math_functions.h:15]   --->   Operation 729 'getelementptr' 'a_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 730 [2/2] (1.35ns)   --->   "%a_load_29 = load i7 %a_addr_29" [./math_functions.h:15]   --->   Operation 730 'load' 'a_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 731 [1/2] (1.35ns)   --->   "%b_load_26 = load i10 %b_addr_26" [./math_functions.h:19]   --->   Operation 731 'load' 'b_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_15 : Operation 732 [1/2] (1.35ns)   --->   "%b_load_27 = load i10 %b_addr_27" [./math_functions.h:19]   --->   Operation 732 'load' 'b_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_15 : Operation 733 [2/2] (1.35ns)   --->   "%b_load_28 = load i10 %b_addr_28" [./math_functions.h:19]   --->   Operation 733 'load' 'b_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_15 : Operation 734 [2/2] (1.35ns)   --->   "%b_load_29 = load i10 %b_addr_29" [./math_functions.h:19]   --->   Operation 734 'load' 'b_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_15 : Operation 735 [1/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1" [./math_functions.h:24]   --->   Operation 735 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 736 [1/4] (4.67ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [./math_functions.h:24]   --->   Operation 736 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 737 [1/4] (4.67ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [./math_functions.h:24]   --->   Operation 737 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 738 [2/4] (4.67ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [./math_functions.h:24]   --->   Operation 738 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 739 [2/4] (4.67ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [./math_functions.h:24]   --->   Operation 739 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 740 [3/4] (4.67ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [./math_functions.h:24]   --->   Operation 740 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 741 [3/4] (4.67ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [./math_functions.h:24]   --->   Operation 741 'fmul' 'mul_24' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 742 [4/4] (4.67ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [./math_functions.h:24]   --->   Operation 742 'fmul' 'mul_25' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 743 [4/4] (4.67ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [./math_functions.h:24]   --->   Operation 743 'fmul' 'mul_26' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.02>
ST_16 : Operation 744 [1/1] (0.93ns)   --->   "%add_ln19_28 = add i10 %mul_ln19, i10 30" [./math_functions.h:19]   --->   Operation 744 'add' 'add_ln19_28' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln19_31 = zext i10 %add_ln19_28" [./math_functions.h:19]   --->   Operation 745 'zext' 'zext_ln19_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 746 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr i32 %b, i64 0, i64 %zext_ln19_31" [./math_functions.h:19]   --->   Operation 746 'getelementptr' 'b_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 747 [1/1] (0.93ns)   --->   "%add_ln19_29 = add i10 %mul_ln19, i10 31" [./math_functions.h:19]   --->   Operation 747 'add' 'add_ln19_29' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln19_32 = zext i10 %add_ln19_29" [./math_functions.h:19]   --->   Operation 748 'zext' 'zext_ln19_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 749 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr i32 %b, i64 0, i64 %zext_ln19_32" [./math_functions.h:19]   --->   Operation 749 'getelementptr' 'b_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 750 [1/2] (1.35ns)   --->   "%a_load_28 = load i7 %a_addr_28" [./math_functions.h:15]   --->   Operation 750 'load' 'a_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 751 [1/2] (1.35ns)   --->   "%a_load_29 = load i7 %a_addr_29" [./math_functions.h:15]   --->   Operation 751 'load' 'a_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 752 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr i32 %a, i64 0, i64 30" [./math_functions.h:15]   --->   Operation 752 'getelementptr' 'a_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 753 [2/2] (1.35ns)   --->   "%a_load_30 = load i7 %a_addr_30" [./math_functions.h:15]   --->   Operation 753 'load' 'a_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 754 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr i32 %a, i64 0, i64 31" [./math_functions.h:15]   --->   Operation 754 'getelementptr' 'a_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 755 [2/2] (1.35ns)   --->   "%a_load_31 = load i7 %a_addr_31" [./math_functions.h:15]   --->   Operation 755 'load' 'a_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 756 [1/2] (1.35ns)   --->   "%b_load_28 = load i10 %b_addr_28" [./math_functions.h:19]   --->   Operation 756 'load' 'b_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_16 : Operation 757 [1/2] (1.35ns)   --->   "%b_load_29 = load i10 %b_addr_29" [./math_functions.h:19]   --->   Operation 757 'load' 'b_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_16 : Operation 758 [2/2] (1.35ns)   --->   "%b_load_30 = load i10 %b_addr_30" [./math_functions.h:19]   --->   Operation 758 'load' 'b_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_16 : Operation 759 [2/2] (1.35ns)   --->   "%b_load_31 = load i10 %b_addr_31" [./math_functions.h:19]   --->   Operation 759 'load' 'b_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_16 : Operation 760 [5/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2" [./math_functions.h:24]   --->   Operation 760 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 761 [1/4] (4.67ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [./math_functions.h:24]   --->   Operation 761 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 762 [1/4] (4.67ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [./math_functions.h:24]   --->   Operation 762 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 763 [2/4] (4.67ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [./math_functions.h:24]   --->   Operation 763 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 764 [2/4] (4.67ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [./math_functions.h:24]   --->   Operation 764 'fmul' 'mul_24' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 765 [3/4] (4.67ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [./math_functions.h:24]   --->   Operation 765 'fmul' 'mul_25' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 766 [3/4] (4.67ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [./math_functions.h:24]   --->   Operation 766 'fmul' 'mul_26' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 767 [4/4] (4.67ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [./math_functions.h:24]   --->   Operation 767 'fmul' 'mul_27' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 768 [4/4] (4.67ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [./math_functions.h:24]   --->   Operation 768 'fmul' 'mul_28' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.02>
ST_17 : Operation 769 [1/1] (0.93ns)   --->   "%add_ln19_30 = add i10 %mul_ln19, i10 32" [./math_functions.h:19]   --->   Operation 769 'add' 'add_ln19_30' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln19_33 = zext i10 %add_ln19_30" [./math_functions.h:19]   --->   Operation 770 'zext' 'zext_ln19_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 771 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr i32 %b, i64 0, i64 %zext_ln19_33" [./math_functions.h:19]   --->   Operation 771 'getelementptr' 'b_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 772 [1/1] (0.93ns)   --->   "%add_ln19_31 = add i10 %mul_ln19, i10 33" [./math_functions.h:19]   --->   Operation 772 'add' 'add_ln19_31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln19_34 = zext i10 %add_ln19_31" [./math_functions.h:19]   --->   Operation 773 'zext' 'zext_ln19_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 774 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr i32 %b, i64 0, i64 %zext_ln19_34" [./math_functions.h:19]   --->   Operation 774 'getelementptr' 'b_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 775 [1/2] (1.35ns)   --->   "%a_load_30 = load i7 %a_addr_30" [./math_functions.h:15]   --->   Operation 775 'load' 'a_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 776 [1/2] (1.35ns)   --->   "%a_load_31 = load i7 %a_addr_31" [./math_functions.h:15]   --->   Operation 776 'load' 'a_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 777 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr i32 %a, i64 0, i64 32" [./math_functions.h:15]   --->   Operation 777 'getelementptr' 'a_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 778 [2/2] (1.35ns)   --->   "%a_load_32 = load i7 %a_addr_32" [./math_functions.h:15]   --->   Operation 778 'load' 'a_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 779 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr i32 %a, i64 0, i64 33" [./math_functions.h:15]   --->   Operation 779 'getelementptr' 'a_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 780 [2/2] (1.35ns)   --->   "%a_load_33 = load i7 %a_addr_33" [./math_functions.h:15]   --->   Operation 780 'load' 'a_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 781 [1/2] (1.35ns)   --->   "%b_load_30 = load i10 %b_addr_30" [./math_functions.h:19]   --->   Operation 781 'load' 'b_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_17 : Operation 782 [1/2] (1.35ns)   --->   "%b_load_31 = load i10 %b_addr_31" [./math_functions.h:19]   --->   Operation 782 'load' 'b_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_17 : Operation 783 [2/2] (1.35ns)   --->   "%b_load_32 = load i10 %b_addr_32" [./math_functions.h:19]   --->   Operation 783 'load' 'b_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_17 : Operation 784 [2/2] (1.35ns)   --->   "%b_load_33 = load i10 %b_addr_33" [./math_functions.h:19]   --->   Operation 784 'load' 'b_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_17 : Operation 785 [4/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2" [./math_functions.h:24]   --->   Operation 785 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 786 [1/4] (4.67ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [./math_functions.h:24]   --->   Operation 786 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 787 [1/4] (4.67ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [./math_functions.h:24]   --->   Operation 787 'fmul' 'mul_24' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 788 [2/4] (4.67ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [./math_functions.h:24]   --->   Operation 788 'fmul' 'mul_25' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 789 [2/4] (4.67ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [./math_functions.h:24]   --->   Operation 789 'fmul' 'mul_26' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 790 [3/4] (4.67ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [./math_functions.h:24]   --->   Operation 790 'fmul' 'mul_27' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 791 [3/4] (4.67ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [./math_functions.h:24]   --->   Operation 791 'fmul' 'mul_28' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 792 [4/4] (4.67ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [./math_functions.h:24]   --->   Operation 792 'fmul' 'mul_29' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 793 [4/4] (4.67ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [./math_functions.h:24]   --->   Operation 793 'fmul' 'mul_30' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.02>
ST_18 : Operation 794 [1/1] (0.93ns)   --->   "%add_ln19_32 = add i10 %mul_ln19, i10 34" [./math_functions.h:19]   --->   Operation 794 'add' 'add_ln19_32' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln19_35 = zext i10 %add_ln19_32" [./math_functions.h:19]   --->   Operation 795 'zext' 'zext_ln19_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 796 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr i32 %b, i64 0, i64 %zext_ln19_35" [./math_functions.h:19]   --->   Operation 796 'getelementptr' 'b_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 797 [1/1] (0.93ns)   --->   "%add_ln19_33 = add i10 %mul_ln19, i10 35" [./math_functions.h:19]   --->   Operation 797 'add' 'add_ln19_33' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln19_36 = zext i10 %add_ln19_33" [./math_functions.h:19]   --->   Operation 798 'zext' 'zext_ln19_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 799 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr i32 %b, i64 0, i64 %zext_ln19_36" [./math_functions.h:19]   --->   Operation 799 'getelementptr' 'b_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 800 [1/2] (1.35ns)   --->   "%a_load_32 = load i7 %a_addr_32" [./math_functions.h:15]   --->   Operation 800 'load' 'a_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 801 [1/2] (1.35ns)   --->   "%a_load_33 = load i7 %a_addr_33" [./math_functions.h:15]   --->   Operation 801 'load' 'a_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 802 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr i32 %a, i64 0, i64 34" [./math_functions.h:15]   --->   Operation 802 'getelementptr' 'a_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 803 [2/2] (1.35ns)   --->   "%a_load_34 = load i7 %a_addr_34" [./math_functions.h:15]   --->   Operation 803 'load' 'a_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 804 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr i32 %a, i64 0, i64 35" [./math_functions.h:15]   --->   Operation 804 'getelementptr' 'a_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 805 [2/2] (1.35ns)   --->   "%a_load_35 = load i7 %a_addr_35" [./math_functions.h:15]   --->   Operation 805 'load' 'a_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 806 [1/2] (1.35ns)   --->   "%b_load_32 = load i10 %b_addr_32" [./math_functions.h:19]   --->   Operation 806 'load' 'b_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_18 : Operation 807 [1/2] (1.35ns)   --->   "%b_load_33 = load i10 %b_addr_33" [./math_functions.h:19]   --->   Operation 807 'load' 'b_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_18 : Operation 808 [2/2] (1.35ns)   --->   "%b_load_34 = load i10 %b_addr_34" [./math_functions.h:19]   --->   Operation 808 'load' 'b_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_18 : Operation 809 [2/2] (1.35ns)   --->   "%b_load_35 = load i10 %b_addr_35" [./math_functions.h:19]   --->   Operation 809 'load' 'b_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_18 : Operation 810 [3/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2" [./math_functions.h:24]   --->   Operation 810 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 811 [1/4] (4.67ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [./math_functions.h:24]   --->   Operation 811 'fmul' 'mul_25' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 812 [1/4] (4.67ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [./math_functions.h:24]   --->   Operation 812 'fmul' 'mul_26' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 813 [2/4] (4.67ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [./math_functions.h:24]   --->   Operation 813 'fmul' 'mul_27' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 814 [2/4] (4.67ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [./math_functions.h:24]   --->   Operation 814 'fmul' 'mul_28' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 815 [3/4] (4.67ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [./math_functions.h:24]   --->   Operation 815 'fmul' 'mul_29' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 816 [3/4] (4.67ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [./math_functions.h:24]   --->   Operation 816 'fmul' 'mul_30' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 817 [4/4] (4.67ns)   --->   "%mul_31 = fmul i32 %a_load_32, i32 %b_load_32" [./math_functions.h:24]   --->   Operation 817 'fmul' 'mul_31' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 818 [4/4] (4.67ns)   --->   "%mul_32 = fmul i32 %a_load_33, i32 %b_load_33" [./math_functions.h:24]   --->   Operation 818 'fmul' 'mul_32' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.02>
ST_19 : Operation 819 [1/1] (0.93ns)   --->   "%add_ln19_34 = add i10 %mul_ln19, i10 36" [./math_functions.h:19]   --->   Operation 819 'add' 'add_ln19_34' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln19_37 = zext i10 %add_ln19_34" [./math_functions.h:19]   --->   Operation 820 'zext' 'zext_ln19_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 821 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr i32 %b, i64 0, i64 %zext_ln19_37" [./math_functions.h:19]   --->   Operation 821 'getelementptr' 'b_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 822 [1/1] (0.93ns)   --->   "%add_ln19_35 = add i10 %mul_ln19, i10 37" [./math_functions.h:19]   --->   Operation 822 'add' 'add_ln19_35' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln19_38 = zext i10 %add_ln19_35" [./math_functions.h:19]   --->   Operation 823 'zext' 'zext_ln19_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 824 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr i32 %b, i64 0, i64 %zext_ln19_38" [./math_functions.h:19]   --->   Operation 824 'getelementptr' 'b_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 825 [1/2] (1.35ns)   --->   "%a_load_34 = load i7 %a_addr_34" [./math_functions.h:15]   --->   Operation 825 'load' 'a_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 826 [1/2] (1.35ns)   --->   "%a_load_35 = load i7 %a_addr_35" [./math_functions.h:15]   --->   Operation 826 'load' 'a_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 827 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr i32 %a, i64 0, i64 36" [./math_functions.h:15]   --->   Operation 827 'getelementptr' 'a_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 828 [2/2] (1.35ns)   --->   "%a_load_36 = load i7 %a_addr_36" [./math_functions.h:15]   --->   Operation 828 'load' 'a_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 829 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr i32 %a, i64 0, i64 37" [./math_functions.h:15]   --->   Operation 829 'getelementptr' 'a_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 830 [2/2] (1.35ns)   --->   "%a_load_37 = load i7 %a_addr_37" [./math_functions.h:15]   --->   Operation 830 'load' 'a_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 831 [1/2] (1.35ns)   --->   "%b_load_34 = load i10 %b_addr_34" [./math_functions.h:19]   --->   Operation 831 'load' 'b_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_19 : Operation 832 [1/2] (1.35ns)   --->   "%b_load_35 = load i10 %b_addr_35" [./math_functions.h:19]   --->   Operation 832 'load' 'b_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_19 : Operation 833 [2/2] (1.35ns)   --->   "%b_load_36 = load i10 %b_addr_36" [./math_functions.h:19]   --->   Operation 833 'load' 'b_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_19 : Operation 834 [2/2] (1.35ns)   --->   "%b_load_37 = load i10 %b_addr_37" [./math_functions.h:19]   --->   Operation 834 'load' 'b_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_19 : Operation 835 [2/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2" [./math_functions.h:24]   --->   Operation 835 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 836 [1/4] (4.67ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [./math_functions.h:24]   --->   Operation 836 'fmul' 'mul_27' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 837 [1/4] (4.67ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [./math_functions.h:24]   --->   Operation 837 'fmul' 'mul_28' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 838 [2/4] (4.67ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [./math_functions.h:24]   --->   Operation 838 'fmul' 'mul_29' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 839 [2/4] (4.67ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [./math_functions.h:24]   --->   Operation 839 'fmul' 'mul_30' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 840 [3/4] (4.67ns)   --->   "%mul_31 = fmul i32 %a_load_32, i32 %b_load_32" [./math_functions.h:24]   --->   Operation 840 'fmul' 'mul_31' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 841 [3/4] (4.67ns)   --->   "%mul_32 = fmul i32 %a_load_33, i32 %b_load_33" [./math_functions.h:24]   --->   Operation 841 'fmul' 'mul_32' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 842 [4/4] (4.67ns)   --->   "%mul_33 = fmul i32 %a_load_34, i32 %b_load_34" [./math_functions.h:24]   --->   Operation 842 'fmul' 'mul_33' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 843 [4/4] (4.67ns)   --->   "%mul_34 = fmul i32 %a_load_35, i32 %b_load_35" [./math_functions.h:24]   --->   Operation 843 'fmul' 'mul_34' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.02>
ST_20 : Operation 844 [1/1] (0.93ns)   --->   "%add_ln19_36 = add i10 %mul_ln19, i10 38" [./math_functions.h:19]   --->   Operation 844 'add' 'add_ln19_36' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln19_39 = zext i10 %add_ln19_36" [./math_functions.h:19]   --->   Operation 845 'zext' 'zext_ln19_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 846 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr i32 %b, i64 0, i64 %zext_ln19_39" [./math_functions.h:19]   --->   Operation 846 'getelementptr' 'b_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 847 [1/1] (0.93ns)   --->   "%add_ln19_37 = add i10 %mul_ln19, i10 39" [./math_functions.h:19]   --->   Operation 847 'add' 'add_ln19_37' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln19_40 = zext i10 %add_ln19_37" [./math_functions.h:19]   --->   Operation 848 'zext' 'zext_ln19_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 849 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr i32 %b, i64 0, i64 %zext_ln19_40" [./math_functions.h:19]   --->   Operation 849 'getelementptr' 'b_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 850 [1/2] (1.35ns)   --->   "%a_load_36 = load i7 %a_addr_36" [./math_functions.h:15]   --->   Operation 850 'load' 'a_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 851 [1/2] (1.35ns)   --->   "%a_load_37 = load i7 %a_addr_37" [./math_functions.h:15]   --->   Operation 851 'load' 'a_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 852 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr i32 %a, i64 0, i64 38" [./math_functions.h:15]   --->   Operation 852 'getelementptr' 'a_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 853 [2/2] (1.35ns)   --->   "%a_load_38 = load i7 %a_addr_38" [./math_functions.h:15]   --->   Operation 853 'load' 'a_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 854 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr i32 %a, i64 0, i64 39" [./math_functions.h:15]   --->   Operation 854 'getelementptr' 'a_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 855 [2/2] (1.35ns)   --->   "%a_load_39 = load i7 %a_addr_39" [./math_functions.h:15]   --->   Operation 855 'load' 'a_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 856 [1/2] (1.35ns)   --->   "%b_load_36 = load i10 %b_addr_36" [./math_functions.h:19]   --->   Operation 856 'load' 'b_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_20 : Operation 857 [1/2] (1.35ns)   --->   "%b_load_37 = load i10 %b_addr_37" [./math_functions.h:19]   --->   Operation 857 'load' 'b_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_20 : Operation 858 [2/2] (1.35ns)   --->   "%b_load_38 = load i10 %b_addr_38" [./math_functions.h:19]   --->   Operation 858 'load' 'b_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_20 : Operation 859 [2/2] (1.35ns)   --->   "%b_load_39 = load i10 %b_addr_39" [./math_functions.h:19]   --->   Operation 859 'load' 'b_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_20 : Operation 860 [1/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2" [./math_functions.h:24]   --->   Operation 860 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 861 [1/4] (4.67ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [./math_functions.h:24]   --->   Operation 861 'fmul' 'mul_29' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 862 [1/4] (4.67ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [./math_functions.h:24]   --->   Operation 862 'fmul' 'mul_30' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 863 [2/4] (4.67ns)   --->   "%mul_31 = fmul i32 %a_load_32, i32 %b_load_32" [./math_functions.h:24]   --->   Operation 863 'fmul' 'mul_31' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 864 [2/4] (4.67ns)   --->   "%mul_32 = fmul i32 %a_load_33, i32 %b_load_33" [./math_functions.h:24]   --->   Operation 864 'fmul' 'mul_32' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 865 [3/4] (4.67ns)   --->   "%mul_33 = fmul i32 %a_load_34, i32 %b_load_34" [./math_functions.h:24]   --->   Operation 865 'fmul' 'mul_33' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 866 [3/4] (4.67ns)   --->   "%mul_34 = fmul i32 %a_load_35, i32 %b_load_35" [./math_functions.h:24]   --->   Operation 866 'fmul' 'mul_34' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 867 [4/4] (4.67ns)   --->   "%mul_35 = fmul i32 %a_load_36, i32 %b_load_36" [./math_functions.h:24]   --->   Operation 867 'fmul' 'mul_35' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 868 [4/4] (4.67ns)   --->   "%mul_36 = fmul i32 %a_load_37, i32 %b_load_37" [./math_functions.h:24]   --->   Operation 868 'fmul' 'mul_36' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.02>
ST_21 : Operation 869 [1/1] (0.93ns)   --->   "%add_ln19_38 = add i10 %mul_ln19, i10 40" [./math_functions.h:19]   --->   Operation 869 'add' 'add_ln19_38' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln19_41 = zext i10 %add_ln19_38" [./math_functions.h:19]   --->   Operation 870 'zext' 'zext_ln19_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 871 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr i32 %b, i64 0, i64 %zext_ln19_41" [./math_functions.h:19]   --->   Operation 871 'getelementptr' 'b_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 872 [1/1] (0.93ns)   --->   "%add_ln19_39 = add i10 %mul_ln19, i10 41" [./math_functions.h:19]   --->   Operation 872 'add' 'add_ln19_39' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln19_42 = zext i10 %add_ln19_39" [./math_functions.h:19]   --->   Operation 873 'zext' 'zext_ln19_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 874 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr i32 %b, i64 0, i64 %zext_ln19_42" [./math_functions.h:19]   --->   Operation 874 'getelementptr' 'b_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 875 [1/2] (1.35ns)   --->   "%a_load_38 = load i7 %a_addr_38" [./math_functions.h:15]   --->   Operation 875 'load' 'a_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 876 [1/2] (1.35ns)   --->   "%a_load_39 = load i7 %a_addr_39" [./math_functions.h:15]   --->   Operation 876 'load' 'a_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 877 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr i32 %a, i64 0, i64 40" [./math_functions.h:15]   --->   Operation 877 'getelementptr' 'a_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 878 [2/2] (1.35ns)   --->   "%a_load_40 = load i7 %a_addr_40" [./math_functions.h:15]   --->   Operation 878 'load' 'a_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 879 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr i32 %a, i64 0, i64 41" [./math_functions.h:15]   --->   Operation 879 'getelementptr' 'a_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 880 [2/2] (1.35ns)   --->   "%a_load_41 = load i7 %a_addr_41" [./math_functions.h:15]   --->   Operation 880 'load' 'a_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 881 [1/2] (1.35ns)   --->   "%b_load_38 = load i10 %b_addr_38" [./math_functions.h:19]   --->   Operation 881 'load' 'b_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_21 : Operation 882 [1/2] (1.35ns)   --->   "%b_load_39 = load i10 %b_addr_39" [./math_functions.h:19]   --->   Operation 882 'load' 'b_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_21 : Operation 883 [2/2] (1.35ns)   --->   "%b_load_40 = load i10 %b_addr_40" [./math_functions.h:19]   --->   Operation 883 'load' 'b_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_21 : Operation 884 [2/2] (1.35ns)   --->   "%b_load_41 = load i10 %b_addr_41" [./math_functions.h:19]   --->   Operation 884 'load' 'b_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_21 : Operation 885 [5/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3" [./math_functions.h:24]   --->   Operation 885 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 886 [1/4] (4.67ns)   --->   "%mul_31 = fmul i32 %a_load_32, i32 %b_load_32" [./math_functions.h:24]   --->   Operation 886 'fmul' 'mul_31' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 887 [1/4] (4.67ns)   --->   "%mul_32 = fmul i32 %a_load_33, i32 %b_load_33" [./math_functions.h:24]   --->   Operation 887 'fmul' 'mul_32' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 888 [2/4] (4.67ns)   --->   "%mul_33 = fmul i32 %a_load_34, i32 %b_load_34" [./math_functions.h:24]   --->   Operation 888 'fmul' 'mul_33' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 889 [2/4] (4.67ns)   --->   "%mul_34 = fmul i32 %a_load_35, i32 %b_load_35" [./math_functions.h:24]   --->   Operation 889 'fmul' 'mul_34' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 890 [3/4] (4.67ns)   --->   "%mul_35 = fmul i32 %a_load_36, i32 %b_load_36" [./math_functions.h:24]   --->   Operation 890 'fmul' 'mul_35' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 891 [3/4] (4.67ns)   --->   "%mul_36 = fmul i32 %a_load_37, i32 %b_load_37" [./math_functions.h:24]   --->   Operation 891 'fmul' 'mul_36' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 892 [4/4] (4.67ns)   --->   "%mul_37 = fmul i32 %a_load_38, i32 %b_load_38" [./math_functions.h:24]   --->   Operation 892 'fmul' 'mul_37' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 893 [4/4] (4.67ns)   --->   "%mul_38 = fmul i32 %a_load_39, i32 %b_load_39" [./math_functions.h:24]   --->   Operation 893 'fmul' 'mul_38' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.02>
ST_22 : Operation 894 [1/1] (0.93ns)   --->   "%add_ln19_40 = add i10 %mul_ln19, i10 42" [./math_functions.h:19]   --->   Operation 894 'add' 'add_ln19_40' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln19_43 = zext i10 %add_ln19_40" [./math_functions.h:19]   --->   Operation 895 'zext' 'zext_ln19_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 896 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr i32 %b, i64 0, i64 %zext_ln19_43" [./math_functions.h:19]   --->   Operation 896 'getelementptr' 'b_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 897 [1/1] (0.93ns)   --->   "%add_ln19_41 = add i10 %mul_ln19, i10 43" [./math_functions.h:19]   --->   Operation 897 'add' 'add_ln19_41' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln19_44 = zext i10 %add_ln19_41" [./math_functions.h:19]   --->   Operation 898 'zext' 'zext_ln19_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 899 [1/1] (0.00ns)   --->   "%b_addr_43 = getelementptr i32 %b, i64 0, i64 %zext_ln19_44" [./math_functions.h:19]   --->   Operation 899 'getelementptr' 'b_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 900 [1/2] (1.35ns)   --->   "%a_load_40 = load i7 %a_addr_40" [./math_functions.h:15]   --->   Operation 900 'load' 'a_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 901 [1/2] (1.35ns)   --->   "%a_load_41 = load i7 %a_addr_41" [./math_functions.h:15]   --->   Operation 901 'load' 'a_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 902 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr i32 %a, i64 0, i64 42" [./math_functions.h:15]   --->   Operation 902 'getelementptr' 'a_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 903 [2/2] (1.35ns)   --->   "%a_load_42 = load i7 %a_addr_42" [./math_functions.h:15]   --->   Operation 903 'load' 'a_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 904 [1/1] (0.00ns)   --->   "%a_addr_43 = getelementptr i32 %a, i64 0, i64 43" [./math_functions.h:15]   --->   Operation 904 'getelementptr' 'a_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 905 [2/2] (1.35ns)   --->   "%a_load_43 = load i7 %a_addr_43" [./math_functions.h:15]   --->   Operation 905 'load' 'a_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 906 [1/2] (1.35ns)   --->   "%b_load_40 = load i10 %b_addr_40" [./math_functions.h:19]   --->   Operation 906 'load' 'b_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_22 : Operation 907 [1/2] (1.35ns)   --->   "%b_load_41 = load i10 %b_addr_41" [./math_functions.h:19]   --->   Operation 907 'load' 'b_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_22 : Operation 908 [2/2] (1.35ns)   --->   "%b_load_42 = load i10 %b_addr_42" [./math_functions.h:19]   --->   Operation 908 'load' 'b_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_22 : Operation 909 [2/2] (1.35ns)   --->   "%b_load_43 = load i10 %b_addr_43" [./math_functions.h:19]   --->   Operation 909 'load' 'b_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_22 : Operation 910 [4/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3" [./math_functions.h:24]   --->   Operation 910 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 911 [1/4] (4.67ns)   --->   "%mul_33 = fmul i32 %a_load_34, i32 %b_load_34" [./math_functions.h:24]   --->   Operation 911 'fmul' 'mul_33' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 912 [1/4] (4.67ns)   --->   "%mul_34 = fmul i32 %a_load_35, i32 %b_load_35" [./math_functions.h:24]   --->   Operation 912 'fmul' 'mul_34' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 913 [2/4] (4.67ns)   --->   "%mul_35 = fmul i32 %a_load_36, i32 %b_load_36" [./math_functions.h:24]   --->   Operation 913 'fmul' 'mul_35' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 914 [2/4] (4.67ns)   --->   "%mul_36 = fmul i32 %a_load_37, i32 %b_load_37" [./math_functions.h:24]   --->   Operation 914 'fmul' 'mul_36' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 915 [3/4] (4.67ns)   --->   "%mul_37 = fmul i32 %a_load_38, i32 %b_load_38" [./math_functions.h:24]   --->   Operation 915 'fmul' 'mul_37' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 916 [3/4] (4.67ns)   --->   "%mul_38 = fmul i32 %a_load_39, i32 %b_load_39" [./math_functions.h:24]   --->   Operation 916 'fmul' 'mul_38' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 917 [4/4] (4.67ns)   --->   "%mul_39 = fmul i32 %a_load_40, i32 %b_load_40" [./math_functions.h:24]   --->   Operation 917 'fmul' 'mul_39' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 918 [4/4] (4.67ns)   --->   "%mul_40 = fmul i32 %a_load_41, i32 %b_load_41" [./math_functions.h:24]   --->   Operation 918 'fmul' 'mul_40' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.02>
ST_23 : Operation 919 [1/1] (0.93ns)   --->   "%add_ln19_42 = add i10 %mul_ln19, i10 44" [./math_functions.h:19]   --->   Operation 919 'add' 'add_ln19_42' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln19_45 = zext i10 %add_ln19_42" [./math_functions.h:19]   --->   Operation 920 'zext' 'zext_ln19_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 921 [1/1] (0.00ns)   --->   "%b_addr_44 = getelementptr i32 %b, i64 0, i64 %zext_ln19_45" [./math_functions.h:19]   --->   Operation 921 'getelementptr' 'b_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 922 [1/1] (0.93ns)   --->   "%add_ln19_43 = add i10 %mul_ln19, i10 45" [./math_functions.h:19]   --->   Operation 922 'add' 'add_ln19_43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln19_46 = zext i10 %add_ln19_43" [./math_functions.h:19]   --->   Operation 923 'zext' 'zext_ln19_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 924 [1/1] (0.00ns)   --->   "%b_addr_45 = getelementptr i32 %b, i64 0, i64 %zext_ln19_46" [./math_functions.h:19]   --->   Operation 924 'getelementptr' 'b_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 925 [1/2] (1.35ns)   --->   "%a_load_42 = load i7 %a_addr_42" [./math_functions.h:15]   --->   Operation 925 'load' 'a_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 926 [1/2] (1.35ns)   --->   "%a_load_43 = load i7 %a_addr_43" [./math_functions.h:15]   --->   Operation 926 'load' 'a_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 927 [1/1] (0.00ns)   --->   "%a_addr_44 = getelementptr i32 %a, i64 0, i64 44" [./math_functions.h:15]   --->   Operation 927 'getelementptr' 'a_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 928 [2/2] (1.35ns)   --->   "%a_load_44 = load i7 %a_addr_44" [./math_functions.h:15]   --->   Operation 928 'load' 'a_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 929 [1/1] (0.00ns)   --->   "%a_addr_45 = getelementptr i32 %a, i64 0, i64 45" [./math_functions.h:15]   --->   Operation 929 'getelementptr' 'a_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 930 [2/2] (1.35ns)   --->   "%a_load_45 = load i7 %a_addr_45" [./math_functions.h:15]   --->   Operation 930 'load' 'a_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 931 [1/2] (1.35ns)   --->   "%b_load_42 = load i10 %b_addr_42" [./math_functions.h:19]   --->   Operation 931 'load' 'b_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_23 : Operation 932 [1/2] (1.35ns)   --->   "%b_load_43 = load i10 %b_addr_43" [./math_functions.h:19]   --->   Operation 932 'load' 'b_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_23 : Operation 933 [2/2] (1.35ns)   --->   "%b_load_44 = load i10 %b_addr_44" [./math_functions.h:19]   --->   Operation 933 'load' 'b_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_23 : Operation 934 [2/2] (1.35ns)   --->   "%b_load_45 = load i10 %b_addr_45" [./math_functions.h:19]   --->   Operation 934 'load' 'b_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_23 : Operation 935 [3/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3" [./math_functions.h:24]   --->   Operation 935 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 936 [1/4] (4.67ns)   --->   "%mul_35 = fmul i32 %a_load_36, i32 %b_load_36" [./math_functions.h:24]   --->   Operation 936 'fmul' 'mul_35' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 937 [1/4] (4.67ns)   --->   "%mul_36 = fmul i32 %a_load_37, i32 %b_load_37" [./math_functions.h:24]   --->   Operation 937 'fmul' 'mul_36' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 938 [2/4] (4.67ns)   --->   "%mul_37 = fmul i32 %a_load_38, i32 %b_load_38" [./math_functions.h:24]   --->   Operation 938 'fmul' 'mul_37' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 939 [2/4] (4.67ns)   --->   "%mul_38 = fmul i32 %a_load_39, i32 %b_load_39" [./math_functions.h:24]   --->   Operation 939 'fmul' 'mul_38' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 940 [3/4] (4.67ns)   --->   "%mul_39 = fmul i32 %a_load_40, i32 %b_load_40" [./math_functions.h:24]   --->   Operation 940 'fmul' 'mul_39' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 941 [3/4] (4.67ns)   --->   "%mul_40 = fmul i32 %a_load_41, i32 %b_load_41" [./math_functions.h:24]   --->   Operation 941 'fmul' 'mul_40' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 942 [4/4] (4.67ns)   --->   "%mul_41 = fmul i32 %a_load_42, i32 %b_load_42" [./math_functions.h:24]   --->   Operation 942 'fmul' 'mul_41' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 943 [4/4] (4.67ns)   --->   "%mul_42 = fmul i32 %a_load_43, i32 %b_load_43" [./math_functions.h:24]   --->   Operation 943 'fmul' 'mul_42' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.02>
ST_24 : Operation 944 [1/1] (0.93ns)   --->   "%add_ln19_44 = add i10 %mul_ln19, i10 46" [./math_functions.h:19]   --->   Operation 944 'add' 'add_ln19_44' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln19_47 = zext i10 %add_ln19_44" [./math_functions.h:19]   --->   Operation 945 'zext' 'zext_ln19_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 946 [1/1] (0.00ns)   --->   "%b_addr_46 = getelementptr i32 %b, i64 0, i64 %zext_ln19_47" [./math_functions.h:19]   --->   Operation 946 'getelementptr' 'b_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 947 [1/1] (0.93ns)   --->   "%add_ln19_45 = add i10 %mul_ln19, i10 47" [./math_functions.h:19]   --->   Operation 947 'add' 'add_ln19_45' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln19_48 = zext i10 %add_ln19_45" [./math_functions.h:19]   --->   Operation 948 'zext' 'zext_ln19_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 949 [1/1] (0.00ns)   --->   "%b_addr_47 = getelementptr i32 %b, i64 0, i64 %zext_ln19_48" [./math_functions.h:19]   --->   Operation 949 'getelementptr' 'b_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 950 [1/2] (1.35ns)   --->   "%a_load_44 = load i7 %a_addr_44" [./math_functions.h:15]   --->   Operation 950 'load' 'a_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 951 [1/2] (1.35ns)   --->   "%a_load_45 = load i7 %a_addr_45" [./math_functions.h:15]   --->   Operation 951 'load' 'a_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 952 [1/1] (0.00ns)   --->   "%a_addr_46 = getelementptr i32 %a, i64 0, i64 46" [./math_functions.h:15]   --->   Operation 952 'getelementptr' 'a_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 953 [2/2] (1.35ns)   --->   "%a_load_46 = load i7 %a_addr_46" [./math_functions.h:15]   --->   Operation 953 'load' 'a_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 954 [1/1] (0.00ns)   --->   "%a_addr_47 = getelementptr i32 %a, i64 0, i64 47" [./math_functions.h:15]   --->   Operation 954 'getelementptr' 'a_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 955 [2/2] (1.35ns)   --->   "%a_load_47 = load i7 %a_addr_47" [./math_functions.h:15]   --->   Operation 955 'load' 'a_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 956 [1/2] (1.35ns)   --->   "%b_load_44 = load i10 %b_addr_44" [./math_functions.h:19]   --->   Operation 956 'load' 'b_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_24 : Operation 957 [1/2] (1.35ns)   --->   "%b_load_45 = load i10 %b_addr_45" [./math_functions.h:19]   --->   Operation 957 'load' 'b_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_24 : Operation 958 [2/2] (1.35ns)   --->   "%b_load_46 = load i10 %b_addr_46" [./math_functions.h:19]   --->   Operation 958 'load' 'b_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_24 : Operation 959 [2/2] (1.35ns)   --->   "%b_load_47 = load i10 %b_addr_47" [./math_functions.h:19]   --->   Operation 959 'load' 'b_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_24 : Operation 960 [2/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3" [./math_functions.h:24]   --->   Operation 960 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 961 [1/4] (4.67ns)   --->   "%mul_37 = fmul i32 %a_load_38, i32 %b_load_38" [./math_functions.h:24]   --->   Operation 961 'fmul' 'mul_37' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 962 [1/4] (4.67ns)   --->   "%mul_38 = fmul i32 %a_load_39, i32 %b_load_39" [./math_functions.h:24]   --->   Operation 962 'fmul' 'mul_38' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 963 [2/4] (4.67ns)   --->   "%mul_39 = fmul i32 %a_load_40, i32 %b_load_40" [./math_functions.h:24]   --->   Operation 963 'fmul' 'mul_39' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 964 [2/4] (4.67ns)   --->   "%mul_40 = fmul i32 %a_load_41, i32 %b_load_41" [./math_functions.h:24]   --->   Operation 964 'fmul' 'mul_40' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 965 [3/4] (4.67ns)   --->   "%mul_41 = fmul i32 %a_load_42, i32 %b_load_42" [./math_functions.h:24]   --->   Operation 965 'fmul' 'mul_41' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 966 [3/4] (4.67ns)   --->   "%mul_42 = fmul i32 %a_load_43, i32 %b_load_43" [./math_functions.h:24]   --->   Operation 966 'fmul' 'mul_42' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 967 [4/4] (4.67ns)   --->   "%mul_43 = fmul i32 %a_load_44, i32 %b_load_44" [./math_functions.h:24]   --->   Operation 967 'fmul' 'mul_43' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 968 [4/4] (4.67ns)   --->   "%mul_44 = fmul i32 %a_load_45, i32 %b_load_45" [./math_functions.h:24]   --->   Operation 968 'fmul' 'mul_44' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.02>
ST_25 : Operation 969 [1/1] (0.93ns)   --->   "%add_ln19_46 = add i10 %mul_ln19, i10 48" [./math_functions.h:19]   --->   Operation 969 'add' 'add_ln19_46' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln19_49 = zext i10 %add_ln19_46" [./math_functions.h:19]   --->   Operation 970 'zext' 'zext_ln19_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 971 [1/1] (0.00ns)   --->   "%b_addr_48 = getelementptr i32 %b, i64 0, i64 %zext_ln19_49" [./math_functions.h:19]   --->   Operation 971 'getelementptr' 'b_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 972 [1/1] (0.93ns)   --->   "%add_ln19_47 = add i10 %mul_ln19, i10 49" [./math_functions.h:19]   --->   Operation 972 'add' 'add_ln19_47' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln19_50 = zext i10 %add_ln19_47" [./math_functions.h:19]   --->   Operation 973 'zext' 'zext_ln19_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 974 [1/1] (0.00ns)   --->   "%b_addr_49 = getelementptr i32 %b, i64 0, i64 %zext_ln19_50" [./math_functions.h:19]   --->   Operation 974 'getelementptr' 'b_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 975 [1/2] (1.35ns)   --->   "%a_load_46 = load i7 %a_addr_46" [./math_functions.h:15]   --->   Operation 975 'load' 'a_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 976 [1/2] (1.35ns)   --->   "%a_load_47 = load i7 %a_addr_47" [./math_functions.h:15]   --->   Operation 976 'load' 'a_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 977 [1/1] (0.00ns)   --->   "%a_addr_48 = getelementptr i32 %a, i64 0, i64 48" [./math_functions.h:15]   --->   Operation 977 'getelementptr' 'a_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 978 [2/2] (1.35ns)   --->   "%a_load_48 = load i7 %a_addr_48" [./math_functions.h:15]   --->   Operation 978 'load' 'a_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 979 [1/1] (0.00ns)   --->   "%a_addr_49 = getelementptr i32 %a, i64 0, i64 49" [./math_functions.h:15]   --->   Operation 979 'getelementptr' 'a_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 980 [2/2] (1.35ns)   --->   "%a_load_49 = load i7 %a_addr_49" [./math_functions.h:15]   --->   Operation 980 'load' 'a_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 981 [1/2] (1.35ns)   --->   "%b_load_46 = load i10 %b_addr_46" [./math_functions.h:19]   --->   Operation 981 'load' 'b_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_25 : Operation 982 [1/2] (1.35ns)   --->   "%b_load_47 = load i10 %b_addr_47" [./math_functions.h:19]   --->   Operation 982 'load' 'b_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_25 : Operation 983 [2/2] (1.35ns)   --->   "%b_load_48 = load i10 %b_addr_48" [./math_functions.h:19]   --->   Operation 983 'load' 'b_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_25 : Operation 984 [2/2] (1.35ns)   --->   "%b_load_49 = load i10 %b_addr_49" [./math_functions.h:19]   --->   Operation 984 'load' 'b_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_25 : Operation 985 [1/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3" [./math_functions.h:24]   --->   Operation 985 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 986 [1/4] (4.67ns)   --->   "%mul_39 = fmul i32 %a_load_40, i32 %b_load_40" [./math_functions.h:24]   --->   Operation 986 'fmul' 'mul_39' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 987 [1/4] (4.67ns)   --->   "%mul_40 = fmul i32 %a_load_41, i32 %b_load_41" [./math_functions.h:24]   --->   Operation 987 'fmul' 'mul_40' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 988 [2/4] (4.67ns)   --->   "%mul_41 = fmul i32 %a_load_42, i32 %b_load_42" [./math_functions.h:24]   --->   Operation 988 'fmul' 'mul_41' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 989 [2/4] (4.67ns)   --->   "%mul_42 = fmul i32 %a_load_43, i32 %b_load_43" [./math_functions.h:24]   --->   Operation 989 'fmul' 'mul_42' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 990 [3/4] (4.67ns)   --->   "%mul_43 = fmul i32 %a_load_44, i32 %b_load_44" [./math_functions.h:24]   --->   Operation 990 'fmul' 'mul_43' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 991 [3/4] (4.67ns)   --->   "%mul_44 = fmul i32 %a_load_45, i32 %b_load_45" [./math_functions.h:24]   --->   Operation 991 'fmul' 'mul_44' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 992 [4/4] (4.67ns)   --->   "%mul_45 = fmul i32 %a_load_46, i32 %b_load_46" [./math_functions.h:24]   --->   Operation 992 'fmul' 'mul_45' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 993 [4/4] (4.67ns)   --->   "%mul_46 = fmul i32 %a_load_47, i32 %b_load_47" [./math_functions.h:24]   --->   Operation 993 'fmul' 'mul_46' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.02>
ST_26 : Operation 994 [1/1] (0.93ns)   --->   "%add_ln19_48 = add i10 %mul_ln19, i10 50" [./math_functions.h:19]   --->   Operation 994 'add' 'add_ln19_48' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln19_51 = zext i10 %add_ln19_48" [./math_functions.h:19]   --->   Operation 995 'zext' 'zext_ln19_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 996 [1/1] (0.00ns)   --->   "%b_addr_50 = getelementptr i32 %b, i64 0, i64 %zext_ln19_51" [./math_functions.h:19]   --->   Operation 996 'getelementptr' 'b_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 997 [1/1] (0.93ns)   --->   "%add_ln19_49 = add i10 %mul_ln19, i10 51" [./math_functions.h:19]   --->   Operation 997 'add' 'add_ln19_49' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln19_52 = zext i10 %add_ln19_49" [./math_functions.h:19]   --->   Operation 998 'zext' 'zext_ln19_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 999 [1/1] (0.00ns)   --->   "%b_addr_51 = getelementptr i32 %b, i64 0, i64 %zext_ln19_52" [./math_functions.h:19]   --->   Operation 999 'getelementptr' 'b_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1000 [1/2] (1.35ns)   --->   "%a_load_48 = load i7 %a_addr_48" [./math_functions.h:15]   --->   Operation 1000 'load' 'a_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1001 [1/2] (1.35ns)   --->   "%a_load_49 = load i7 %a_addr_49" [./math_functions.h:15]   --->   Operation 1001 'load' 'a_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1002 [1/1] (0.00ns)   --->   "%a_addr_50 = getelementptr i32 %a, i64 0, i64 50" [./math_functions.h:15]   --->   Operation 1002 'getelementptr' 'a_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1003 [2/2] (1.35ns)   --->   "%a_load_50 = load i7 %a_addr_50" [./math_functions.h:15]   --->   Operation 1003 'load' 'a_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1004 [1/1] (0.00ns)   --->   "%a_addr_51 = getelementptr i32 %a, i64 0, i64 51" [./math_functions.h:15]   --->   Operation 1004 'getelementptr' 'a_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1005 [2/2] (1.35ns)   --->   "%a_load_51 = load i7 %a_addr_51" [./math_functions.h:15]   --->   Operation 1005 'load' 'a_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1006 [1/2] (1.35ns)   --->   "%b_load_48 = load i10 %b_addr_48" [./math_functions.h:19]   --->   Operation 1006 'load' 'b_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_26 : Operation 1007 [1/2] (1.35ns)   --->   "%b_load_49 = load i10 %b_addr_49" [./math_functions.h:19]   --->   Operation 1007 'load' 'b_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_26 : Operation 1008 [2/2] (1.35ns)   --->   "%b_load_50 = load i10 %b_addr_50" [./math_functions.h:19]   --->   Operation 1008 'load' 'b_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_26 : Operation 1009 [2/2] (1.35ns)   --->   "%b_load_51 = load i10 %b_addr_51" [./math_functions.h:19]   --->   Operation 1009 'load' 'b_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_26 : Operation 1010 [5/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4" [./math_functions.h:24]   --->   Operation 1010 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1011 [1/4] (4.67ns)   --->   "%mul_41 = fmul i32 %a_load_42, i32 %b_load_42" [./math_functions.h:24]   --->   Operation 1011 'fmul' 'mul_41' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1012 [1/4] (4.67ns)   --->   "%mul_42 = fmul i32 %a_load_43, i32 %b_load_43" [./math_functions.h:24]   --->   Operation 1012 'fmul' 'mul_42' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1013 [2/4] (4.67ns)   --->   "%mul_43 = fmul i32 %a_load_44, i32 %b_load_44" [./math_functions.h:24]   --->   Operation 1013 'fmul' 'mul_43' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1014 [2/4] (4.67ns)   --->   "%mul_44 = fmul i32 %a_load_45, i32 %b_load_45" [./math_functions.h:24]   --->   Operation 1014 'fmul' 'mul_44' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1015 [3/4] (4.67ns)   --->   "%mul_45 = fmul i32 %a_load_46, i32 %b_load_46" [./math_functions.h:24]   --->   Operation 1015 'fmul' 'mul_45' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1016 [3/4] (4.67ns)   --->   "%mul_46 = fmul i32 %a_load_47, i32 %b_load_47" [./math_functions.h:24]   --->   Operation 1016 'fmul' 'mul_46' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1017 [4/4] (4.67ns)   --->   "%mul_47 = fmul i32 %a_load_48, i32 %b_load_48" [./math_functions.h:24]   --->   Operation 1017 'fmul' 'mul_47' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1018 [4/4] (4.67ns)   --->   "%mul_48 = fmul i32 %a_load_49, i32 %b_load_49" [./math_functions.h:24]   --->   Operation 1018 'fmul' 'mul_48' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.02>
ST_27 : Operation 1019 [1/1] (0.93ns)   --->   "%add_ln19_50 = add i10 %mul_ln19, i10 52" [./math_functions.h:19]   --->   Operation 1019 'add' 'add_ln19_50' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln19_53 = zext i10 %add_ln19_50" [./math_functions.h:19]   --->   Operation 1020 'zext' 'zext_ln19_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1021 [1/1] (0.00ns)   --->   "%b_addr_52 = getelementptr i32 %b, i64 0, i64 %zext_ln19_53" [./math_functions.h:19]   --->   Operation 1021 'getelementptr' 'b_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1022 [1/1] (0.93ns)   --->   "%add_ln19_51 = add i10 %mul_ln19, i10 53" [./math_functions.h:19]   --->   Operation 1022 'add' 'add_ln19_51' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln19_54 = zext i10 %add_ln19_51" [./math_functions.h:19]   --->   Operation 1023 'zext' 'zext_ln19_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1024 [1/1] (0.00ns)   --->   "%b_addr_53 = getelementptr i32 %b, i64 0, i64 %zext_ln19_54" [./math_functions.h:19]   --->   Operation 1024 'getelementptr' 'b_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1025 [1/2] (1.35ns)   --->   "%a_load_50 = load i7 %a_addr_50" [./math_functions.h:15]   --->   Operation 1025 'load' 'a_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1026 [1/2] (1.35ns)   --->   "%a_load_51 = load i7 %a_addr_51" [./math_functions.h:15]   --->   Operation 1026 'load' 'a_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1027 [1/1] (0.00ns)   --->   "%a_addr_52 = getelementptr i32 %a, i64 0, i64 52" [./math_functions.h:15]   --->   Operation 1027 'getelementptr' 'a_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1028 [2/2] (1.35ns)   --->   "%a_load_52 = load i7 %a_addr_52" [./math_functions.h:15]   --->   Operation 1028 'load' 'a_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1029 [1/1] (0.00ns)   --->   "%a_addr_53 = getelementptr i32 %a, i64 0, i64 53" [./math_functions.h:15]   --->   Operation 1029 'getelementptr' 'a_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1030 [2/2] (1.35ns)   --->   "%a_load_53 = load i7 %a_addr_53" [./math_functions.h:15]   --->   Operation 1030 'load' 'a_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1031 [1/2] (1.35ns)   --->   "%b_load_50 = load i10 %b_addr_50" [./math_functions.h:19]   --->   Operation 1031 'load' 'b_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_27 : Operation 1032 [1/2] (1.35ns)   --->   "%b_load_51 = load i10 %b_addr_51" [./math_functions.h:19]   --->   Operation 1032 'load' 'b_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_27 : Operation 1033 [2/2] (1.35ns)   --->   "%b_load_52 = load i10 %b_addr_52" [./math_functions.h:19]   --->   Operation 1033 'load' 'b_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_27 : Operation 1034 [2/2] (1.35ns)   --->   "%b_load_53 = load i10 %b_addr_53" [./math_functions.h:19]   --->   Operation 1034 'load' 'b_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_27 : Operation 1035 [4/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4" [./math_functions.h:24]   --->   Operation 1035 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1036 [1/4] (4.67ns)   --->   "%mul_43 = fmul i32 %a_load_44, i32 %b_load_44" [./math_functions.h:24]   --->   Operation 1036 'fmul' 'mul_43' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1037 [1/4] (4.67ns)   --->   "%mul_44 = fmul i32 %a_load_45, i32 %b_load_45" [./math_functions.h:24]   --->   Operation 1037 'fmul' 'mul_44' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1038 [2/4] (4.67ns)   --->   "%mul_45 = fmul i32 %a_load_46, i32 %b_load_46" [./math_functions.h:24]   --->   Operation 1038 'fmul' 'mul_45' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1039 [2/4] (4.67ns)   --->   "%mul_46 = fmul i32 %a_load_47, i32 %b_load_47" [./math_functions.h:24]   --->   Operation 1039 'fmul' 'mul_46' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1040 [3/4] (4.67ns)   --->   "%mul_47 = fmul i32 %a_load_48, i32 %b_load_48" [./math_functions.h:24]   --->   Operation 1040 'fmul' 'mul_47' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1041 [3/4] (4.67ns)   --->   "%mul_48 = fmul i32 %a_load_49, i32 %b_load_49" [./math_functions.h:24]   --->   Operation 1041 'fmul' 'mul_48' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1042 [4/4] (4.67ns)   --->   "%mul_49 = fmul i32 %a_load_50, i32 %b_load_50" [./math_functions.h:24]   --->   Operation 1042 'fmul' 'mul_49' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1043 [4/4] (4.67ns)   --->   "%mul_50 = fmul i32 %a_load_51, i32 %b_load_51" [./math_functions.h:24]   --->   Operation 1043 'fmul' 'mul_50' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.02>
ST_28 : Operation 1044 [1/1] (0.93ns)   --->   "%add_ln19_52 = add i10 %mul_ln19, i10 54" [./math_functions.h:19]   --->   Operation 1044 'add' 'add_ln19_52' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln19_55 = zext i10 %add_ln19_52" [./math_functions.h:19]   --->   Operation 1045 'zext' 'zext_ln19_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1046 [1/1] (0.00ns)   --->   "%b_addr_54 = getelementptr i32 %b, i64 0, i64 %zext_ln19_55" [./math_functions.h:19]   --->   Operation 1046 'getelementptr' 'b_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1047 [1/1] (0.93ns)   --->   "%add_ln19_53 = add i10 %mul_ln19, i10 55" [./math_functions.h:19]   --->   Operation 1047 'add' 'add_ln19_53' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln19_56 = zext i10 %add_ln19_53" [./math_functions.h:19]   --->   Operation 1048 'zext' 'zext_ln19_56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1049 [1/1] (0.00ns)   --->   "%b_addr_55 = getelementptr i32 %b, i64 0, i64 %zext_ln19_56" [./math_functions.h:19]   --->   Operation 1049 'getelementptr' 'b_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1050 [1/2] (1.35ns)   --->   "%a_load_52 = load i7 %a_addr_52" [./math_functions.h:15]   --->   Operation 1050 'load' 'a_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1051 [1/2] (1.35ns)   --->   "%a_load_53 = load i7 %a_addr_53" [./math_functions.h:15]   --->   Operation 1051 'load' 'a_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1052 [1/1] (0.00ns)   --->   "%a_addr_54 = getelementptr i32 %a, i64 0, i64 54" [./math_functions.h:15]   --->   Operation 1052 'getelementptr' 'a_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1053 [2/2] (1.35ns)   --->   "%a_load_54 = load i7 %a_addr_54" [./math_functions.h:15]   --->   Operation 1053 'load' 'a_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1054 [1/1] (0.00ns)   --->   "%a_addr_55 = getelementptr i32 %a, i64 0, i64 55" [./math_functions.h:15]   --->   Operation 1054 'getelementptr' 'a_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1055 [2/2] (1.35ns)   --->   "%a_load_55 = load i7 %a_addr_55" [./math_functions.h:15]   --->   Operation 1055 'load' 'a_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1056 [1/2] (1.35ns)   --->   "%b_load_52 = load i10 %b_addr_52" [./math_functions.h:19]   --->   Operation 1056 'load' 'b_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_28 : Operation 1057 [1/2] (1.35ns)   --->   "%b_load_53 = load i10 %b_addr_53" [./math_functions.h:19]   --->   Operation 1057 'load' 'b_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_28 : Operation 1058 [2/2] (1.35ns)   --->   "%b_load_54 = load i10 %b_addr_54" [./math_functions.h:19]   --->   Operation 1058 'load' 'b_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_28 : Operation 1059 [2/2] (1.35ns)   --->   "%b_load_55 = load i10 %b_addr_55" [./math_functions.h:19]   --->   Operation 1059 'load' 'b_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_28 : Operation 1060 [3/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4" [./math_functions.h:24]   --->   Operation 1060 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1061 [1/4] (4.67ns)   --->   "%mul_45 = fmul i32 %a_load_46, i32 %b_load_46" [./math_functions.h:24]   --->   Operation 1061 'fmul' 'mul_45' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1062 [1/4] (4.67ns)   --->   "%mul_46 = fmul i32 %a_load_47, i32 %b_load_47" [./math_functions.h:24]   --->   Operation 1062 'fmul' 'mul_46' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1063 [2/4] (4.67ns)   --->   "%mul_47 = fmul i32 %a_load_48, i32 %b_load_48" [./math_functions.h:24]   --->   Operation 1063 'fmul' 'mul_47' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1064 [2/4] (4.67ns)   --->   "%mul_48 = fmul i32 %a_load_49, i32 %b_load_49" [./math_functions.h:24]   --->   Operation 1064 'fmul' 'mul_48' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1065 [3/4] (4.67ns)   --->   "%mul_49 = fmul i32 %a_load_50, i32 %b_load_50" [./math_functions.h:24]   --->   Operation 1065 'fmul' 'mul_49' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1066 [3/4] (4.67ns)   --->   "%mul_50 = fmul i32 %a_load_51, i32 %b_load_51" [./math_functions.h:24]   --->   Operation 1066 'fmul' 'mul_50' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1067 [4/4] (4.67ns)   --->   "%mul_51 = fmul i32 %a_load_52, i32 %b_load_52" [./math_functions.h:24]   --->   Operation 1067 'fmul' 'mul_51' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1068 [4/4] (4.67ns)   --->   "%mul_52 = fmul i32 %a_load_53, i32 %b_load_53" [./math_functions.h:24]   --->   Operation 1068 'fmul' 'mul_52' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.02>
ST_29 : Operation 1069 [1/1] (0.93ns)   --->   "%add_ln19_54 = add i10 %mul_ln19, i10 56" [./math_functions.h:19]   --->   Operation 1069 'add' 'add_ln19_54' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln19_57 = zext i10 %add_ln19_54" [./math_functions.h:19]   --->   Operation 1070 'zext' 'zext_ln19_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1071 [1/1] (0.00ns)   --->   "%b_addr_56 = getelementptr i32 %b, i64 0, i64 %zext_ln19_57" [./math_functions.h:19]   --->   Operation 1071 'getelementptr' 'b_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1072 [1/1] (0.93ns)   --->   "%add_ln19_55 = add i10 %mul_ln19, i10 57" [./math_functions.h:19]   --->   Operation 1072 'add' 'add_ln19_55' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln19_58 = zext i10 %add_ln19_55" [./math_functions.h:19]   --->   Operation 1073 'zext' 'zext_ln19_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1074 [1/1] (0.00ns)   --->   "%b_addr_57 = getelementptr i32 %b, i64 0, i64 %zext_ln19_58" [./math_functions.h:19]   --->   Operation 1074 'getelementptr' 'b_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1075 [1/2] (1.35ns)   --->   "%a_load_54 = load i7 %a_addr_54" [./math_functions.h:15]   --->   Operation 1075 'load' 'a_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_29 : Operation 1076 [1/2] (1.35ns)   --->   "%a_load_55 = load i7 %a_addr_55" [./math_functions.h:15]   --->   Operation 1076 'load' 'a_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_29 : Operation 1077 [1/1] (0.00ns)   --->   "%a_addr_56 = getelementptr i32 %a, i64 0, i64 56" [./math_functions.h:15]   --->   Operation 1077 'getelementptr' 'a_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1078 [2/2] (1.35ns)   --->   "%a_load_56 = load i7 %a_addr_56" [./math_functions.h:15]   --->   Operation 1078 'load' 'a_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_29 : Operation 1079 [1/1] (0.00ns)   --->   "%a_addr_57 = getelementptr i32 %a, i64 0, i64 57" [./math_functions.h:15]   --->   Operation 1079 'getelementptr' 'a_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1080 [2/2] (1.35ns)   --->   "%a_load_57 = load i7 %a_addr_57" [./math_functions.h:15]   --->   Operation 1080 'load' 'a_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_29 : Operation 1081 [1/2] (1.35ns)   --->   "%b_load_54 = load i10 %b_addr_54" [./math_functions.h:19]   --->   Operation 1081 'load' 'b_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_29 : Operation 1082 [1/2] (1.35ns)   --->   "%b_load_55 = load i10 %b_addr_55" [./math_functions.h:19]   --->   Operation 1082 'load' 'b_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_29 : Operation 1083 [2/2] (1.35ns)   --->   "%b_load_56 = load i10 %b_addr_56" [./math_functions.h:19]   --->   Operation 1083 'load' 'b_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_29 : Operation 1084 [2/2] (1.35ns)   --->   "%b_load_57 = load i10 %b_addr_57" [./math_functions.h:19]   --->   Operation 1084 'load' 'b_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_29 : Operation 1085 [2/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4" [./math_functions.h:24]   --->   Operation 1085 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1086 [1/4] (4.67ns)   --->   "%mul_47 = fmul i32 %a_load_48, i32 %b_load_48" [./math_functions.h:24]   --->   Operation 1086 'fmul' 'mul_47' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1087 [1/4] (4.67ns)   --->   "%mul_48 = fmul i32 %a_load_49, i32 %b_load_49" [./math_functions.h:24]   --->   Operation 1087 'fmul' 'mul_48' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1088 [2/4] (4.67ns)   --->   "%mul_49 = fmul i32 %a_load_50, i32 %b_load_50" [./math_functions.h:24]   --->   Operation 1088 'fmul' 'mul_49' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1089 [2/4] (4.67ns)   --->   "%mul_50 = fmul i32 %a_load_51, i32 %b_load_51" [./math_functions.h:24]   --->   Operation 1089 'fmul' 'mul_50' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1090 [3/4] (4.67ns)   --->   "%mul_51 = fmul i32 %a_load_52, i32 %b_load_52" [./math_functions.h:24]   --->   Operation 1090 'fmul' 'mul_51' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1091 [3/4] (4.67ns)   --->   "%mul_52 = fmul i32 %a_load_53, i32 %b_load_53" [./math_functions.h:24]   --->   Operation 1091 'fmul' 'mul_52' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1092 [4/4] (4.67ns)   --->   "%mul_53 = fmul i32 %a_load_54, i32 %b_load_54" [./math_functions.h:24]   --->   Operation 1092 'fmul' 'mul_53' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1093 [4/4] (4.67ns)   --->   "%mul_54 = fmul i32 %a_load_55, i32 %b_load_55" [./math_functions.h:24]   --->   Operation 1093 'fmul' 'mul_54' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.02>
ST_30 : Operation 1094 [1/1] (0.93ns)   --->   "%add_ln19_56 = add i10 %mul_ln19, i10 58" [./math_functions.h:19]   --->   Operation 1094 'add' 'add_ln19_56' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln19_59 = zext i10 %add_ln19_56" [./math_functions.h:19]   --->   Operation 1095 'zext' 'zext_ln19_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1096 [1/1] (0.00ns)   --->   "%b_addr_58 = getelementptr i32 %b, i64 0, i64 %zext_ln19_59" [./math_functions.h:19]   --->   Operation 1096 'getelementptr' 'b_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1097 [1/1] (0.93ns)   --->   "%add_ln19_57 = add i10 %mul_ln19, i10 59" [./math_functions.h:19]   --->   Operation 1097 'add' 'add_ln19_57' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln19_60 = zext i10 %add_ln19_57" [./math_functions.h:19]   --->   Operation 1098 'zext' 'zext_ln19_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1099 [1/1] (0.00ns)   --->   "%b_addr_59 = getelementptr i32 %b, i64 0, i64 %zext_ln19_60" [./math_functions.h:19]   --->   Operation 1099 'getelementptr' 'b_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1100 [1/2] (1.35ns)   --->   "%a_load_56 = load i7 %a_addr_56" [./math_functions.h:15]   --->   Operation 1100 'load' 'a_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_30 : Operation 1101 [1/2] (1.35ns)   --->   "%a_load_57 = load i7 %a_addr_57" [./math_functions.h:15]   --->   Operation 1101 'load' 'a_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_30 : Operation 1102 [1/1] (0.00ns)   --->   "%a_addr_58 = getelementptr i32 %a, i64 0, i64 58" [./math_functions.h:15]   --->   Operation 1102 'getelementptr' 'a_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1103 [2/2] (1.35ns)   --->   "%a_load_58 = load i7 %a_addr_58" [./math_functions.h:15]   --->   Operation 1103 'load' 'a_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_30 : Operation 1104 [1/1] (0.00ns)   --->   "%a_addr_59 = getelementptr i32 %a, i64 0, i64 59" [./math_functions.h:15]   --->   Operation 1104 'getelementptr' 'a_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1105 [2/2] (1.35ns)   --->   "%a_load_59 = load i7 %a_addr_59" [./math_functions.h:15]   --->   Operation 1105 'load' 'a_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_30 : Operation 1106 [1/2] (1.35ns)   --->   "%b_load_56 = load i10 %b_addr_56" [./math_functions.h:19]   --->   Operation 1106 'load' 'b_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_30 : Operation 1107 [1/2] (1.35ns)   --->   "%b_load_57 = load i10 %b_addr_57" [./math_functions.h:19]   --->   Operation 1107 'load' 'b_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_30 : Operation 1108 [2/2] (1.35ns)   --->   "%b_load_58 = load i10 %b_addr_58" [./math_functions.h:19]   --->   Operation 1108 'load' 'b_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_30 : Operation 1109 [2/2] (1.35ns)   --->   "%b_load_59 = load i10 %b_addr_59" [./math_functions.h:19]   --->   Operation 1109 'load' 'b_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_30 : Operation 1110 [1/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4" [./math_functions.h:24]   --->   Operation 1110 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1111 [1/4] (4.67ns)   --->   "%mul_49 = fmul i32 %a_load_50, i32 %b_load_50" [./math_functions.h:24]   --->   Operation 1111 'fmul' 'mul_49' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1112 [1/4] (4.67ns)   --->   "%mul_50 = fmul i32 %a_load_51, i32 %b_load_51" [./math_functions.h:24]   --->   Operation 1112 'fmul' 'mul_50' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1113 [2/4] (4.67ns)   --->   "%mul_51 = fmul i32 %a_load_52, i32 %b_load_52" [./math_functions.h:24]   --->   Operation 1113 'fmul' 'mul_51' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1114 [2/4] (4.67ns)   --->   "%mul_52 = fmul i32 %a_load_53, i32 %b_load_53" [./math_functions.h:24]   --->   Operation 1114 'fmul' 'mul_52' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1115 [3/4] (4.67ns)   --->   "%mul_53 = fmul i32 %a_load_54, i32 %b_load_54" [./math_functions.h:24]   --->   Operation 1115 'fmul' 'mul_53' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1116 [3/4] (4.67ns)   --->   "%mul_54 = fmul i32 %a_load_55, i32 %b_load_55" [./math_functions.h:24]   --->   Operation 1116 'fmul' 'mul_54' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1117 [4/4] (4.67ns)   --->   "%mul_55 = fmul i32 %a_load_56, i32 %b_load_56" [./math_functions.h:24]   --->   Operation 1117 'fmul' 'mul_55' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1118 [4/4] (4.67ns)   --->   "%mul_56 = fmul i32 %a_load_57, i32 %b_load_57" [./math_functions.h:24]   --->   Operation 1118 'fmul' 'mul_56' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.02>
ST_31 : Operation 1119 [1/1] (0.93ns)   --->   "%add_ln19_58 = add i10 %mul_ln19, i10 60" [./math_functions.h:19]   --->   Operation 1119 'add' 'add_ln19_58' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln19_61 = zext i10 %add_ln19_58" [./math_functions.h:19]   --->   Operation 1120 'zext' 'zext_ln19_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1121 [1/1] (0.00ns)   --->   "%b_addr_60 = getelementptr i32 %b, i64 0, i64 %zext_ln19_61" [./math_functions.h:19]   --->   Operation 1121 'getelementptr' 'b_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1122 [1/1] (0.93ns)   --->   "%add_ln19_59 = add i10 %mul_ln19, i10 61" [./math_functions.h:19]   --->   Operation 1122 'add' 'add_ln19_59' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln19_62 = zext i10 %add_ln19_59" [./math_functions.h:19]   --->   Operation 1123 'zext' 'zext_ln19_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1124 [1/1] (0.00ns)   --->   "%b_addr_61 = getelementptr i32 %b, i64 0, i64 %zext_ln19_62" [./math_functions.h:19]   --->   Operation 1124 'getelementptr' 'b_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1125 [1/2] (1.35ns)   --->   "%a_load_58 = load i7 %a_addr_58" [./math_functions.h:15]   --->   Operation 1125 'load' 'a_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_31 : Operation 1126 [1/2] (1.35ns)   --->   "%a_load_59 = load i7 %a_addr_59" [./math_functions.h:15]   --->   Operation 1126 'load' 'a_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_31 : Operation 1127 [1/1] (0.00ns)   --->   "%a_addr_60 = getelementptr i32 %a, i64 0, i64 60" [./math_functions.h:15]   --->   Operation 1127 'getelementptr' 'a_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1128 [2/2] (1.35ns)   --->   "%a_load_60 = load i7 %a_addr_60" [./math_functions.h:15]   --->   Operation 1128 'load' 'a_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_31 : Operation 1129 [1/1] (0.00ns)   --->   "%a_addr_61 = getelementptr i32 %a, i64 0, i64 61" [./math_functions.h:15]   --->   Operation 1129 'getelementptr' 'a_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1130 [2/2] (1.35ns)   --->   "%a_load_61 = load i7 %a_addr_61" [./math_functions.h:15]   --->   Operation 1130 'load' 'a_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_31 : Operation 1131 [1/2] (1.35ns)   --->   "%b_load_58 = load i10 %b_addr_58" [./math_functions.h:19]   --->   Operation 1131 'load' 'b_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_31 : Operation 1132 [1/2] (1.35ns)   --->   "%b_load_59 = load i10 %b_addr_59" [./math_functions.h:19]   --->   Operation 1132 'load' 'b_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_31 : Operation 1133 [2/2] (1.35ns)   --->   "%b_load_60 = load i10 %b_addr_60" [./math_functions.h:19]   --->   Operation 1133 'load' 'b_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_31 : Operation 1134 [2/2] (1.35ns)   --->   "%b_load_61 = load i10 %b_addr_61" [./math_functions.h:19]   --->   Operation 1134 'load' 'b_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_31 : Operation 1135 [5/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5" [./math_functions.h:24]   --->   Operation 1135 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1136 [1/4] (4.67ns)   --->   "%mul_51 = fmul i32 %a_load_52, i32 %b_load_52" [./math_functions.h:24]   --->   Operation 1136 'fmul' 'mul_51' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1137 [1/4] (4.67ns)   --->   "%mul_52 = fmul i32 %a_load_53, i32 %b_load_53" [./math_functions.h:24]   --->   Operation 1137 'fmul' 'mul_52' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1138 [2/4] (4.67ns)   --->   "%mul_53 = fmul i32 %a_load_54, i32 %b_load_54" [./math_functions.h:24]   --->   Operation 1138 'fmul' 'mul_53' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1139 [2/4] (4.67ns)   --->   "%mul_54 = fmul i32 %a_load_55, i32 %b_load_55" [./math_functions.h:24]   --->   Operation 1139 'fmul' 'mul_54' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1140 [3/4] (4.67ns)   --->   "%mul_55 = fmul i32 %a_load_56, i32 %b_load_56" [./math_functions.h:24]   --->   Operation 1140 'fmul' 'mul_55' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1141 [3/4] (4.67ns)   --->   "%mul_56 = fmul i32 %a_load_57, i32 %b_load_57" [./math_functions.h:24]   --->   Operation 1141 'fmul' 'mul_56' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1142 [4/4] (4.67ns)   --->   "%mul_57 = fmul i32 %a_load_58, i32 %b_load_58" [./math_functions.h:24]   --->   Operation 1142 'fmul' 'mul_57' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1143 [4/4] (4.67ns)   --->   "%mul_58 = fmul i32 %a_load_59, i32 %b_load_59" [./math_functions.h:24]   --->   Operation 1143 'fmul' 'mul_58' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.02>
ST_32 : Operation 1144 [1/1] (0.93ns)   --->   "%add_ln19_60 = add i10 %mul_ln19, i10 62" [./math_functions.h:19]   --->   Operation 1144 'add' 'add_ln19_60' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln19_63 = zext i10 %add_ln19_60" [./math_functions.h:19]   --->   Operation 1145 'zext' 'zext_ln19_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1146 [1/1] (0.00ns)   --->   "%b_addr_62 = getelementptr i32 %b, i64 0, i64 %zext_ln19_63" [./math_functions.h:19]   --->   Operation 1146 'getelementptr' 'b_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1147 [1/1] (0.93ns)   --->   "%add_ln19_61 = add i10 %mul_ln19, i10 63" [./math_functions.h:19]   --->   Operation 1147 'add' 'add_ln19_61' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln19_64 = zext i10 %add_ln19_61" [./math_functions.h:19]   --->   Operation 1148 'zext' 'zext_ln19_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1149 [1/1] (0.00ns)   --->   "%b_addr_63 = getelementptr i32 %b, i64 0, i64 %zext_ln19_64" [./math_functions.h:19]   --->   Operation 1149 'getelementptr' 'b_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1150 [1/2] (1.35ns)   --->   "%a_load_60 = load i7 %a_addr_60" [./math_functions.h:15]   --->   Operation 1150 'load' 'a_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_32 : Operation 1151 [1/2] (1.35ns)   --->   "%a_load_61 = load i7 %a_addr_61" [./math_functions.h:15]   --->   Operation 1151 'load' 'a_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_32 : Operation 1152 [1/1] (0.00ns)   --->   "%a_addr_62 = getelementptr i32 %a, i64 0, i64 62" [./math_functions.h:15]   --->   Operation 1152 'getelementptr' 'a_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1153 [2/2] (1.35ns)   --->   "%a_load_62 = load i7 %a_addr_62" [./math_functions.h:15]   --->   Operation 1153 'load' 'a_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_32 : Operation 1154 [1/1] (0.00ns)   --->   "%a_addr_63 = getelementptr i32 %a, i64 0, i64 63" [./math_functions.h:15]   --->   Operation 1154 'getelementptr' 'a_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1155 [2/2] (1.35ns)   --->   "%a_load_63 = load i7 %a_addr_63" [./math_functions.h:15]   --->   Operation 1155 'load' 'a_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_32 : Operation 1156 [1/2] (1.35ns)   --->   "%b_load_60 = load i10 %b_addr_60" [./math_functions.h:19]   --->   Operation 1156 'load' 'b_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_32 : Operation 1157 [1/2] (1.35ns)   --->   "%b_load_61 = load i10 %b_addr_61" [./math_functions.h:19]   --->   Operation 1157 'load' 'b_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_32 : Operation 1158 [2/2] (1.35ns)   --->   "%b_load_62 = load i10 %b_addr_62" [./math_functions.h:19]   --->   Operation 1158 'load' 'b_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_32 : Operation 1159 [2/2] (1.35ns)   --->   "%b_load_63 = load i10 %b_addr_63" [./math_functions.h:19]   --->   Operation 1159 'load' 'b_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_32 : Operation 1160 [4/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5" [./math_functions.h:24]   --->   Operation 1160 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1161 [1/4] (4.67ns)   --->   "%mul_53 = fmul i32 %a_load_54, i32 %b_load_54" [./math_functions.h:24]   --->   Operation 1161 'fmul' 'mul_53' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1162 [1/4] (4.67ns)   --->   "%mul_54 = fmul i32 %a_load_55, i32 %b_load_55" [./math_functions.h:24]   --->   Operation 1162 'fmul' 'mul_54' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1163 [2/4] (4.67ns)   --->   "%mul_55 = fmul i32 %a_load_56, i32 %b_load_56" [./math_functions.h:24]   --->   Operation 1163 'fmul' 'mul_55' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1164 [2/4] (4.67ns)   --->   "%mul_56 = fmul i32 %a_load_57, i32 %b_load_57" [./math_functions.h:24]   --->   Operation 1164 'fmul' 'mul_56' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1165 [3/4] (4.67ns)   --->   "%mul_57 = fmul i32 %a_load_58, i32 %b_load_58" [./math_functions.h:24]   --->   Operation 1165 'fmul' 'mul_57' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1166 [3/4] (4.67ns)   --->   "%mul_58 = fmul i32 %a_load_59, i32 %b_load_59" [./math_functions.h:24]   --->   Operation 1166 'fmul' 'mul_58' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1167 [4/4] (4.67ns)   --->   "%mul_59 = fmul i32 %a_load_60, i32 %b_load_60" [./math_functions.h:24]   --->   Operation 1167 'fmul' 'mul_59' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1168 [4/4] (4.67ns)   --->   "%mul_60 = fmul i32 %a_load_61, i32 %b_load_61" [./math_functions.h:24]   --->   Operation 1168 'fmul' 'mul_60' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.02>
ST_33 : Operation 1169 [1/1] (0.93ns)   --->   "%add_ln19_62 = add i10 %mul_ln19, i10 64" [./math_functions.h:19]   --->   Operation 1169 'add' 'add_ln19_62' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln19_65 = zext i10 %add_ln19_62" [./math_functions.h:19]   --->   Operation 1170 'zext' 'zext_ln19_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1171 [1/1] (0.00ns)   --->   "%b_addr_64 = getelementptr i32 %b, i64 0, i64 %zext_ln19_65" [./math_functions.h:19]   --->   Operation 1171 'getelementptr' 'b_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1172 [1/1] (0.93ns)   --->   "%add_ln19_63 = add i10 %mul_ln19, i10 65" [./math_functions.h:19]   --->   Operation 1172 'add' 'add_ln19_63' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln19_66 = zext i10 %add_ln19_63" [./math_functions.h:19]   --->   Operation 1173 'zext' 'zext_ln19_66' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1174 [1/1] (0.00ns)   --->   "%b_addr_65 = getelementptr i32 %b, i64 0, i64 %zext_ln19_66" [./math_functions.h:19]   --->   Operation 1174 'getelementptr' 'b_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1175 [1/2] (1.35ns)   --->   "%a_load_62 = load i7 %a_addr_62" [./math_functions.h:15]   --->   Operation 1175 'load' 'a_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_33 : Operation 1176 [1/2] (1.35ns)   --->   "%a_load_63 = load i7 %a_addr_63" [./math_functions.h:15]   --->   Operation 1176 'load' 'a_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_33 : Operation 1177 [1/1] (0.00ns)   --->   "%a_addr_64 = getelementptr i32 %a, i64 0, i64 64" [./math_functions.h:15]   --->   Operation 1177 'getelementptr' 'a_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1178 [2/2] (1.35ns)   --->   "%a_load_64 = load i7 %a_addr_64" [./math_functions.h:15]   --->   Operation 1178 'load' 'a_load_64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_33 : Operation 1179 [1/1] (0.00ns)   --->   "%a_addr_65 = getelementptr i32 %a, i64 0, i64 65" [./math_functions.h:15]   --->   Operation 1179 'getelementptr' 'a_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1180 [2/2] (1.35ns)   --->   "%a_load_65 = load i7 %a_addr_65" [./math_functions.h:15]   --->   Operation 1180 'load' 'a_load_65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_33 : Operation 1181 [1/2] (1.35ns)   --->   "%b_load_62 = load i10 %b_addr_62" [./math_functions.h:19]   --->   Operation 1181 'load' 'b_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_33 : Operation 1182 [1/2] (1.35ns)   --->   "%b_load_63 = load i10 %b_addr_63" [./math_functions.h:19]   --->   Operation 1182 'load' 'b_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_33 : Operation 1183 [2/2] (1.35ns)   --->   "%b_load_64 = load i10 %b_addr_64" [./math_functions.h:19]   --->   Operation 1183 'load' 'b_load_64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_33 : Operation 1184 [2/2] (1.35ns)   --->   "%b_load_65 = load i10 %b_addr_65" [./math_functions.h:19]   --->   Operation 1184 'load' 'b_load_65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_33 : Operation 1185 [3/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5" [./math_functions.h:24]   --->   Operation 1185 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1186 [1/4] (4.67ns)   --->   "%mul_55 = fmul i32 %a_load_56, i32 %b_load_56" [./math_functions.h:24]   --->   Operation 1186 'fmul' 'mul_55' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1187 [1/4] (4.67ns)   --->   "%mul_56 = fmul i32 %a_load_57, i32 %b_load_57" [./math_functions.h:24]   --->   Operation 1187 'fmul' 'mul_56' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1188 [2/4] (4.67ns)   --->   "%mul_57 = fmul i32 %a_load_58, i32 %b_load_58" [./math_functions.h:24]   --->   Operation 1188 'fmul' 'mul_57' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1189 [2/4] (4.67ns)   --->   "%mul_58 = fmul i32 %a_load_59, i32 %b_load_59" [./math_functions.h:24]   --->   Operation 1189 'fmul' 'mul_58' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1190 [3/4] (4.67ns)   --->   "%mul_59 = fmul i32 %a_load_60, i32 %b_load_60" [./math_functions.h:24]   --->   Operation 1190 'fmul' 'mul_59' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1191 [3/4] (4.67ns)   --->   "%mul_60 = fmul i32 %a_load_61, i32 %b_load_61" [./math_functions.h:24]   --->   Operation 1191 'fmul' 'mul_60' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1192 [4/4] (4.67ns)   --->   "%mul_61 = fmul i32 %a_load_62, i32 %b_load_62" [./math_functions.h:24]   --->   Operation 1192 'fmul' 'mul_61' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1193 [4/4] (4.67ns)   --->   "%mul_62 = fmul i32 %a_load_63, i32 %b_load_63" [./math_functions.h:24]   --->   Operation 1193 'fmul' 'mul_62' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.02>
ST_34 : Operation 1194 [1/1] (0.93ns)   --->   "%add_ln19_64 = add i10 %mul_ln19, i10 66" [./math_functions.h:19]   --->   Operation 1194 'add' 'add_ln19_64' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln19_67 = zext i10 %add_ln19_64" [./math_functions.h:19]   --->   Operation 1195 'zext' 'zext_ln19_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1196 [1/1] (0.00ns)   --->   "%b_addr_66 = getelementptr i32 %b, i64 0, i64 %zext_ln19_67" [./math_functions.h:19]   --->   Operation 1196 'getelementptr' 'b_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1197 [1/1] (0.93ns)   --->   "%add_ln19_65 = add i10 %mul_ln19, i10 67" [./math_functions.h:19]   --->   Operation 1197 'add' 'add_ln19_65' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln19_68 = zext i10 %add_ln19_65" [./math_functions.h:19]   --->   Operation 1198 'zext' 'zext_ln19_68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1199 [1/1] (0.00ns)   --->   "%b_addr_67 = getelementptr i32 %b, i64 0, i64 %zext_ln19_68" [./math_functions.h:19]   --->   Operation 1199 'getelementptr' 'b_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1200 [1/2] (1.35ns)   --->   "%a_load_64 = load i7 %a_addr_64" [./math_functions.h:15]   --->   Operation 1200 'load' 'a_load_64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_34 : Operation 1201 [1/2] (1.35ns)   --->   "%a_load_65 = load i7 %a_addr_65" [./math_functions.h:15]   --->   Operation 1201 'load' 'a_load_65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_34 : Operation 1202 [1/1] (0.00ns)   --->   "%a_addr_66 = getelementptr i32 %a, i64 0, i64 66" [./math_functions.h:15]   --->   Operation 1202 'getelementptr' 'a_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1203 [2/2] (1.35ns)   --->   "%a_load_66 = load i7 %a_addr_66" [./math_functions.h:15]   --->   Operation 1203 'load' 'a_load_66' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_34 : Operation 1204 [1/1] (0.00ns)   --->   "%a_addr_67 = getelementptr i32 %a, i64 0, i64 67" [./math_functions.h:15]   --->   Operation 1204 'getelementptr' 'a_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1205 [2/2] (1.35ns)   --->   "%a_load_67 = load i7 %a_addr_67" [./math_functions.h:15]   --->   Operation 1205 'load' 'a_load_67' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_34 : Operation 1206 [1/2] (1.35ns)   --->   "%b_load_64 = load i10 %b_addr_64" [./math_functions.h:19]   --->   Operation 1206 'load' 'b_load_64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_34 : Operation 1207 [1/2] (1.35ns)   --->   "%b_load_65 = load i10 %b_addr_65" [./math_functions.h:19]   --->   Operation 1207 'load' 'b_load_65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_34 : Operation 1208 [2/2] (1.35ns)   --->   "%b_load_66 = load i10 %b_addr_66" [./math_functions.h:19]   --->   Operation 1208 'load' 'b_load_66' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_34 : Operation 1209 [2/2] (1.35ns)   --->   "%b_load_67 = load i10 %b_addr_67" [./math_functions.h:19]   --->   Operation 1209 'load' 'b_load_67' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_34 : Operation 1210 [2/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5" [./math_functions.h:24]   --->   Operation 1210 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1211 [1/4] (4.67ns)   --->   "%mul_57 = fmul i32 %a_load_58, i32 %b_load_58" [./math_functions.h:24]   --->   Operation 1211 'fmul' 'mul_57' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1212 [1/4] (4.67ns)   --->   "%mul_58 = fmul i32 %a_load_59, i32 %b_load_59" [./math_functions.h:24]   --->   Operation 1212 'fmul' 'mul_58' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1213 [2/4] (4.67ns)   --->   "%mul_59 = fmul i32 %a_load_60, i32 %b_load_60" [./math_functions.h:24]   --->   Operation 1213 'fmul' 'mul_59' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1214 [2/4] (4.67ns)   --->   "%mul_60 = fmul i32 %a_load_61, i32 %b_load_61" [./math_functions.h:24]   --->   Operation 1214 'fmul' 'mul_60' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1215 [3/4] (4.67ns)   --->   "%mul_61 = fmul i32 %a_load_62, i32 %b_load_62" [./math_functions.h:24]   --->   Operation 1215 'fmul' 'mul_61' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1216 [3/4] (4.67ns)   --->   "%mul_62 = fmul i32 %a_load_63, i32 %b_load_63" [./math_functions.h:24]   --->   Operation 1216 'fmul' 'mul_62' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1217 [4/4] (4.67ns)   --->   "%mul_63 = fmul i32 %a_load_64, i32 %b_load_64" [./math_functions.h:24]   --->   Operation 1217 'fmul' 'mul_63' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1218 [4/4] (4.67ns)   --->   "%mul_64 = fmul i32 %a_load_65, i32 %b_load_65" [./math_functions.h:24]   --->   Operation 1218 'fmul' 'mul_64' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.02>
ST_35 : Operation 1219 [1/1] (0.93ns)   --->   "%add_ln19_66 = add i10 %mul_ln19, i10 68" [./math_functions.h:19]   --->   Operation 1219 'add' 'add_ln19_66' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln19_69 = zext i10 %add_ln19_66" [./math_functions.h:19]   --->   Operation 1220 'zext' 'zext_ln19_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1221 [1/1] (0.00ns)   --->   "%b_addr_68 = getelementptr i32 %b, i64 0, i64 %zext_ln19_69" [./math_functions.h:19]   --->   Operation 1221 'getelementptr' 'b_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1222 [1/1] (0.93ns)   --->   "%add_ln19_67 = add i10 %mul_ln19, i10 69" [./math_functions.h:19]   --->   Operation 1222 'add' 'add_ln19_67' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln19_70 = zext i10 %add_ln19_67" [./math_functions.h:19]   --->   Operation 1223 'zext' 'zext_ln19_70' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1224 [1/1] (0.00ns)   --->   "%b_addr_69 = getelementptr i32 %b, i64 0, i64 %zext_ln19_70" [./math_functions.h:19]   --->   Operation 1224 'getelementptr' 'b_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1225 [1/2] (1.35ns)   --->   "%a_load_66 = load i7 %a_addr_66" [./math_functions.h:15]   --->   Operation 1225 'load' 'a_load_66' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_35 : Operation 1226 [1/2] (1.35ns)   --->   "%a_load_67 = load i7 %a_addr_67" [./math_functions.h:15]   --->   Operation 1226 'load' 'a_load_67' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_35 : Operation 1227 [1/1] (0.00ns)   --->   "%a_addr_68 = getelementptr i32 %a, i64 0, i64 68" [./math_functions.h:15]   --->   Operation 1227 'getelementptr' 'a_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1228 [2/2] (1.35ns)   --->   "%a_load_68 = load i7 %a_addr_68" [./math_functions.h:15]   --->   Operation 1228 'load' 'a_load_68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_35 : Operation 1229 [1/1] (0.00ns)   --->   "%a_addr_69 = getelementptr i32 %a, i64 0, i64 69" [./math_functions.h:15]   --->   Operation 1229 'getelementptr' 'a_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1230 [2/2] (1.35ns)   --->   "%a_load_69 = load i7 %a_addr_69" [./math_functions.h:15]   --->   Operation 1230 'load' 'a_load_69' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_35 : Operation 1231 [1/2] (1.35ns)   --->   "%b_load_66 = load i10 %b_addr_66" [./math_functions.h:19]   --->   Operation 1231 'load' 'b_load_66' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_35 : Operation 1232 [1/2] (1.35ns)   --->   "%b_load_67 = load i10 %b_addr_67" [./math_functions.h:19]   --->   Operation 1232 'load' 'b_load_67' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_35 : Operation 1233 [2/2] (1.35ns)   --->   "%b_load_68 = load i10 %b_addr_68" [./math_functions.h:19]   --->   Operation 1233 'load' 'b_load_68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_35 : Operation 1234 [2/2] (1.35ns)   --->   "%b_load_69 = load i10 %b_addr_69" [./math_functions.h:19]   --->   Operation 1234 'load' 'b_load_69' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_35 : Operation 1235 [1/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5" [./math_functions.h:24]   --->   Operation 1235 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1236 [1/4] (4.67ns)   --->   "%mul_59 = fmul i32 %a_load_60, i32 %b_load_60" [./math_functions.h:24]   --->   Operation 1236 'fmul' 'mul_59' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1237 [1/4] (4.67ns)   --->   "%mul_60 = fmul i32 %a_load_61, i32 %b_load_61" [./math_functions.h:24]   --->   Operation 1237 'fmul' 'mul_60' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1238 [2/4] (4.67ns)   --->   "%mul_61 = fmul i32 %a_load_62, i32 %b_load_62" [./math_functions.h:24]   --->   Operation 1238 'fmul' 'mul_61' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1239 [2/4] (4.67ns)   --->   "%mul_62 = fmul i32 %a_load_63, i32 %b_load_63" [./math_functions.h:24]   --->   Operation 1239 'fmul' 'mul_62' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1240 [3/4] (4.67ns)   --->   "%mul_63 = fmul i32 %a_load_64, i32 %b_load_64" [./math_functions.h:24]   --->   Operation 1240 'fmul' 'mul_63' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1241 [3/4] (4.67ns)   --->   "%mul_64 = fmul i32 %a_load_65, i32 %b_load_65" [./math_functions.h:24]   --->   Operation 1241 'fmul' 'mul_64' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1242 [4/4] (4.67ns)   --->   "%mul_65 = fmul i32 %a_load_66, i32 %b_load_66" [./math_functions.h:24]   --->   Operation 1242 'fmul' 'mul_65' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1243 [4/4] (4.67ns)   --->   "%mul_66 = fmul i32 %a_load_67, i32 %b_load_67" [./math_functions.h:24]   --->   Operation 1243 'fmul' 'mul_66' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.02>
ST_36 : Operation 1244 [1/1] (0.93ns)   --->   "%add_ln19_68 = add i10 %mul_ln19, i10 70" [./math_functions.h:19]   --->   Operation 1244 'add' 'add_ln19_68' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln19_71 = zext i10 %add_ln19_68" [./math_functions.h:19]   --->   Operation 1245 'zext' 'zext_ln19_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1246 [1/1] (0.00ns)   --->   "%b_addr_70 = getelementptr i32 %b, i64 0, i64 %zext_ln19_71" [./math_functions.h:19]   --->   Operation 1246 'getelementptr' 'b_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1247 [1/1] (0.93ns)   --->   "%add_ln19_69 = add i10 %mul_ln19, i10 71" [./math_functions.h:19]   --->   Operation 1247 'add' 'add_ln19_69' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln19_72 = zext i10 %add_ln19_69" [./math_functions.h:19]   --->   Operation 1248 'zext' 'zext_ln19_72' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1249 [1/1] (0.00ns)   --->   "%b_addr_71 = getelementptr i32 %b, i64 0, i64 %zext_ln19_72" [./math_functions.h:19]   --->   Operation 1249 'getelementptr' 'b_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1250 [1/2] (1.35ns)   --->   "%a_load_68 = load i7 %a_addr_68" [./math_functions.h:15]   --->   Operation 1250 'load' 'a_load_68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_36 : Operation 1251 [1/2] (1.35ns)   --->   "%a_load_69 = load i7 %a_addr_69" [./math_functions.h:15]   --->   Operation 1251 'load' 'a_load_69' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_36 : Operation 1252 [1/1] (0.00ns)   --->   "%a_addr_70 = getelementptr i32 %a, i64 0, i64 70" [./math_functions.h:15]   --->   Operation 1252 'getelementptr' 'a_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1253 [2/2] (1.35ns)   --->   "%a_load_70 = load i7 %a_addr_70" [./math_functions.h:15]   --->   Operation 1253 'load' 'a_load_70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_36 : Operation 1254 [1/1] (0.00ns)   --->   "%a_addr_71 = getelementptr i32 %a, i64 0, i64 71" [./math_functions.h:15]   --->   Operation 1254 'getelementptr' 'a_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1255 [2/2] (1.35ns)   --->   "%a_load_71 = load i7 %a_addr_71" [./math_functions.h:15]   --->   Operation 1255 'load' 'a_load_71' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_36 : Operation 1256 [1/2] (1.35ns)   --->   "%b_load_68 = load i10 %b_addr_68" [./math_functions.h:19]   --->   Operation 1256 'load' 'b_load_68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_36 : Operation 1257 [1/2] (1.35ns)   --->   "%b_load_69 = load i10 %b_addr_69" [./math_functions.h:19]   --->   Operation 1257 'load' 'b_load_69' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_36 : Operation 1258 [2/2] (1.35ns)   --->   "%b_load_70 = load i10 %b_addr_70" [./math_functions.h:19]   --->   Operation 1258 'load' 'b_load_70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_36 : Operation 1259 [2/2] (1.35ns)   --->   "%b_load_71 = load i10 %b_addr_71" [./math_functions.h:19]   --->   Operation 1259 'load' 'b_load_71' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_36 : Operation 1260 [5/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6" [./math_functions.h:24]   --->   Operation 1260 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1261 [1/4] (4.67ns)   --->   "%mul_61 = fmul i32 %a_load_62, i32 %b_load_62" [./math_functions.h:24]   --->   Operation 1261 'fmul' 'mul_61' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1262 [1/4] (4.67ns)   --->   "%mul_62 = fmul i32 %a_load_63, i32 %b_load_63" [./math_functions.h:24]   --->   Operation 1262 'fmul' 'mul_62' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1263 [2/4] (4.67ns)   --->   "%mul_63 = fmul i32 %a_load_64, i32 %b_load_64" [./math_functions.h:24]   --->   Operation 1263 'fmul' 'mul_63' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1264 [2/4] (4.67ns)   --->   "%mul_64 = fmul i32 %a_load_65, i32 %b_load_65" [./math_functions.h:24]   --->   Operation 1264 'fmul' 'mul_64' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1265 [3/4] (4.67ns)   --->   "%mul_65 = fmul i32 %a_load_66, i32 %b_load_66" [./math_functions.h:24]   --->   Operation 1265 'fmul' 'mul_65' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1266 [3/4] (4.67ns)   --->   "%mul_66 = fmul i32 %a_load_67, i32 %b_load_67" [./math_functions.h:24]   --->   Operation 1266 'fmul' 'mul_66' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1267 [4/4] (4.67ns)   --->   "%mul_67 = fmul i32 %a_load_68, i32 %b_load_68" [./math_functions.h:24]   --->   Operation 1267 'fmul' 'mul_67' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1268 [4/4] (4.67ns)   --->   "%mul_68 = fmul i32 %a_load_69, i32 %b_load_69" [./math_functions.h:24]   --->   Operation 1268 'fmul' 'mul_68' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.02>
ST_37 : Operation 1269 [1/1] (0.93ns)   --->   "%add_ln19_70 = add i10 %mul_ln19, i10 72" [./math_functions.h:19]   --->   Operation 1269 'add' 'add_ln19_70' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln19_73 = zext i10 %add_ln19_70" [./math_functions.h:19]   --->   Operation 1270 'zext' 'zext_ln19_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1271 [1/1] (0.00ns)   --->   "%b_addr_72 = getelementptr i32 %b, i64 0, i64 %zext_ln19_73" [./math_functions.h:19]   --->   Operation 1271 'getelementptr' 'b_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1272 [1/1] (0.93ns)   --->   "%add_ln19_71 = add i10 %mul_ln19, i10 73" [./math_functions.h:19]   --->   Operation 1272 'add' 'add_ln19_71' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln19_74 = zext i10 %add_ln19_71" [./math_functions.h:19]   --->   Operation 1273 'zext' 'zext_ln19_74' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1274 [1/1] (0.00ns)   --->   "%b_addr_73 = getelementptr i32 %b, i64 0, i64 %zext_ln19_74" [./math_functions.h:19]   --->   Operation 1274 'getelementptr' 'b_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1275 [1/2] (1.35ns)   --->   "%a_load_70 = load i7 %a_addr_70" [./math_functions.h:15]   --->   Operation 1275 'load' 'a_load_70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_37 : Operation 1276 [1/2] (1.35ns)   --->   "%a_load_71 = load i7 %a_addr_71" [./math_functions.h:15]   --->   Operation 1276 'load' 'a_load_71' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_37 : Operation 1277 [1/1] (0.00ns)   --->   "%a_addr_72 = getelementptr i32 %a, i64 0, i64 72" [./math_functions.h:15]   --->   Operation 1277 'getelementptr' 'a_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1278 [2/2] (1.35ns)   --->   "%a_load_72 = load i7 %a_addr_72" [./math_functions.h:15]   --->   Operation 1278 'load' 'a_load_72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_37 : Operation 1279 [1/1] (0.00ns)   --->   "%a_addr_73 = getelementptr i32 %a, i64 0, i64 73" [./math_functions.h:15]   --->   Operation 1279 'getelementptr' 'a_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1280 [2/2] (1.35ns)   --->   "%a_load_73 = load i7 %a_addr_73" [./math_functions.h:15]   --->   Operation 1280 'load' 'a_load_73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_37 : Operation 1281 [1/2] (1.35ns)   --->   "%b_load_70 = load i10 %b_addr_70" [./math_functions.h:19]   --->   Operation 1281 'load' 'b_load_70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_37 : Operation 1282 [1/2] (1.35ns)   --->   "%b_load_71 = load i10 %b_addr_71" [./math_functions.h:19]   --->   Operation 1282 'load' 'b_load_71' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_37 : Operation 1283 [2/2] (1.35ns)   --->   "%b_load_72 = load i10 %b_addr_72" [./math_functions.h:19]   --->   Operation 1283 'load' 'b_load_72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_37 : Operation 1284 [2/2] (1.35ns)   --->   "%b_load_73 = load i10 %b_addr_73" [./math_functions.h:19]   --->   Operation 1284 'load' 'b_load_73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_37 : Operation 1285 [4/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6" [./math_functions.h:24]   --->   Operation 1285 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1286 [1/4] (4.67ns)   --->   "%mul_63 = fmul i32 %a_load_64, i32 %b_load_64" [./math_functions.h:24]   --->   Operation 1286 'fmul' 'mul_63' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1287 [1/4] (4.67ns)   --->   "%mul_64 = fmul i32 %a_load_65, i32 %b_load_65" [./math_functions.h:24]   --->   Operation 1287 'fmul' 'mul_64' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1288 [2/4] (4.67ns)   --->   "%mul_65 = fmul i32 %a_load_66, i32 %b_load_66" [./math_functions.h:24]   --->   Operation 1288 'fmul' 'mul_65' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1289 [2/4] (4.67ns)   --->   "%mul_66 = fmul i32 %a_load_67, i32 %b_load_67" [./math_functions.h:24]   --->   Operation 1289 'fmul' 'mul_66' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1290 [3/4] (4.67ns)   --->   "%mul_67 = fmul i32 %a_load_68, i32 %b_load_68" [./math_functions.h:24]   --->   Operation 1290 'fmul' 'mul_67' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1291 [3/4] (4.67ns)   --->   "%mul_68 = fmul i32 %a_load_69, i32 %b_load_69" [./math_functions.h:24]   --->   Operation 1291 'fmul' 'mul_68' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1292 [4/4] (4.67ns)   --->   "%mul_69 = fmul i32 %a_load_70, i32 %b_load_70" [./math_functions.h:24]   --->   Operation 1292 'fmul' 'mul_69' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1293 [4/4] (4.67ns)   --->   "%mul_70 = fmul i32 %a_load_71, i32 %b_load_71" [./math_functions.h:24]   --->   Operation 1293 'fmul' 'mul_70' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.02>
ST_38 : Operation 1294 [1/1] (0.93ns)   --->   "%add_ln19_72 = add i10 %mul_ln19, i10 74" [./math_functions.h:19]   --->   Operation 1294 'add' 'add_ln19_72' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln19_75 = zext i10 %add_ln19_72" [./math_functions.h:19]   --->   Operation 1295 'zext' 'zext_ln19_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1296 [1/1] (0.00ns)   --->   "%b_addr_74 = getelementptr i32 %b, i64 0, i64 %zext_ln19_75" [./math_functions.h:19]   --->   Operation 1296 'getelementptr' 'b_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1297 [1/1] (0.93ns)   --->   "%add_ln19_73 = add i10 %mul_ln19, i10 75" [./math_functions.h:19]   --->   Operation 1297 'add' 'add_ln19_73' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln19_76 = zext i10 %add_ln19_73" [./math_functions.h:19]   --->   Operation 1298 'zext' 'zext_ln19_76' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1299 [1/1] (0.00ns)   --->   "%b_addr_75 = getelementptr i32 %b, i64 0, i64 %zext_ln19_76" [./math_functions.h:19]   --->   Operation 1299 'getelementptr' 'b_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1300 [1/2] (1.35ns)   --->   "%a_load_72 = load i7 %a_addr_72" [./math_functions.h:15]   --->   Operation 1300 'load' 'a_load_72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_38 : Operation 1301 [1/2] (1.35ns)   --->   "%a_load_73 = load i7 %a_addr_73" [./math_functions.h:15]   --->   Operation 1301 'load' 'a_load_73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_38 : Operation 1302 [1/1] (0.00ns)   --->   "%a_addr_74 = getelementptr i32 %a, i64 0, i64 74" [./math_functions.h:15]   --->   Operation 1302 'getelementptr' 'a_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1303 [2/2] (1.35ns)   --->   "%a_load_74 = load i7 %a_addr_74" [./math_functions.h:15]   --->   Operation 1303 'load' 'a_load_74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_38 : Operation 1304 [1/1] (0.00ns)   --->   "%a_addr_75 = getelementptr i32 %a, i64 0, i64 75" [./math_functions.h:15]   --->   Operation 1304 'getelementptr' 'a_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1305 [2/2] (1.35ns)   --->   "%a_load_75 = load i7 %a_addr_75" [./math_functions.h:15]   --->   Operation 1305 'load' 'a_load_75' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_38 : Operation 1306 [1/2] (1.35ns)   --->   "%b_load_72 = load i10 %b_addr_72" [./math_functions.h:19]   --->   Operation 1306 'load' 'b_load_72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_38 : Operation 1307 [1/2] (1.35ns)   --->   "%b_load_73 = load i10 %b_addr_73" [./math_functions.h:19]   --->   Operation 1307 'load' 'b_load_73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_38 : Operation 1308 [2/2] (1.35ns)   --->   "%b_load_74 = load i10 %b_addr_74" [./math_functions.h:19]   --->   Operation 1308 'load' 'b_load_74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_38 : Operation 1309 [2/2] (1.35ns)   --->   "%b_load_75 = load i10 %b_addr_75" [./math_functions.h:19]   --->   Operation 1309 'load' 'b_load_75' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_38 : Operation 1310 [3/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6" [./math_functions.h:24]   --->   Operation 1310 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1311 [1/4] (4.67ns)   --->   "%mul_65 = fmul i32 %a_load_66, i32 %b_load_66" [./math_functions.h:24]   --->   Operation 1311 'fmul' 'mul_65' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1312 [1/4] (4.67ns)   --->   "%mul_66 = fmul i32 %a_load_67, i32 %b_load_67" [./math_functions.h:24]   --->   Operation 1312 'fmul' 'mul_66' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1313 [2/4] (4.67ns)   --->   "%mul_67 = fmul i32 %a_load_68, i32 %b_load_68" [./math_functions.h:24]   --->   Operation 1313 'fmul' 'mul_67' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1314 [2/4] (4.67ns)   --->   "%mul_68 = fmul i32 %a_load_69, i32 %b_load_69" [./math_functions.h:24]   --->   Operation 1314 'fmul' 'mul_68' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1315 [3/4] (4.67ns)   --->   "%mul_69 = fmul i32 %a_load_70, i32 %b_load_70" [./math_functions.h:24]   --->   Operation 1315 'fmul' 'mul_69' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1316 [3/4] (4.67ns)   --->   "%mul_70 = fmul i32 %a_load_71, i32 %b_load_71" [./math_functions.h:24]   --->   Operation 1316 'fmul' 'mul_70' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1317 [4/4] (4.67ns)   --->   "%mul_71 = fmul i32 %a_load_72, i32 %b_load_72" [./math_functions.h:24]   --->   Operation 1317 'fmul' 'mul_71' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1318 [4/4] (4.67ns)   --->   "%mul_72 = fmul i32 %a_load_73, i32 %b_load_73" [./math_functions.h:24]   --->   Operation 1318 'fmul' 'mul_72' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.02>
ST_39 : Operation 1319 [1/1] (0.93ns)   --->   "%add_ln19_74 = add i10 %mul_ln19, i10 76" [./math_functions.h:19]   --->   Operation 1319 'add' 'add_ln19_74' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln19_77 = zext i10 %add_ln19_74" [./math_functions.h:19]   --->   Operation 1320 'zext' 'zext_ln19_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1321 [1/1] (0.00ns)   --->   "%b_addr_76 = getelementptr i32 %b, i64 0, i64 %zext_ln19_77" [./math_functions.h:19]   --->   Operation 1321 'getelementptr' 'b_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1322 [1/1] (0.93ns)   --->   "%add_ln19_75 = add i10 %mul_ln19, i10 77" [./math_functions.h:19]   --->   Operation 1322 'add' 'add_ln19_75' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln19_78 = zext i10 %add_ln19_75" [./math_functions.h:19]   --->   Operation 1323 'zext' 'zext_ln19_78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1324 [1/1] (0.00ns)   --->   "%b_addr_77 = getelementptr i32 %b, i64 0, i64 %zext_ln19_78" [./math_functions.h:19]   --->   Operation 1324 'getelementptr' 'b_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1325 [1/2] (1.35ns)   --->   "%a_load_74 = load i7 %a_addr_74" [./math_functions.h:15]   --->   Operation 1325 'load' 'a_load_74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_39 : Operation 1326 [1/2] (1.35ns)   --->   "%a_load_75 = load i7 %a_addr_75" [./math_functions.h:15]   --->   Operation 1326 'load' 'a_load_75' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_39 : Operation 1327 [1/1] (0.00ns)   --->   "%a_addr_76 = getelementptr i32 %a, i64 0, i64 76" [./math_functions.h:15]   --->   Operation 1327 'getelementptr' 'a_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1328 [2/2] (1.35ns)   --->   "%a_load_76 = load i7 %a_addr_76" [./math_functions.h:15]   --->   Operation 1328 'load' 'a_load_76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_39 : Operation 1329 [1/1] (0.00ns)   --->   "%a_addr_77 = getelementptr i32 %a, i64 0, i64 77" [./math_functions.h:15]   --->   Operation 1329 'getelementptr' 'a_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1330 [2/2] (1.35ns)   --->   "%a_load_77 = load i7 %a_addr_77" [./math_functions.h:15]   --->   Operation 1330 'load' 'a_load_77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_39 : Operation 1331 [1/2] (1.35ns)   --->   "%b_load_74 = load i10 %b_addr_74" [./math_functions.h:19]   --->   Operation 1331 'load' 'b_load_74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_39 : Operation 1332 [1/2] (1.35ns)   --->   "%b_load_75 = load i10 %b_addr_75" [./math_functions.h:19]   --->   Operation 1332 'load' 'b_load_75' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_39 : Operation 1333 [2/2] (1.35ns)   --->   "%b_load_76 = load i10 %b_addr_76" [./math_functions.h:19]   --->   Operation 1333 'load' 'b_load_76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_39 : Operation 1334 [2/2] (1.35ns)   --->   "%b_load_77 = load i10 %b_addr_77" [./math_functions.h:19]   --->   Operation 1334 'load' 'b_load_77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_39 : Operation 1335 [2/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6" [./math_functions.h:24]   --->   Operation 1335 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1336 [1/4] (4.67ns)   --->   "%mul_67 = fmul i32 %a_load_68, i32 %b_load_68" [./math_functions.h:24]   --->   Operation 1336 'fmul' 'mul_67' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1337 [1/4] (4.67ns)   --->   "%mul_68 = fmul i32 %a_load_69, i32 %b_load_69" [./math_functions.h:24]   --->   Operation 1337 'fmul' 'mul_68' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1338 [2/4] (4.67ns)   --->   "%mul_69 = fmul i32 %a_load_70, i32 %b_load_70" [./math_functions.h:24]   --->   Operation 1338 'fmul' 'mul_69' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1339 [2/4] (4.67ns)   --->   "%mul_70 = fmul i32 %a_load_71, i32 %b_load_71" [./math_functions.h:24]   --->   Operation 1339 'fmul' 'mul_70' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1340 [3/4] (4.67ns)   --->   "%mul_71 = fmul i32 %a_load_72, i32 %b_load_72" [./math_functions.h:24]   --->   Operation 1340 'fmul' 'mul_71' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1341 [3/4] (4.67ns)   --->   "%mul_72 = fmul i32 %a_load_73, i32 %b_load_73" [./math_functions.h:24]   --->   Operation 1341 'fmul' 'mul_72' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1342 [4/4] (4.67ns)   --->   "%mul_73 = fmul i32 %a_load_74, i32 %b_load_74" [./math_functions.h:24]   --->   Operation 1342 'fmul' 'mul_73' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1343 [4/4] (4.67ns)   --->   "%mul_74 = fmul i32 %a_load_75, i32 %b_load_75" [./math_functions.h:24]   --->   Operation 1343 'fmul' 'mul_74' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.02>
ST_40 : Operation 1344 [1/2] (1.35ns)   --->   "%a_load_76 = load i7 %a_addr_76" [./math_functions.h:15]   --->   Operation 1344 'load' 'a_load_76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_40 : Operation 1345 [1/2] (1.35ns)   --->   "%a_load_77 = load i7 %a_addr_77" [./math_functions.h:15]   --->   Operation 1345 'load' 'a_load_77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_40 : Operation 1346 [1/2] (1.35ns)   --->   "%b_load_76 = load i10 %b_addr_76" [./math_functions.h:19]   --->   Operation 1346 'load' 'b_load_76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_40 : Operation 1347 [1/2] (1.35ns)   --->   "%b_load_77 = load i10 %b_addr_77" [./math_functions.h:19]   --->   Operation 1347 'load' 'b_load_77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_40 : Operation 1348 [1/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6" [./math_functions.h:24]   --->   Operation 1348 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1349 [1/4] (4.67ns)   --->   "%mul_69 = fmul i32 %a_load_70, i32 %b_load_70" [./math_functions.h:24]   --->   Operation 1349 'fmul' 'mul_69' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1350 [1/4] (4.67ns)   --->   "%mul_70 = fmul i32 %a_load_71, i32 %b_load_71" [./math_functions.h:24]   --->   Operation 1350 'fmul' 'mul_70' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1351 [2/4] (4.67ns)   --->   "%mul_71 = fmul i32 %a_load_72, i32 %b_load_72" [./math_functions.h:24]   --->   Operation 1351 'fmul' 'mul_71' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1352 [2/4] (4.67ns)   --->   "%mul_72 = fmul i32 %a_load_73, i32 %b_load_73" [./math_functions.h:24]   --->   Operation 1352 'fmul' 'mul_72' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1353 [3/4] (4.67ns)   --->   "%mul_73 = fmul i32 %a_load_74, i32 %b_load_74" [./math_functions.h:24]   --->   Operation 1353 'fmul' 'mul_73' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1354 [3/4] (4.67ns)   --->   "%mul_74 = fmul i32 %a_load_75, i32 %b_load_75" [./math_functions.h:24]   --->   Operation 1354 'fmul' 'mul_74' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1355 [4/4] (4.67ns)   --->   "%mul_75 = fmul i32 %a_load_76, i32 %b_load_76" [./math_functions.h:24]   --->   Operation 1355 'fmul' 'mul_75' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1356 [4/4] (4.67ns)   --->   "%mul_76 = fmul i32 %a_load_77, i32 %b_load_77" [./math_functions.h:24]   --->   Operation 1356 'fmul' 'mul_76' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.01>
ST_41 : Operation 1357 [5/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7" [./math_functions.h:24]   --->   Operation 1357 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1358 [1/4] (4.67ns)   --->   "%mul_71 = fmul i32 %a_load_72, i32 %b_load_72" [./math_functions.h:24]   --->   Operation 1358 'fmul' 'mul_71' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1359 [1/4] (4.67ns)   --->   "%mul_72 = fmul i32 %a_load_73, i32 %b_load_73" [./math_functions.h:24]   --->   Operation 1359 'fmul' 'mul_72' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1360 [2/4] (4.67ns)   --->   "%mul_73 = fmul i32 %a_load_74, i32 %b_load_74" [./math_functions.h:24]   --->   Operation 1360 'fmul' 'mul_73' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1361 [2/4] (4.67ns)   --->   "%mul_74 = fmul i32 %a_load_75, i32 %b_load_75" [./math_functions.h:24]   --->   Operation 1361 'fmul' 'mul_74' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1362 [3/4] (4.67ns)   --->   "%mul_75 = fmul i32 %a_load_76, i32 %b_load_76" [./math_functions.h:24]   --->   Operation 1362 'fmul' 'mul_75' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1363 [3/4] (4.67ns)   --->   "%mul_76 = fmul i32 %a_load_77, i32 %b_load_77" [./math_functions.h:24]   --->   Operation 1363 'fmul' 'mul_76' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 1364 [4/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7" [./math_functions.h:24]   --->   Operation 1364 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1365 [1/4] (4.67ns)   --->   "%mul_73 = fmul i32 %a_load_74, i32 %b_load_74" [./math_functions.h:24]   --->   Operation 1365 'fmul' 'mul_73' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1366 [1/4] (4.67ns)   --->   "%mul_74 = fmul i32 %a_load_75, i32 %b_load_75" [./math_functions.h:24]   --->   Operation 1366 'fmul' 'mul_74' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1367 [2/4] (4.67ns)   --->   "%mul_75 = fmul i32 %a_load_76, i32 %b_load_76" [./math_functions.h:24]   --->   Operation 1367 'fmul' 'mul_75' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1368 [2/4] (4.67ns)   --->   "%mul_76 = fmul i32 %a_load_77, i32 %b_load_77" [./math_functions.h:24]   --->   Operation 1368 'fmul' 'mul_76' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.01>
ST_43 : Operation 1369 [3/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7" [./math_functions.h:24]   --->   Operation 1369 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1370 [1/4] (4.67ns)   --->   "%mul_75 = fmul i32 %a_load_76, i32 %b_load_76" [./math_functions.h:24]   --->   Operation 1370 'fmul' 'mul_75' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1371 [1/4] (4.67ns)   --->   "%mul_76 = fmul i32 %a_load_77, i32 %b_load_77" [./math_functions.h:24]   --->   Operation 1371 'fmul' 'mul_76' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 1372 [2/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7" [./math_functions.h:24]   --->   Operation 1372 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.01>
ST_45 : Operation 1373 [1/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7" [./math_functions.h:24]   --->   Operation 1373 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 1374 [5/5] (6.01ns)   --->   "%product_8 = fadd i32 %product_7, i32 %mul_8" [./math_functions.h:24]   --->   Operation 1374 'fadd' 'product_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 1375 [4/5] (6.01ns)   --->   "%product_8 = fadd i32 %product_7, i32 %mul_8" [./math_functions.h:24]   --->   Operation 1375 'fadd' 'product_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 1376 [3/5] (6.01ns)   --->   "%product_8 = fadd i32 %product_7, i32 %mul_8" [./math_functions.h:24]   --->   Operation 1376 'fadd' 'product_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 1377 [2/5] (6.01ns)   --->   "%product_8 = fadd i32 %product_7, i32 %mul_8" [./math_functions.h:24]   --->   Operation 1377 'fadd' 'product_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.01>
ST_50 : Operation 1378 [1/5] (6.01ns)   --->   "%product_8 = fadd i32 %product_7, i32 %mul_8" [./math_functions.h:24]   --->   Operation 1378 'fadd' 'product_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.01>
ST_51 : Operation 1379 [5/5] (6.01ns)   --->   "%product_9 = fadd i32 %product_8, i32 %mul_9" [./math_functions.h:24]   --->   Operation 1379 'fadd' 'product_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.01>
ST_52 : Operation 1380 [4/5] (6.01ns)   --->   "%product_9 = fadd i32 %product_8, i32 %mul_9" [./math_functions.h:24]   --->   Operation 1380 'fadd' 'product_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.01>
ST_53 : Operation 1381 [3/5] (6.01ns)   --->   "%product_9 = fadd i32 %product_8, i32 %mul_9" [./math_functions.h:24]   --->   Operation 1381 'fadd' 'product_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.01>
ST_54 : Operation 1382 [2/5] (6.01ns)   --->   "%product_9 = fadd i32 %product_8, i32 %mul_9" [./math_functions.h:24]   --->   Operation 1382 'fadd' 'product_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.01>
ST_55 : Operation 1383 [1/5] (6.01ns)   --->   "%product_9 = fadd i32 %product_8, i32 %mul_9" [./math_functions.h:24]   --->   Operation 1383 'fadd' 'product_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.01>
ST_56 : Operation 1384 [5/5] (6.01ns)   --->   "%product_10 = fadd i32 %product_9, i32 %mul_s" [./math_functions.h:24]   --->   Operation 1384 'fadd' 'product_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.01>
ST_57 : Operation 1385 [4/5] (6.01ns)   --->   "%product_10 = fadd i32 %product_9, i32 %mul_s" [./math_functions.h:24]   --->   Operation 1385 'fadd' 'product_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.01>
ST_58 : Operation 1386 [3/5] (6.01ns)   --->   "%product_10 = fadd i32 %product_9, i32 %mul_s" [./math_functions.h:24]   --->   Operation 1386 'fadd' 'product_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.01>
ST_59 : Operation 1387 [2/5] (6.01ns)   --->   "%product_10 = fadd i32 %product_9, i32 %mul_s" [./math_functions.h:24]   --->   Operation 1387 'fadd' 'product_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.01>
ST_60 : Operation 1388 [1/5] (6.01ns)   --->   "%product_10 = fadd i32 %product_9, i32 %mul_s" [./math_functions.h:24]   --->   Operation 1388 'fadd' 'product_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.01>
ST_61 : Operation 1389 [5/5] (6.01ns)   --->   "%product_11 = fadd i32 %product_10, i32 %mul_10" [./math_functions.h:24]   --->   Operation 1389 'fadd' 'product_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.01>
ST_62 : Operation 1390 [4/5] (6.01ns)   --->   "%product_11 = fadd i32 %product_10, i32 %mul_10" [./math_functions.h:24]   --->   Operation 1390 'fadd' 'product_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.01>
ST_63 : Operation 1391 [3/5] (6.01ns)   --->   "%product_11 = fadd i32 %product_10, i32 %mul_10" [./math_functions.h:24]   --->   Operation 1391 'fadd' 'product_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.01>
ST_64 : Operation 1392 [2/5] (6.01ns)   --->   "%product_11 = fadd i32 %product_10, i32 %mul_10" [./math_functions.h:24]   --->   Operation 1392 'fadd' 'product_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.01>
ST_65 : Operation 1393 [1/5] (6.01ns)   --->   "%product_11 = fadd i32 %product_10, i32 %mul_10" [./math_functions.h:24]   --->   Operation 1393 'fadd' 'product_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.01>
ST_66 : Operation 1394 [5/5] (6.01ns)   --->   "%product_12 = fadd i32 %product_11, i32 %mul_11" [./math_functions.h:24]   --->   Operation 1394 'fadd' 'product_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.01>
ST_67 : Operation 1395 [4/5] (6.01ns)   --->   "%product_12 = fadd i32 %product_11, i32 %mul_11" [./math_functions.h:24]   --->   Operation 1395 'fadd' 'product_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.01>
ST_68 : Operation 1396 [3/5] (6.01ns)   --->   "%product_12 = fadd i32 %product_11, i32 %mul_11" [./math_functions.h:24]   --->   Operation 1396 'fadd' 'product_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.01>
ST_69 : Operation 1397 [2/5] (6.01ns)   --->   "%product_12 = fadd i32 %product_11, i32 %mul_11" [./math_functions.h:24]   --->   Operation 1397 'fadd' 'product_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.01>
ST_70 : Operation 1398 [1/5] (6.01ns)   --->   "%product_12 = fadd i32 %product_11, i32 %mul_11" [./math_functions.h:24]   --->   Operation 1398 'fadd' 'product_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.01>
ST_71 : Operation 1399 [5/5] (6.01ns)   --->   "%product_13 = fadd i32 %product_12, i32 %mul_12" [./math_functions.h:24]   --->   Operation 1399 'fadd' 'product_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.01>
ST_72 : Operation 1400 [4/5] (6.01ns)   --->   "%product_13 = fadd i32 %product_12, i32 %mul_12" [./math_functions.h:24]   --->   Operation 1400 'fadd' 'product_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.01>
ST_73 : Operation 1401 [3/5] (6.01ns)   --->   "%product_13 = fadd i32 %product_12, i32 %mul_12" [./math_functions.h:24]   --->   Operation 1401 'fadd' 'product_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.01>
ST_74 : Operation 1402 [2/5] (6.01ns)   --->   "%product_13 = fadd i32 %product_12, i32 %mul_12" [./math_functions.h:24]   --->   Operation 1402 'fadd' 'product_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.01>
ST_75 : Operation 1403 [1/5] (6.01ns)   --->   "%product_13 = fadd i32 %product_12, i32 %mul_12" [./math_functions.h:24]   --->   Operation 1403 'fadd' 'product_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.01>
ST_76 : Operation 1404 [5/5] (6.01ns)   --->   "%product_14 = fadd i32 %product_13, i32 %mul_13" [./math_functions.h:24]   --->   Operation 1404 'fadd' 'product_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.01>
ST_77 : Operation 1405 [4/5] (6.01ns)   --->   "%product_14 = fadd i32 %product_13, i32 %mul_13" [./math_functions.h:24]   --->   Operation 1405 'fadd' 'product_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.01>
ST_78 : Operation 1406 [3/5] (6.01ns)   --->   "%product_14 = fadd i32 %product_13, i32 %mul_13" [./math_functions.h:24]   --->   Operation 1406 'fadd' 'product_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.01>
ST_79 : Operation 1407 [2/5] (6.01ns)   --->   "%product_14 = fadd i32 %product_13, i32 %mul_13" [./math_functions.h:24]   --->   Operation 1407 'fadd' 'product_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.01>
ST_80 : Operation 1408 [1/5] (6.01ns)   --->   "%product_14 = fadd i32 %product_13, i32 %mul_13" [./math_functions.h:24]   --->   Operation 1408 'fadd' 'product_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.01>
ST_81 : Operation 1409 [5/5] (6.01ns)   --->   "%product_15 = fadd i32 %product_14, i32 %mul_14" [./math_functions.h:24]   --->   Operation 1409 'fadd' 'product_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.01>
ST_82 : Operation 1410 [4/5] (6.01ns)   --->   "%product_15 = fadd i32 %product_14, i32 %mul_14" [./math_functions.h:24]   --->   Operation 1410 'fadd' 'product_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.01>
ST_83 : Operation 1411 [3/5] (6.01ns)   --->   "%product_15 = fadd i32 %product_14, i32 %mul_14" [./math_functions.h:24]   --->   Operation 1411 'fadd' 'product_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.01>
ST_84 : Operation 1412 [2/5] (6.01ns)   --->   "%product_15 = fadd i32 %product_14, i32 %mul_14" [./math_functions.h:24]   --->   Operation 1412 'fadd' 'product_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.01>
ST_85 : Operation 1413 [1/5] (6.01ns)   --->   "%product_15 = fadd i32 %product_14, i32 %mul_14" [./math_functions.h:24]   --->   Operation 1413 'fadd' 'product_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.01>
ST_86 : Operation 1414 [5/5] (6.01ns)   --->   "%product_16 = fadd i32 %product_15, i32 %mul_15" [./math_functions.h:24]   --->   Operation 1414 'fadd' 'product_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.01>
ST_87 : Operation 1415 [4/5] (6.01ns)   --->   "%product_16 = fadd i32 %product_15, i32 %mul_15" [./math_functions.h:24]   --->   Operation 1415 'fadd' 'product_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.01>
ST_88 : Operation 1416 [3/5] (6.01ns)   --->   "%product_16 = fadd i32 %product_15, i32 %mul_15" [./math_functions.h:24]   --->   Operation 1416 'fadd' 'product_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.01>
ST_89 : Operation 1417 [2/5] (6.01ns)   --->   "%product_16 = fadd i32 %product_15, i32 %mul_15" [./math_functions.h:24]   --->   Operation 1417 'fadd' 'product_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.01>
ST_90 : Operation 1418 [1/5] (6.01ns)   --->   "%product_16 = fadd i32 %product_15, i32 %mul_15" [./math_functions.h:24]   --->   Operation 1418 'fadd' 'product_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.01>
ST_91 : Operation 1419 [5/5] (6.01ns)   --->   "%product_17 = fadd i32 %product_16, i32 %mul_16" [./math_functions.h:24]   --->   Operation 1419 'fadd' 'product_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.01>
ST_92 : Operation 1420 [4/5] (6.01ns)   --->   "%product_17 = fadd i32 %product_16, i32 %mul_16" [./math_functions.h:24]   --->   Operation 1420 'fadd' 'product_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.01>
ST_93 : Operation 1421 [3/5] (6.01ns)   --->   "%product_17 = fadd i32 %product_16, i32 %mul_16" [./math_functions.h:24]   --->   Operation 1421 'fadd' 'product_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.01>
ST_94 : Operation 1422 [2/5] (6.01ns)   --->   "%product_17 = fadd i32 %product_16, i32 %mul_16" [./math_functions.h:24]   --->   Operation 1422 'fadd' 'product_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.01>
ST_95 : Operation 1423 [1/5] (6.01ns)   --->   "%product_17 = fadd i32 %product_16, i32 %mul_16" [./math_functions.h:24]   --->   Operation 1423 'fadd' 'product_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.01>
ST_96 : Operation 1424 [5/5] (6.01ns)   --->   "%product_18 = fadd i32 %product_17, i32 %mul_17" [./math_functions.h:24]   --->   Operation 1424 'fadd' 'product_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.01>
ST_97 : Operation 1425 [4/5] (6.01ns)   --->   "%product_18 = fadd i32 %product_17, i32 %mul_17" [./math_functions.h:24]   --->   Operation 1425 'fadd' 'product_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.01>
ST_98 : Operation 1426 [3/5] (6.01ns)   --->   "%product_18 = fadd i32 %product_17, i32 %mul_17" [./math_functions.h:24]   --->   Operation 1426 'fadd' 'product_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.01>
ST_99 : Operation 1427 [2/5] (6.01ns)   --->   "%product_18 = fadd i32 %product_17, i32 %mul_17" [./math_functions.h:24]   --->   Operation 1427 'fadd' 'product_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.01>
ST_100 : Operation 1428 [1/5] (6.01ns)   --->   "%product_18 = fadd i32 %product_17, i32 %mul_17" [./math_functions.h:24]   --->   Operation 1428 'fadd' 'product_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.01>
ST_101 : Operation 1429 [5/5] (6.01ns)   --->   "%product_19 = fadd i32 %product_18, i32 %mul_18" [./math_functions.h:24]   --->   Operation 1429 'fadd' 'product_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.01>
ST_102 : Operation 1430 [4/5] (6.01ns)   --->   "%product_19 = fadd i32 %product_18, i32 %mul_18" [./math_functions.h:24]   --->   Operation 1430 'fadd' 'product_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.01>
ST_103 : Operation 1431 [3/5] (6.01ns)   --->   "%product_19 = fadd i32 %product_18, i32 %mul_18" [./math_functions.h:24]   --->   Operation 1431 'fadd' 'product_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.01>
ST_104 : Operation 1432 [2/5] (6.01ns)   --->   "%product_19 = fadd i32 %product_18, i32 %mul_18" [./math_functions.h:24]   --->   Operation 1432 'fadd' 'product_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.01>
ST_105 : Operation 1433 [1/5] (6.01ns)   --->   "%product_19 = fadd i32 %product_18, i32 %mul_18" [./math_functions.h:24]   --->   Operation 1433 'fadd' 'product_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.01>
ST_106 : Operation 1434 [5/5] (6.01ns)   --->   "%product_20 = fadd i32 %product_19, i32 %mul_19" [./math_functions.h:24]   --->   Operation 1434 'fadd' 'product_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.01>
ST_107 : Operation 1435 [4/5] (6.01ns)   --->   "%product_20 = fadd i32 %product_19, i32 %mul_19" [./math_functions.h:24]   --->   Operation 1435 'fadd' 'product_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.01>
ST_108 : Operation 1436 [3/5] (6.01ns)   --->   "%product_20 = fadd i32 %product_19, i32 %mul_19" [./math_functions.h:24]   --->   Operation 1436 'fadd' 'product_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.01>
ST_109 : Operation 1437 [2/5] (6.01ns)   --->   "%product_20 = fadd i32 %product_19, i32 %mul_19" [./math_functions.h:24]   --->   Operation 1437 'fadd' 'product_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.01>
ST_110 : Operation 1438 [1/5] (6.01ns)   --->   "%product_20 = fadd i32 %product_19, i32 %mul_19" [./math_functions.h:24]   --->   Operation 1438 'fadd' 'product_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.01>
ST_111 : Operation 1439 [5/5] (6.01ns)   --->   "%product_21 = fadd i32 %product_20, i32 %mul_20" [./math_functions.h:24]   --->   Operation 1439 'fadd' 'product_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.01>
ST_112 : Operation 1440 [4/5] (6.01ns)   --->   "%product_21 = fadd i32 %product_20, i32 %mul_20" [./math_functions.h:24]   --->   Operation 1440 'fadd' 'product_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.01>
ST_113 : Operation 1441 [3/5] (6.01ns)   --->   "%product_21 = fadd i32 %product_20, i32 %mul_20" [./math_functions.h:24]   --->   Operation 1441 'fadd' 'product_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.01>
ST_114 : Operation 1442 [2/5] (6.01ns)   --->   "%product_21 = fadd i32 %product_20, i32 %mul_20" [./math_functions.h:24]   --->   Operation 1442 'fadd' 'product_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.01>
ST_115 : Operation 1443 [1/5] (6.01ns)   --->   "%product_21 = fadd i32 %product_20, i32 %mul_20" [./math_functions.h:24]   --->   Operation 1443 'fadd' 'product_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.01>
ST_116 : Operation 1444 [5/5] (6.01ns)   --->   "%product_22 = fadd i32 %product_21, i32 %mul_21" [./math_functions.h:24]   --->   Operation 1444 'fadd' 'product_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.01>
ST_117 : Operation 1445 [4/5] (6.01ns)   --->   "%product_22 = fadd i32 %product_21, i32 %mul_21" [./math_functions.h:24]   --->   Operation 1445 'fadd' 'product_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.01>
ST_118 : Operation 1446 [3/5] (6.01ns)   --->   "%product_22 = fadd i32 %product_21, i32 %mul_21" [./math_functions.h:24]   --->   Operation 1446 'fadd' 'product_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.01>
ST_119 : Operation 1447 [2/5] (6.01ns)   --->   "%product_22 = fadd i32 %product_21, i32 %mul_21" [./math_functions.h:24]   --->   Operation 1447 'fadd' 'product_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.01>
ST_120 : Operation 1448 [1/5] (6.01ns)   --->   "%product_22 = fadd i32 %product_21, i32 %mul_21" [./math_functions.h:24]   --->   Operation 1448 'fadd' 'product_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.01>
ST_121 : Operation 1449 [5/5] (6.01ns)   --->   "%product_23 = fadd i32 %product_22, i32 %mul_22" [./math_functions.h:24]   --->   Operation 1449 'fadd' 'product_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.01>
ST_122 : Operation 1450 [4/5] (6.01ns)   --->   "%product_23 = fadd i32 %product_22, i32 %mul_22" [./math_functions.h:24]   --->   Operation 1450 'fadd' 'product_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.01>
ST_123 : Operation 1451 [3/5] (6.01ns)   --->   "%product_23 = fadd i32 %product_22, i32 %mul_22" [./math_functions.h:24]   --->   Operation 1451 'fadd' 'product_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.01>
ST_124 : Operation 1452 [2/5] (6.01ns)   --->   "%product_23 = fadd i32 %product_22, i32 %mul_22" [./math_functions.h:24]   --->   Operation 1452 'fadd' 'product_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.01>
ST_125 : Operation 1453 [1/5] (6.01ns)   --->   "%product_23 = fadd i32 %product_22, i32 %mul_22" [./math_functions.h:24]   --->   Operation 1453 'fadd' 'product_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.01>
ST_126 : Operation 1454 [5/5] (6.01ns)   --->   "%product_24 = fadd i32 %product_23, i32 %mul_23" [./math_functions.h:24]   --->   Operation 1454 'fadd' 'product_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.01>
ST_127 : Operation 1455 [4/5] (6.01ns)   --->   "%product_24 = fadd i32 %product_23, i32 %mul_23" [./math_functions.h:24]   --->   Operation 1455 'fadd' 'product_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.01>
ST_128 : Operation 1456 [3/5] (6.01ns)   --->   "%product_24 = fadd i32 %product_23, i32 %mul_23" [./math_functions.h:24]   --->   Operation 1456 'fadd' 'product_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.01>
ST_129 : Operation 1457 [2/5] (6.01ns)   --->   "%product_24 = fadd i32 %product_23, i32 %mul_23" [./math_functions.h:24]   --->   Operation 1457 'fadd' 'product_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.01>
ST_130 : Operation 1458 [1/5] (6.01ns)   --->   "%product_24 = fadd i32 %product_23, i32 %mul_23" [./math_functions.h:24]   --->   Operation 1458 'fadd' 'product_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.01>
ST_131 : Operation 1459 [5/5] (6.01ns)   --->   "%product_25 = fadd i32 %product_24, i32 %mul_24" [./math_functions.h:24]   --->   Operation 1459 'fadd' 'product_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.01>
ST_132 : Operation 1460 [4/5] (6.01ns)   --->   "%product_25 = fadd i32 %product_24, i32 %mul_24" [./math_functions.h:24]   --->   Operation 1460 'fadd' 'product_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.01>
ST_133 : Operation 1461 [3/5] (6.01ns)   --->   "%product_25 = fadd i32 %product_24, i32 %mul_24" [./math_functions.h:24]   --->   Operation 1461 'fadd' 'product_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.01>
ST_134 : Operation 1462 [2/5] (6.01ns)   --->   "%product_25 = fadd i32 %product_24, i32 %mul_24" [./math_functions.h:24]   --->   Operation 1462 'fadd' 'product_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.01>
ST_135 : Operation 1463 [1/5] (6.01ns)   --->   "%product_25 = fadd i32 %product_24, i32 %mul_24" [./math_functions.h:24]   --->   Operation 1463 'fadd' 'product_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.01>
ST_136 : Operation 1464 [5/5] (6.01ns)   --->   "%product_26 = fadd i32 %product_25, i32 %mul_25" [./math_functions.h:24]   --->   Operation 1464 'fadd' 'product_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.01>
ST_137 : Operation 1465 [4/5] (6.01ns)   --->   "%product_26 = fadd i32 %product_25, i32 %mul_25" [./math_functions.h:24]   --->   Operation 1465 'fadd' 'product_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.01>
ST_138 : Operation 1466 [3/5] (6.01ns)   --->   "%product_26 = fadd i32 %product_25, i32 %mul_25" [./math_functions.h:24]   --->   Operation 1466 'fadd' 'product_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.01>
ST_139 : Operation 1467 [2/5] (6.01ns)   --->   "%product_26 = fadd i32 %product_25, i32 %mul_25" [./math_functions.h:24]   --->   Operation 1467 'fadd' 'product_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.01>
ST_140 : Operation 1468 [1/5] (6.01ns)   --->   "%product_26 = fadd i32 %product_25, i32 %mul_25" [./math_functions.h:24]   --->   Operation 1468 'fadd' 'product_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.01>
ST_141 : Operation 1469 [5/5] (6.01ns)   --->   "%product_27 = fadd i32 %product_26, i32 %mul_26" [./math_functions.h:24]   --->   Operation 1469 'fadd' 'product_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.01>
ST_142 : Operation 1470 [4/5] (6.01ns)   --->   "%product_27 = fadd i32 %product_26, i32 %mul_26" [./math_functions.h:24]   --->   Operation 1470 'fadd' 'product_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.01>
ST_143 : Operation 1471 [3/5] (6.01ns)   --->   "%product_27 = fadd i32 %product_26, i32 %mul_26" [./math_functions.h:24]   --->   Operation 1471 'fadd' 'product_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.01>
ST_144 : Operation 1472 [2/5] (6.01ns)   --->   "%product_27 = fadd i32 %product_26, i32 %mul_26" [./math_functions.h:24]   --->   Operation 1472 'fadd' 'product_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.01>
ST_145 : Operation 1473 [1/5] (6.01ns)   --->   "%product_27 = fadd i32 %product_26, i32 %mul_26" [./math_functions.h:24]   --->   Operation 1473 'fadd' 'product_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.01>
ST_146 : Operation 1474 [5/5] (6.01ns)   --->   "%product_28 = fadd i32 %product_27, i32 %mul_27" [./math_functions.h:24]   --->   Operation 1474 'fadd' 'product_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.01>
ST_147 : Operation 1475 [4/5] (6.01ns)   --->   "%product_28 = fadd i32 %product_27, i32 %mul_27" [./math_functions.h:24]   --->   Operation 1475 'fadd' 'product_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.01>
ST_148 : Operation 1476 [3/5] (6.01ns)   --->   "%product_28 = fadd i32 %product_27, i32 %mul_27" [./math_functions.h:24]   --->   Operation 1476 'fadd' 'product_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.01>
ST_149 : Operation 1477 [2/5] (6.01ns)   --->   "%product_28 = fadd i32 %product_27, i32 %mul_27" [./math_functions.h:24]   --->   Operation 1477 'fadd' 'product_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.01>
ST_150 : Operation 1478 [1/5] (6.01ns)   --->   "%product_28 = fadd i32 %product_27, i32 %mul_27" [./math_functions.h:24]   --->   Operation 1478 'fadd' 'product_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.01>
ST_151 : Operation 1479 [5/5] (6.01ns)   --->   "%product_29 = fadd i32 %product_28, i32 %mul_28" [./math_functions.h:24]   --->   Operation 1479 'fadd' 'product_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.01>
ST_152 : Operation 1480 [4/5] (6.01ns)   --->   "%product_29 = fadd i32 %product_28, i32 %mul_28" [./math_functions.h:24]   --->   Operation 1480 'fadd' 'product_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.01>
ST_153 : Operation 1481 [3/5] (6.01ns)   --->   "%product_29 = fadd i32 %product_28, i32 %mul_28" [./math_functions.h:24]   --->   Operation 1481 'fadd' 'product_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.01>
ST_154 : Operation 1482 [2/5] (6.01ns)   --->   "%product_29 = fadd i32 %product_28, i32 %mul_28" [./math_functions.h:24]   --->   Operation 1482 'fadd' 'product_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.01>
ST_155 : Operation 1483 [1/5] (6.01ns)   --->   "%product_29 = fadd i32 %product_28, i32 %mul_28" [./math_functions.h:24]   --->   Operation 1483 'fadd' 'product_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.01>
ST_156 : Operation 1484 [5/5] (6.01ns)   --->   "%product_30 = fadd i32 %product_29, i32 %mul_29" [./math_functions.h:24]   --->   Operation 1484 'fadd' 'product_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.01>
ST_157 : Operation 1485 [4/5] (6.01ns)   --->   "%product_30 = fadd i32 %product_29, i32 %mul_29" [./math_functions.h:24]   --->   Operation 1485 'fadd' 'product_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.01>
ST_158 : Operation 1486 [3/5] (6.01ns)   --->   "%product_30 = fadd i32 %product_29, i32 %mul_29" [./math_functions.h:24]   --->   Operation 1486 'fadd' 'product_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.01>
ST_159 : Operation 1487 [2/5] (6.01ns)   --->   "%product_30 = fadd i32 %product_29, i32 %mul_29" [./math_functions.h:24]   --->   Operation 1487 'fadd' 'product_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.01>
ST_160 : Operation 1488 [1/5] (6.01ns)   --->   "%product_30 = fadd i32 %product_29, i32 %mul_29" [./math_functions.h:24]   --->   Operation 1488 'fadd' 'product_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.01>
ST_161 : Operation 1489 [5/5] (6.01ns)   --->   "%product_31 = fadd i32 %product_30, i32 %mul_30" [./math_functions.h:24]   --->   Operation 1489 'fadd' 'product_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.01>
ST_162 : Operation 1490 [4/5] (6.01ns)   --->   "%product_31 = fadd i32 %product_30, i32 %mul_30" [./math_functions.h:24]   --->   Operation 1490 'fadd' 'product_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.01>
ST_163 : Operation 1491 [3/5] (6.01ns)   --->   "%product_31 = fadd i32 %product_30, i32 %mul_30" [./math_functions.h:24]   --->   Operation 1491 'fadd' 'product_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.01>
ST_164 : Operation 1492 [2/5] (6.01ns)   --->   "%product_31 = fadd i32 %product_30, i32 %mul_30" [./math_functions.h:24]   --->   Operation 1492 'fadd' 'product_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.01>
ST_165 : Operation 1493 [1/5] (6.01ns)   --->   "%product_31 = fadd i32 %product_30, i32 %mul_30" [./math_functions.h:24]   --->   Operation 1493 'fadd' 'product_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.01>
ST_166 : Operation 1494 [5/5] (6.01ns)   --->   "%product_32 = fadd i32 %product_31, i32 %mul_31" [./math_functions.h:24]   --->   Operation 1494 'fadd' 'product_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.01>
ST_167 : Operation 1495 [4/5] (6.01ns)   --->   "%product_32 = fadd i32 %product_31, i32 %mul_31" [./math_functions.h:24]   --->   Operation 1495 'fadd' 'product_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.01>
ST_168 : Operation 1496 [3/5] (6.01ns)   --->   "%product_32 = fadd i32 %product_31, i32 %mul_31" [./math_functions.h:24]   --->   Operation 1496 'fadd' 'product_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.01>
ST_169 : Operation 1497 [2/5] (6.01ns)   --->   "%product_32 = fadd i32 %product_31, i32 %mul_31" [./math_functions.h:24]   --->   Operation 1497 'fadd' 'product_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.01>
ST_170 : Operation 1498 [1/5] (6.01ns)   --->   "%product_32 = fadd i32 %product_31, i32 %mul_31" [./math_functions.h:24]   --->   Operation 1498 'fadd' 'product_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 6.01>
ST_171 : Operation 1499 [5/5] (6.01ns)   --->   "%product_33 = fadd i32 %product_32, i32 %mul_32" [./math_functions.h:24]   --->   Operation 1499 'fadd' 'product_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 6.01>
ST_172 : Operation 1500 [4/5] (6.01ns)   --->   "%product_33 = fadd i32 %product_32, i32 %mul_32" [./math_functions.h:24]   --->   Operation 1500 'fadd' 'product_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 6.01>
ST_173 : Operation 1501 [3/5] (6.01ns)   --->   "%product_33 = fadd i32 %product_32, i32 %mul_32" [./math_functions.h:24]   --->   Operation 1501 'fadd' 'product_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.01>
ST_174 : Operation 1502 [2/5] (6.01ns)   --->   "%product_33 = fadd i32 %product_32, i32 %mul_32" [./math_functions.h:24]   --->   Operation 1502 'fadd' 'product_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 6.01>
ST_175 : Operation 1503 [1/5] (6.01ns)   --->   "%product_33 = fadd i32 %product_32, i32 %mul_32" [./math_functions.h:24]   --->   Operation 1503 'fadd' 'product_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 6.01>
ST_176 : Operation 1504 [5/5] (6.01ns)   --->   "%product_34 = fadd i32 %product_33, i32 %mul_33" [./math_functions.h:24]   --->   Operation 1504 'fadd' 'product_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 6.01>
ST_177 : Operation 1505 [4/5] (6.01ns)   --->   "%product_34 = fadd i32 %product_33, i32 %mul_33" [./math_functions.h:24]   --->   Operation 1505 'fadd' 'product_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.01>
ST_178 : Operation 1506 [3/5] (6.01ns)   --->   "%product_34 = fadd i32 %product_33, i32 %mul_33" [./math_functions.h:24]   --->   Operation 1506 'fadd' 'product_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 6.01>
ST_179 : Operation 1507 [2/5] (6.01ns)   --->   "%product_34 = fadd i32 %product_33, i32 %mul_33" [./math_functions.h:24]   --->   Operation 1507 'fadd' 'product_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 6.01>
ST_180 : Operation 1508 [1/5] (6.01ns)   --->   "%product_34 = fadd i32 %product_33, i32 %mul_33" [./math_functions.h:24]   --->   Operation 1508 'fadd' 'product_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.01>
ST_181 : Operation 1509 [5/5] (6.01ns)   --->   "%product_35 = fadd i32 %product_34, i32 %mul_34" [./math_functions.h:24]   --->   Operation 1509 'fadd' 'product_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 6.01>
ST_182 : Operation 1510 [4/5] (6.01ns)   --->   "%product_35 = fadd i32 %product_34, i32 %mul_34" [./math_functions.h:24]   --->   Operation 1510 'fadd' 'product_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 6.01>
ST_183 : Operation 1511 [3/5] (6.01ns)   --->   "%product_35 = fadd i32 %product_34, i32 %mul_34" [./math_functions.h:24]   --->   Operation 1511 'fadd' 'product_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 6.01>
ST_184 : Operation 1512 [2/5] (6.01ns)   --->   "%product_35 = fadd i32 %product_34, i32 %mul_34" [./math_functions.h:24]   --->   Operation 1512 'fadd' 'product_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 6.01>
ST_185 : Operation 1513 [1/5] (6.01ns)   --->   "%product_35 = fadd i32 %product_34, i32 %mul_34" [./math_functions.h:24]   --->   Operation 1513 'fadd' 'product_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 6.01>
ST_186 : Operation 1514 [5/5] (6.01ns)   --->   "%product_36 = fadd i32 %product_35, i32 %mul_35" [./math_functions.h:24]   --->   Operation 1514 'fadd' 'product_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 6.01>
ST_187 : Operation 1515 [4/5] (6.01ns)   --->   "%product_36 = fadd i32 %product_35, i32 %mul_35" [./math_functions.h:24]   --->   Operation 1515 'fadd' 'product_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 6.01>
ST_188 : Operation 1516 [3/5] (6.01ns)   --->   "%product_36 = fadd i32 %product_35, i32 %mul_35" [./math_functions.h:24]   --->   Operation 1516 'fadd' 'product_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 6.01>
ST_189 : Operation 1517 [2/5] (6.01ns)   --->   "%product_36 = fadd i32 %product_35, i32 %mul_35" [./math_functions.h:24]   --->   Operation 1517 'fadd' 'product_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 6.01>
ST_190 : Operation 1518 [1/5] (6.01ns)   --->   "%product_36 = fadd i32 %product_35, i32 %mul_35" [./math_functions.h:24]   --->   Operation 1518 'fadd' 'product_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 6.01>
ST_191 : Operation 1519 [5/5] (6.01ns)   --->   "%product_37 = fadd i32 %product_36, i32 %mul_36" [./math_functions.h:24]   --->   Operation 1519 'fadd' 'product_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 6.01>
ST_192 : Operation 1520 [4/5] (6.01ns)   --->   "%product_37 = fadd i32 %product_36, i32 %mul_36" [./math_functions.h:24]   --->   Operation 1520 'fadd' 'product_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 6.01>
ST_193 : Operation 1521 [3/5] (6.01ns)   --->   "%product_37 = fadd i32 %product_36, i32 %mul_36" [./math_functions.h:24]   --->   Operation 1521 'fadd' 'product_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 6.01>
ST_194 : Operation 1522 [2/5] (6.01ns)   --->   "%product_37 = fadd i32 %product_36, i32 %mul_36" [./math_functions.h:24]   --->   Operation 1522 'fadd' 'product_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 6.01>
ST_195 : Operation 1523 [1/5] (6.01ns)   --->   "%product_37 = fadd i32 %product_36, i32 %mul_36" [./math_functions.h:24]   --->   Operation 1523 'fadd' 'product_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.01>
ST_196 : Operation 1524 [5/5] (6.01ns)   --->   "%product_38 = fadd i32 %product_37, i32 %mul_37" [./math_functions.h:24]   --->   Operation 1524 'fadd' 'product_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.01>
ST_197 : Operation 1525 [4/5] (6.01ns)   --->   "%product_38 = fadd i32 %product_37, i32 %mul_37" [./math_functions.h:24]   --->   Operation 1525 'fadd' 'product_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 6.01>
ST_198 : Operation 1526 [3/5] (6.01ns)   --->   "%product_38 = fadd i32 %product_37, i32 %mul_37" [./math_functions.h:24]   --->   Operation 1526 'fadd' 'product_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 6.01>
ST_199 : Operation 1527 [2/5] (6.01ns)   --->   "%product_38 = fadd i32 %product_37, i32 %mul_37" [./math_functions.h:24]   --->   Operation 1527 'fadd' 'product_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 6.01>
ST_200 : Operation 1528 [1/5] (6.01ns)   --->   "%product_38 = fadd i32 %product_37, i32 %mul_37" [./math_functions.h:24]   --->   Operation 1528 'fadd' 'product_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 6.01>
ST_201 : Operation 1529 [5/5] (6.01ns)   --->   "%product_39 = fadd i32 %product_38, i32 %mul_38" [./math_functions.h:24]   --->   Operation 1529 'fadd' 'product_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 6.01>
ST_202 : Operation 1530 [4/5] (6.01ns)   --->   "%product_39 = fadd i32 %product_38, i32 %mul_38" [./math_functions.h:24]   --->   Operation 1530 'fadd' 'product_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 6.01>
ST_203 : Operation 1531 [3/5] (6.01ns)   --->   "%product_39 = fadd i32 %product_38, i32 %mul_38" [./math_functions.h:24]   --->   Operation 1531 'fadd' 'product_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 6.01>
ST_204 : Operation 1532 [2/5] (6.01ns)   --->   "%product_39 = fadd i32 %product_38, i32 %mul_38" [./math_functions.h:24]   --->   Operation 1532 'fadd' 'product_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 6.01>
ST_205 : Operation 1533 [1/5] (6.01ns)   --->   "%product_39 = fadd i32 %product_38, i32 %mul_38" [./math_functions.h:24]   --->   Operation 1533 'fadd' 'product_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 6.01>
ST_206 : Operation 1534 [5/5] (6.01ns)   --->   "%product_40 = fadd i32 %product_39, i32 %mul_39" [./math_functions.h:24]   --->   Operation 1534 'fadd' 'product_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 6.01>
ST_207 : Operation 1535 [4/5] (6.01ns)   --->   "%product_40 = fadd i32 %product_39, i32 %mul_39" [./math_functions.h:24]   --->   Operation 1535 'fadd' 'product_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 6.01>
ST_208 : Operation 1536 [3/5] (6.01ns)   --->   "%product_40 = fadd i32 %product_39, i32 %mul_39" [./math_functions.h:24]   --->   Operation 1536 'fadd' 'product_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 6.01>
ST_209 : Operation 1537 [2/5] (6.01ns)   --->   "%product_40 = fadd i32 %product_39, i32 %mul_39" [./math_functions.h:24]   --->   Operation 1537 'fadd' 'product_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 6.01>
ST_210 : Operation 1538 [1/5] (6.01ns)   --->   "%product_40 = fadd i32 %product_39, i32 %mul_39" [./math_functions.h:24]   --->   Operation 1538 'fadd' 'product_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.01>
ST_211 : Operation 1539 [5/5] (6.01ns)   --->   "%product_41 = fadd i32 %product_40, i32 %mul_40" [./math_functions.h:24]   --->   Operation 1539 'fadd' 'product_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 6.01>
ST_212 : Operation 1540 [4/5] (6.01ns)   --->   "%product_41 = fadd i32 %product_40, i32 %mul_40" [./math_functions.h:24]   --->   Operation 1540 'fadd' 'product_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 6.01>
ST_213 : Operation 1541 [3/5] (6.01ns)   --->   "%product_41 = fadd i32 %product_40, i32 %mul_40" [./math_functions.h:24]   --->   Operation 1541 'fadd' 'product_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 6.01>
ST_214 : Operation 1542 [2/5] (6.01ns)   --->   "%product_41 = fadd i32 %product_40, i32 %mul_40" [./math_functions.h:24]   --->   Operation 1542 'fadd' 'product_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 6.01>
ST_215 : Operation 1543 [1/5] (6.01ns)   --->   "%product_41 = fadd i32 %product_40, i32 %mul_40" [./math_functions.h:24]   --->   Operation 1543 'fadd' 'product_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 6.01>
ST_216 : Operation 1544 [5/5] (6.01ns)   --->   "%product_42 = fadd i32 %product_41, i32 %mul_41" [./math_functions.h:24]   --->   Operation 1544 'fadd' 'product_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 6.01>
ST_217 : Operation 1545 [4/5] (6.01ns)   --->   "%product_42 = fadd i32 %product_41, i32 %mul_41" [./math_functions.h:24]   --->   Operation 1545 'fadd' 'product_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.01>
ST_218 : Operation 1546 [3/5] (6.01ns)   --->   "%product_42 = fadd i32 %product_41, i32 %mul_41" [./math_functions.h:24]   --->   Operation 1546 'fadd' 'product_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 6.01>
ST_219 : Operation 1547 [2/5] (6.01ns)   --->   "%product_42 = fadd i32 %product_41, i32 %mul_41" [./math_functions.h:24]   --->   Operation 1547 'fadd' 'product_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 6.01>
ST_220 : Operation 1548 [1/5] (6.01ns)   --->   "%product_42 = fadd i32 %product_41, i32 %mul_41" [./math_functions.h:24]   --->   Operation 1548 'fadd' 'product_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 6.01>
ST_221 : Operation 1549 [5/5] (6.01ns)   --->   "%product_43 = fadd i32 %product_42, i32 %mul_42" [./math_functions.h:24]   --->   Operation 1549 'fadd' 'product_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.01>
ST_222 : Operation 1550 [4/5] (6.01ns)   --->   "%product_43 = fadd i32 %product_42, i32 %mul_42" [./math_functions.h:24]   --->   Operation 1550 'fadd' 'product_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 6.01>
ST_223 : Operation 1551 [3/5] (6.01ns)   --->   "%product_43 = fadd i32 %product_42, i32 %mul_42" [./math_functions.h:24]   --->   Operation 1551 'fadd' 'product_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 6.01>
ST_224 : Operation 1552 [2/5] (6.01ns)   --->   "%product_43 = fadd i32 %product_42, i32 %mul_42" [./math_functions.h:24]   --->   Operation 1552 'fadd' 'product_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.01>
ST_225 : Operation 1553 [1/5] (6.01ns)   --->   "%product_43 = fadd i32 %product_42, i32 %mul_42" [./math_functions.h:24]   --->   Operation 1553 'fadd' 'product_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.01>
ST_226 : Operation 1554 [5/5] (6.01ns)   --->   "%product_44 = fadd i32 %product_43, i32 %mul_43" [./math_functions.h:24]   --->   Operation 1554 'fadd' 'product_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 6.01>
ST_227 : Operation 1555 [4/5] (6.01ns)   --->   "%product_44 = fadd i32 %product_43, i32 %mul_43" [./math_functions.h:24]   --->   Operation 1555 'fadd' 'product_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 6.01>
ST_228 : Operation 1556 [3/5] (6.01ns)   --->   "%product_44 = fadd i32 %product_43, i32 %mul_43" [./math_functions.h:24]   --->   Operation 1556 'fadd' 'product_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 6.01>
ST_229 : Operation 1557 [2/5] (6.01ns)   --->   "%product_44 = fadd i32 %product_43, i32 %mul_43" [./math_functions.h:24]   --->   Operation 1557 'fadd' 'product_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 6.01>
ST_230 : Operation 1558 [1/5] (6.01ns)   --->   "%product_44 = fadd i32 %product_43, i32 %mul_43" [./math_functions.h:24]   --->   Operation 1558 'fadd' 'product_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 6.01>
ST_231 : Operation 1559 [5/5] (6.01ns)   --->   "%product_45 = fadd i32 %product_44, i32 %mul_44" [./math_functions.h:24]   --->   Operation 1559 'fadd' 'product_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 6.01>
ST_232 : Operation 1560 [4/5] (6.01ns)   --->   "%product_45 = fadd i32 %product_44, i32 %mul_44" [./math_functions.h:24]   --->   Operation 1560 'fadd' 'product_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 6.01>
ST_233 : Operation 1561 [3/5] (6.01ns)   --->   "%product_45 = fadd i32 %product_44, i32 %mul_44" [./math_functions.h:24]   --->   Operation 1561 'fadd' 'product_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 6.01>
ST_234 : Operation 1562 [2/5] (6.01ns)   --->   "%product_45 = fadd i32 %product_44, i32 %mul_44" [./math_functions.h:24]   --->   Operation 1562 'fadd' 'product_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 6.01>
ST_235 : Operation 1563 [1/5] (6.01ns)   --->   "%product_45 = fadd i32 %product_44, i32 %mul_44" [./math_functions.h:24]   --->   Operation 1563 'fadd' 'product_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 6.01>
ST_236 : Operation 1564 [5/5] (6.01ns)   --->   "%product_46 = fadd i32 %product_45, i32 %mul_45" [./math_functions.h:24]   --->   Operation 1564 'fadd' 'product_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 6.01>
ST_237 : Operation 1565 [4/5] (6.01ns)   --->   "%product_46 = fadd i32 %product_45, i32 %mul_45" [./math_functions.h:24]   --->   Operation 1565 'fadd' 'product_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 6.01>
ST_238 : Operation 1566 [3/5] (6.01ns)   --->   "%product_46 = fadd i32 %product_45, i32 %mul_45" [./math_functions.h:24]   --->   Operation 1566 'fadd' 'product_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 6.01>
ST_239 : Operation 1567 [2/5] (6.01ns)   --->   "%product_46 = fadd i32 %product_45, i32 %mul_45" [./math_functions.h:24]   --->   Operation 1567 'fadd' 'product_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 6.01>
ST_240 : Operation 1568 [1/5] (6.01ns)   --->   "%product_46 = fadd i32 %product_45, i32 %mul_45" [./math_functions.h:24]   --->   Operation 1568 'fadd' 'product_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 6.01>
ST_241 : Operation 1569 [5/5] (6.01ns)   --->   "%product_47 = fadd i32 %product_46, i32 %mul_46" [./math_functions.h:24]   --->   Operation 1569 'fadd' 'product_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 6.01>
ST_242 : Operation 1570 [4/5] (6.01ns)   --->   "%product_47 = fadd i32 %product_46, i32 %mul_46" [./math_functions.h:24]   --->   Operation 1570 'fadd' 'product_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 6.01>
ST_243 : Operation 1571 [3/5] (6.01ns)   --->   "%product_47 = fadd i32 %product_46, i32 %mul_46" [./math_functions.h:24]   --->   Operation 1571 'fadd' 'product_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 6.01>
ST_244 : Operation 1572 [2/5] (6.01ns)   --->   "%product_47 = fadd i32 %product_46, i32 %mul_46" [./math_functions.h:24]   --->   Operation 1572 'fadd' 'product_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 6.01>
ST_245 : Operation 1573 [1/5] (6.01ns)   --->   "%product_47 = fadd i32 %product_46, i32 %mul_46" [./math_functions.h:24]   --->   Operation 1573 'fadd' 'product_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 6.01>
ST_246 : Operation 1574 [5/5] (6.01ns)   --->   "%product_48 = fadd i32 %product_47, i32 %mul_47" [./math_functions.h:24]   --->   Operation 1574 'fadd' 'product_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 6.01>
ST_247 : Operation 1575 [4/5] (6.01ns)   --->   "%product_48 = fadd i32 %product_47, i32 %mul_47" [./math_functions.h:24]   --->   Operation 1575 'fadd' 'product_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 6.01>
ST_248 : Operation 1576 [3/5] (6.01ns)   --->   "%product_48 = fadd i32 %product_47, i32 %mul_47" [./math_functions.h:24]   --->   Operation 1576 'fadd' 'product_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 6.01>
ST_249 : Operation 1577 [2/5] (6.01ns)   --->   "%product_48 = fadd i32 %product_47, i32 %mul_47" [./math_functions.h:24]   --->   Operation 1577 'fadd' 'product_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 6.01>
ST_250 : Operation 1578 [1/5] (6.01ns)   --->   "%product_48 = fadd i32 %product_47, i32 %mul_47" [./math_functions.h:24]   --->   Operation 1578 'fadd' 'product_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 6.01>
ST_251 : Operation 1579 [5/5] (6.01ns)   --->   "%product_49 = fadd i32 %product_48, i32 %mul_48" [./math_functions.h:24]   --->   Operation 1579 'fadd' 'product_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 6.01>
ST_252 : Operation 1580 [4/5] (6.01ns)   --->   "%product_49 = fadd i32 %product_48, i32 %mul_48" [./math_functions.h:24]   --->   Operation 1580 'fadd' 'product_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 6.01>
ST_253 : Operation 1581 [3/5] (6.01ns)   --->   "%product_49 = fadd i32 %product_48, i32 %mul_48" [./math_functions.h:24]   --->   Operation 1581 'fadd' 'product_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 6.01>
ST_254 : Operation 1582 [2/5] (6.01ns)   --->   "%product_49 = fadd i32 %product_48, i32 %mul_48" [./math_functions.h:24]   --->   Operation 1582 'fadd' 'product_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 6.01>
ST_255 : Operation 1583 [1/5] (6.01ns)   --->   "%product_49 = fadd i32 %product_48, i32 %mul_48" [./math_functions.h:24]   --->   Operation 1583 'fadd' 'product_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 6.01>
ST_256 : Operation 1584 [5/5] (6.01ns)   --->   "%product_50 = fadd i32 %product_49, i32 %mul_49" [./math_functions.h:24]   --->   Operation 1584 'fadd' 'product_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 6.01>
ST_257 : Operation 1585 [4/5] (6.01ns)   --->   "%product_50 = fadd i32 %product_49, i32 %mul_49" [./math_functions.h:24]   --->   Operation 1585 'fadd' 'product_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.01>
ST_258 : Operation 1586 [3/5] (6.01ns)   --->   "%product_50 = fadd i32 %product_49, i32 %mul_49" [./math_functions.h:24]   --->   Operation 1586 'fadd' 'product_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.01>
ST_259 : Operation 1587 [2/5] (6.01ns)   --->   "%product_50 = fadd i32 %product_49, i32 %mul_49" [./math_functions.h:24]   --->   Operation 1587 'fadd' 'product_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.01>
ST_260 : Operation 1588 [1/5] (6.01ns)   --->   "%product_50 = fadd i32 %product_49, i32 %mul_49" [./math_functions.h:24]   --->   Operation 1588 'fadd' 'product_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.01>
ST_261 : Operation 1589 [5/5] (6.01ns)   --->   "%product_51 = fadd i32 %product_50, i32 %mul_50" [./math_functions.h:24]   --->   Operation 1589 'fadd' 'product_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 6.01>
ST_262 : Operation 1590 [4/5] (6.01ns)   --->   "%product_51 = fadd i32 %product_50, i32 %mul_50" [./math_functions.h:24]   --->   Operation 1590 'fadd' 'product_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.01>
ST_263 : Operation 1591 [3/5] (6.01ns)   --->   "%product_51 = fadd i32 %product_50, i32 %mul_50" [./math_functions.h:24]   --->   Operation 1591 'fadd' 'product_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.01>
ST_264 : Operation 1592 [2/5] (6.01ns)   --->   "%product_51 = fadd i32 %product_50, i32 %mul_50" [./math_functions.h:24]   --->   Operation 1592 'fadd' 'product_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 6.01>
ST_265 : Operation 1593 [1/5] (6.01ns)   --->   "%product_51 = fadd i32 %product_50, i32 %mul_50" [./math_functions.h:24]   --->   Operation 1593 'fadd' 'product_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 6.01>
ST_266 : Operation 1594 [5/5] (6.01ns)   --->   "%product_52 = fadd i32 %product_51, i32 %mul_51" [./math_functions.h:24]   --->   Operation 1594 'fadd' 'product_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 6.01>
ST_267 : Operation 1595 [4/5] (6.01ns)   --->   "%product_52 = fadd i32 %product_51, i32 %mul_51" [./math_functions.h:24]   --->   Operation 1595 'fadd' 'product_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 6.01>
ST_268 : Operation 1596 [3/5] (6.01ns)   --->   "%product_52 = fadd i32 %product_51, i32 %mul_51" [./math_functions.h:24]   --->   Operation 1596 'fadd' 'product_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 6.01>
ST_269 : Operation 1597 [2/5] (6.01ns)   --->   "%product_52 = fadd i32 %product_51, i32 %mul_51" [./math_functions.h:24]   --->   Operation 1597 'fadd' 'product_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 6.01>
ST_270 : Operation 1598 [1/5] (6.01ns)   --->   "%product_52 = fadd i32 %product_51, i32 %mul_51" [./math_functions.h:24]   --->   Operation 1598 'fadd' 'product_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 6.01>
ST_271 : Operation 1599 [5/5] (6.01ns)   --->   "%product_53 = fadd i32 %product_52, i32 %mul_52" [./math_functions.h:24]   --->   Operation 1599 'fadd' 'product_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 6.01>
ST_272 : Operation 1600 [4/5] (6.01ns)   --->   "%product_53 = fadd i32 %product_52, i32 %mul_52" [./math_functions.h:24]   --->   Operation 1600 'fadd' 'product_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 6.01>
ST_273 : Operation 1601 [3/5] (6.01ns)   --->   "%product_53 = fadd i32 %product_52, i32 %mul_52" [./math_functions.h:24]   --->   Operation 1601 'fadd' 'product_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 6.01>
ST_274 : Operation 1602 [2/5] (6.01ns)   --->   "%product_53 = fadd i32 %product_52, i32 %mul_52" [./math_functions.h:24]   --->   Operation 1602 'fadd' 'product_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 6.01>
ST_275 : Operation 1603 [1/5] (6.01ns)   --->   "%product_53 = fadd i32 %product_52, i32 %mul_52" [./math_functions.h:24]   --->   Operation 1603 'fadd' 'product_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 6.01>
ST_276 : Operation 1604 [5/5] (6.01ns)   --->   "%product_54 = fadd i32 %product_53, i32 %mul_53" [./math_functions.h:24]   --->   Operation 1604 'fadd' 'product_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 6.01>
ST_277 : Operation 1605 [4/5] (6.01ns)   --->   "%product_54 = fadd i32 %product_53, i32 %mul_53" [./math_functions.h:24]   --->   Operation 1605 'fadd' 'product_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 6.01>
ST_278 : Operation 1606 [3/5] (6.01ns)   --->   "%product_54 = fadd i32 %product_53, i32 %mul_53" [./math_functions.h:24]   --->   Operation 1606 'fadd' 'product_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 6.01>
ST_279 : Operation 1607 [2/5] (6.01ns)   --->   "%product_54 = fadd i32 %product_53, i32 %mul_53" [./math_functions.h:24]   --->   Operation 1607 'fadd' 'product_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 6.01>
ST_280 : Operation 1608 [1/5] (6.01ns)   --->   "%product_54 = fadd i32 %product_53, i32 %mul_53" [./math_functions.h:24]   --->   Operation 1608 'fadd' 'product_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 6.01>
ST_281 : Operation 1609 [5/5] (6.01ns)   --->   "%product_55 = fadd i32 %product_54, i32 %mul_54" [./math_functions.h:24]   --->   Operation 1609 'fadd' 'product_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 6.01>
ST_282 : Operation 1610 [4/5] (6.01ns)   --->   "%product_55 = fadd i32 %product_54, i32 %mul_54" [./math_functions.h:24]   --->   Operation 1610 'fadd' 'product_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 6.01>
ST_283 : Operation 1611 [3/5] (6.01ns)   --->   "%product_55 = fadd i32 %product_54, i32 %mul_54" [./math_functions.h:24]   --->   Operation 1611 'fadd' 'product_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 6.01>
ST_284 : Operation 1612 [2/5] (6.01ns)   --->   "%product_55 = fadd i32 %product_54, i32 %mul_54" [./math_functions.h:24]   --->   Operation 1612 'fadd' 'product_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 6.01>
ST_285 : Operation 1613 [1/5] (6.01ns)   --->   "%product_55 = fadd i32 %product_54, i32 %mul_54" [./math_functions.h:24]   --->   Operation 1613 'fadd' 'product_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 6.01>
ST_286 : Operation 1614 [5/5] (6.01ns)   --->   "%product_56 = fadd i32 %product_55, i32 %mul_55" [./math_functions.h:24]   --->   Operation 1614 'fadd' 'product_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 6.01>
ST_287 : Operation 1615 [4/5] (6.01ns)   --->   "%product_56 = fadd i32 %product_55, i32 %mul_55" [./math_functions.h:24]   --->   Operation 1615 'fadd' 'product_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 6.01>
ST_288 : Operation 1616 [3/5] (6.01ns)   --->   "%product_56 = fadd i32 %product_55, i32 %mul_55" [./math_functions.h:24]   --->   Operation 1616 'fadd' 'product_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 6.01>
ST_289 : Operation 1617 [2/5] (6.01ns)   --->   "%product_56 = fadd i32 %product_55, i32 %mul_55" [./math_functions.h:24]   --->   Operation 1617 'fadd' 'product_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 6.01>
ST_290 : Operation 1618 [1/5] (6.01ns)   --->   "%product_56 = fadd i32 %product_55, i32 %mul_55" [./math_functions.h:24]   --->   Operation 1618 'fadd' 'product_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 6.01>
ST_291 : Operation 1619 [5/5] (6.01ns)   --->   "%product_57 = fadd i32 %product_56, i32 %mul_56" [./math_functions.h:24]   --->   Operation 1619 'fadd' 'product_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 6.01>
ST_292 : Operation 1620 [4/5] (6.01ns)   --->   "%product_57 = fadd i32 %product_56, i32 %mul_56" [./math_functions.h:24]   --->   Operation 1620 'fadd' 'product_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 6.01>
ST_293 : Operation 1621 [3/5] (6.01ns)   --->   "%product_57 = fadd i32 %product_56, i32 %mul_56" [./math_functions.h:24]   --->   Operation 1621 'fadd' 'product_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 6.01>
ST_294 : Operation 1622 [2/5] (6.01ns)   --->   "%product_57 = fadd i32 %product_56, i32 %mul_56" [./math_functions.h:24]   --->   Operation 1622 'fadd' 'product_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 6.01>
ST_295 : Operation 1623 [1/5] (6.01ns)   --->   "%product_57 = fadd i32 %product_56, i32 %mul_56" [./math_functions.h:24]   --->   Operation 1623 'fadd' 'product_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 6.01>
ST_296 : Operation 1624 [5/5] (6.01ns)   --->   "%product_58 = fadd i32 %product_57, i32 %mul_57" [./math_functions.h:24]   --->   Operation 1624 'fadd' 'product_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 6.01>
ST_297 : Operation 1625 [4/5] (6.01ns)   --->   "%product_58 = fadd i32 %product_57, i32 %mul_57" [./math_functions.h:24]   --->   Operation 1625 'fadd' 'product_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 6.01>
ST_298 : Operation 1626 [3/5] (6.01ns)   --->   "%product_58 = fadd i32 %product_57, i32 %mul_57" [./math_functions.h:24]   --->   Operation 1626 'fadd' 'product_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 6.01>
ST_299 : Operation 1627 [2/5] (6.01ns)   --->   "%product_58 = fadd i32 %product_57, i32 %mul_57" [./math_functions.h:24]   --->   Operation 1627 'fadd' 'product_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 6.01>
ST_300 : Operation 1628 [1/5] (6.01ns)   --->   "%product_58 = fadd i32 %product_57, i32 %mul_57" [./math_functions.h:24]   --->   Operation 1628 'fadd' 'product_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 6.01>
ST_301 : Operation 1629 [5/5] (6.01ns)   --->   "%product_59 = fadd i32 %product_58, i32 %mul_58" [./math_functions.h:24]   --->   Operation 1629 'fadd' 'product_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 6.01>
ST_302 : Operation 1630 [4/5] (6.01ns)   --->   "%product_59 = fadd i32 %product_58, i32 %mul_58" [./math_functions.h:24]   --->   Operation 1630 'fadd' 'product_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 6.01>
ST_303 : Operation 1631 [3/5] (6.01ns)   --->   "%product_59 = fadd i32 %product_58, i32 %mul_58" [./math_functions.h:24]   --->   Operation 1631 'fadd' 'product_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 6.01>
ST_304 : Operation 1632 [2/5] (6.01ns)   --->   "%product_59 = fadd i32 %product_58, i32 %mul_58" [./math_functions.h:24]   --->   Operation 1632 'fadd' 'product_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 6.01>
ST_305 : Operation 1633 [1/5] (6.01ns)   --->   "%product_59 = fadd i32 %product_58, i32 %mul_58" [./math_functions.h:24]   --->   Operation 1633 'fadd' 'product_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 6.01>
ST_306 : Operation 1634 [5/5] (6.01ns)   --->   "%product_60 = fadd i32 %product_59, i32 %mul_59" [./math_functions.h:24]   --->   Operation 1634 'fadd' 'product_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 6.01>
ST_307 : Operation 1635 [4/5] (6.01ns)   --->   "%product_60 = fadd i32 %product_59, i32 %mul_59" [./math_functions.h:24]   --->   Operation 1635 'fadd' 'product_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 6.01>
ST_308 : Operation 1636 [3/5] (6.01ns)   --->   "%product_60 = fadd i32 %product_59, i32 %mul_59" [./math_functions.h:24]   --->   Operation 1636 'fadd' 'product_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 6.01>
ST_309 : Operation 1637 [2/5] (6.01ns)   --->   "%product_60 = fadd i32 %product_59, i32 %mul_59" [./math_functions.h:24]   --->   Operation 1637 'fadd' 'product_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 6.01>
ST_310 : Operation 1638 [1/5] (6.01ns)   --->   "%product_60 = fadd i32 %product_59, i32 %mul_59" [./math_functions.h:24]   --->   Operation 1638 'fadd' 'product_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 6.01>
ST_311 : Operation 1639 [5/5] (6.01ns)   --->   "%product_61 = fadd i32 %product_60, i32 %mul_60" [./math_functions.h:24]   --->   Operation 1639 'fadd' 'product_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 6.01>
ST_312 : Operation 1640 [4/5] (6.01ns)   --->   "%product_61 = fadd i32 %product_60, i32 %mul_60" [./math_functions.h:24]   --->   Operation 1640 'fadd' 'product_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 6.01>
ST_313 : Operation 1641 [3/5] (6.01ns)   --->   "%product_61 = fadd i32 %product_60, i32 %mul_60" [./math_functions.h:24]   --->   Operation 1641 'fadd' 'product_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 6.01>
ST_314 : Operation 1642 [2/5] (6.01ns)   --->   "%product_61 = fadd i32 %product_60, i32 %mul_60" [./math_functions.h:24]   --->   Operation 1642 'fadd' 'product_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 6.01>
ST_315 : Operation 1643 [1/5] (6.01ns)   --->   "%product_61 = fadd i32 %product_60, i32 %mul_60" [./math_functions.h:24]   --->   Operation 1643 'fadd' 'product_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 6.01>
ST_316 : Operation 1644 [5/5] (6.01ns)   --->   "%product_62 = fadd i32 %product_61, i32 %mul_61" [./math_functions.h:24]   --->   Operation 1644 'fadd' 'product_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 6.01>
ST_317 : Operation 1645 [4/5] (6.01ns)   --->   "%product_62 = fadd i32 %product_61, i32 %mul_61" [./math_functions.h:24]   --->   Operation 1645 'fadd' 'product_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 6.01>
ST_318 : Operation 1646 [3/5] (6.01ns)   --->   "%product_62 = fadd i32 %product_61, i32 %mul_61" [./math_functions.h:24]   --->   Operation 1646 'fadd' 'product_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 6.01>
ST_319 : Operation 1647 [2/5] (6.01ns)   --->   "%product_62 = fadd i32 %product_61, i32 %mul_61" [./math_functions.h:24]   --->   Operation 1647 'fadd' 'product_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 6.01>
ST_320 : Operation 1648 [1/5] (6.01ns)   --->   "%product_62 = fadd i32 %product_61, i32 %mul_61" [./math_functions.h:24]   --->   Operation 1648 'fadd' 'product_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 6.01>
ST_321 : Operation 1649 [5/5] (6.01ns)   --->   "%product_63 = fadd i32 %product_62, i32 %mul_62" [./math_functions.h:24]   --->   Operation 1649 'fadd' 'product_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 6.01>
ST_322 : Operation 1650 [4/5] (6.01ns)   --->   "%product_63 = fadd i32 %product_62, i32 %mul_62" [./math_functions.h:24]   --->   Operation 1650 'fadd' 'product_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 6.01>
ST_323 : Operation 1651 [3/5] (6.01ns)   --->   "%product_63 = fadd i32 %product_62, i32 %mul_62" [./math_functions.h:24]   --->   Operation 1651 'fadd' 'product_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 6.01>
ST_324 : Operation 1652 [2/5] (6.01ns)   --->   "%product_63 = fadd i32 %product_62, i32 %mul_62" [./math_functions.h:24]   --->   Operation 1652 'fadd' 'product_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 6.01>
ST_325 : Operation 1653 [1/5] (6.01ns)   --->   "%product_63 = fadd i32 %product_62, i32 %mul_62" [./math_functions.h:24]   --->   Operation 1653 'fadd' 'product_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 6.01>
ST_326 : Operation 1654 [5/5] (6.01ns)   --->   "%product_64 = fadd i32 %product_63, i32 %mul_63" [./math_functions.h:24]   --->   Operation 1654 'fadd' 'product_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 6.01>
ST_327 : Operation 1655 [4/5] (6.01ns)   --->   "%product_64 = fadd i32 %product_63, i32 %mul_63" [./math_functions.h:24]   --->   Operation 1655 'fadd' 'product_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 6.01>
ST_328 : Operation 1656 [3/5] (6.01ns)   --->   "%product_64 = fadd i32 %product_63, i32 %mul_63" [./math_functions.h:24]   --->   Operation 1656 'fadd' 'product_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 6.01>
ST_329 : Operation 1657 [2/5] (6.01ns)   --->   "%product_64 = fadd i32 %product_63, i32 %mul_63" [./math_functions.h:24]   --->   Operation 1657 'fadd' 'product_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 6.01>
ST_330 : Operation 1658 [1/5] (6.01ns)   --->   "%product_64 = fadd i32 %product_63, i32 %mul_63" [./math_functions.h:24]   --->   Operation 1658 'fadd' 'product_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 6.01>
ST_331 : Operation 1659 [5/5] (6.01ns)   --->   "%product_65 = fadd i32 %product_64, i32 %mul_64" [./math_functions.h:24]   --->   Operation 1659 'fadd' 'product_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 6.01>
ST_332 : Operation 1660 [4/5] (6.01ns)   --->   "%product_65 = fadd i32 %product_64, i32 %mul_64" [./math_functions.h:24]   --->   Operation 1660 'fadd' 'product_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 6.01>
ST_333 : Operation 1661 [3/5] (6.01ns)   --->   "%product_65 = fadd i32 %product_64, i32 %mul_64" [./math_functions.h:24]   --->   Operation 1661 'fadd' 'product_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 6.01>
ST_334 : Operation 1662 [2/5] (6.01ns)   --->   "%product_65 = fadd i32 %product_64, i32 %mul_64" [./math_functions.h:24]   --->   Operation 1662 'fadd' 'product_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 6.01>
ST_335 : Operation 1663 [1/5] (6.01ns)   --->   "%product_65 = fadd i32 %product_64, i32 %mul_64" [./math_functions.h:24]   --->   Operation 1663 'fadd' 'product_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 6.01>
ST_336 : Operation 1664 [5/5] (6.01ns)   --->   "%product_66 = fadd i32 %product_65, i32 %mul_65" [./math_functions.h:24]   --->   Operation 1664 'fadd' 'product_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 6.01>
ST_337 : Operation 1665 [4/5] (6.01ns)   --->   "%product_66 = fadd i32 %product_65, i32 %mul_65" [./math_functions.h:24]   --->   Operation 1665 'fadd' 'product_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 6.01>
ST_338 : Operation 1666 [3/5] (6.01ns)   --->   "%product_66 = fadd i32 %product_65, i32 %mul_65" [./math_functions.h:24]   --->   Operation 1666 'fadd' 'product_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 6.01>
ST_339 : Operation 1667 [2/5] (6.01ns)   --->   "%product_66 = fadd i32 %product_65, i32 %mul_65" [./math_functions.h:24]   --->   Operation 1667 'fadd' 'product_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 6.01>
ST_340 : Operation 1668 [1/5] (6.01ns)   --->   "%product_66 = fadd i32 %product_65, i32 %mul_65" [./math_functions.h:24]   --->   Operation 1668 'fadd' 'product_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 6.01>
ST_341 : Operation 1669 [5/5] (6.01ns)   --->   "%product_67 = fadd i32 %product_66, i32 %mul_66" [./math_functions.h:24]   --->   Operation 1669 'fadd' 'product_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 6.01>
ST_342 : Operation 1670 [4/5] (6.01ns)   --->   "%product_67 = fadd i32 %product_66, i32 %mul_66" [./math_functions.h:24]   --->   Operation 1670 'fadd' 'product_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 6.01>
ST_343 : Operation 1671 [3/5] (6.01ns)   --->   "%product_67 = fadd i32 %product_66, i32 %mul_66" [./math_functions.h:24]   --->   Operation 1671 'fadd' 'product_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 6.01>
ST_344 : Operation 1672 [2/5] (6.01ns)   --->   "%product_67 = fadd i32 %product_66, i32 %mul_66" [./math_functions.h:24]   --->   Operation 1672 'fadd' 'product_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 6.01>
ST_345 : Operation 1673 [1/5] (6.01ns)   --->   "%product_67 = fadd i32 %product_66, i32 %mul_66" [./math_functions.h:24]   --->   Operation 1673 'fadd' 'product_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 6.01>
ST_346 : Operation 1674 [5/5] (6.01ns)   --->   "%product_68 = fadd i32 %product_67, i32 %mul_67" [./math_functions.h:24]   --->   Operation 1674 'fadd' 'product_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 6.01>
ST_347 : Operation 1675 [4/5] (6.01ns)   --->   "%product_68 = fadd i32 %product_67, i32 %mul_67" [./math_functions.h:24]   --->   Operation 1675 'fadd' 'product_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 6.01>
ST_348 : Operation 1676 [3/5] (6.01ns)   --->   "%product_68 = fadd i32 %product_67, i32 %mul_67" [./math_functions.h:24]   --->   Operation 1676 'fadd' 'product_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 6.01>
ST_349 : Operation 1677 [2/5] (6.01ns)   --->   "%product_68 = fadd i32 %product_67, i32 %mul_67" [./math_functions.h:24]   --->   Operation 1677 'fadd' 'product_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 6.01>
ST_350 : Operation 1678 [1/5] (6.01ns)   --->   "%product_68 = fadd i32 %product_67, i32 %mul_67" [./math_functions.h:24]   --->   Operation 1678 'fadd' 'product_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 6.01>
ST_351 : Operation 1679 [5/5] (6.01ns)   --->   "%product_69 = fadd i32 %product_68, i32 %mul_68" [./math_functions.h:24]   --->   Operation 1679 'fadd' 'product_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 6.01>
ST_352 : Operation 1680 [4/5] (6.01ns)   --->   "%product_69 = fadd i32 %product_68, i32 %mul_68" [./math_functions.h:24]   --->   Operation 1680 'fadd' 'product_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 6.01>
ST_353 : Operation 1681 [3/5] (6.01ns)   --->   "%product_69 = fadd i32 %product_68, i32 %mul_68" [./math_functions.h:24]   --->   Operation 1681 'fadd' 'product_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 6.01>
ST_354 : Operation 1682 [2/5] (6.01ns)   --->   "%product_69 = fadd i32 %product_68, i32 %mul_68" [./math_functions.h:24]   --->   Operation 1682 'fadd' 'product_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 6.01>
ST_355 : Operation 1683 [1/5] (6.01ns)   --->   "%product_69 = fadd i32 %product_68, i32 %mul_68" [./math_functions.h:24]   --->   Operation 1683 'fadd' 'product_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 6.01>
ST_356 : Operation 1684 [5/5] (6.01ns)   --->   "%product_70 = fadd i32 %product_69, i32 %mul_69" [./math_functions.h:24]   --->   Operation 1684 'fadd' 'product_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 6.01>
ST_357 : Operation 1685 [4/5] (6.01ns)   --->   "%product_70 = fadd i32 %product_69, i32 %mul_69" [./math_functions.h:24]   --->   Operation 1685 'fadd' 'product_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 6.01>
ST_358 : Operation 1686 [3/5] (6.01ns)   --->   "%product_70 = fadd i32 %product_69, i32 %mul_69" [./math_functions.h:24]   --->   Operation 1686 'fadd' 'product_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 6.01>
ST_359 : Operation 1687 [2/5] (6.01ns)   --->   "%product_70 = fadd i32 %product_69, i32 %mul_69" [./math_functions.h:24]   --->   Operation 1687 'fadd' 'product_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 6.01>
ST_360 : Operation 1688 [1/5] (6.01ns)   --->   "%product_70 = fadd i32 %product_69, i32 %mul_69" [./math_functions.h:24]   --->   Operation 1688 'fadd' 'product_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 6.01>
ST_361 : Operation 1689 [5/5] (6.01ns)   --->   "%product_71 = fadd i32 %product_70, i32 %mul_70" [./math_functions.h:24]   --->   Operation 1689 'fadd' 'product_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 6.01>
ST_362 : Operation 1690 [4/5] (6.01ns)   --->   "%product_71 = fadd i32 %product_70, i32 %mul_70" [./math_functions.h:24]   --->   Operation 1690 'fadd' 'product_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 6.01>
ST_363 : Operation 1691 [3/5] (6.01ns)   --->   "%product_71 = fadd i32 %product_70, i32 %mul_70" [./math_functions.h:24]   --->   Operation 1691 'fadd' 'product_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 6.01>
ST_364 : Operation 1692 [2/5] (6.01ns)   --->   "%product_71 = fadd i32 %product_70, i32 %mul_70" [./math_functions.h:24]   --->   Operation 1692 'fadd' 'product_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 6.01>
ST_365 : Operation 1693 [1/5] (6.01ns)   --->   "%product_71 = fadd i32 %product_70, i32 %mul_70" [./math_functions.h:24]   --->   Operation 1693 'fadd' 'product_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 6.01>
ST_366 : Operation 1694 [5/5] (6.01ns)   --->   "%product_72 = fadd i32 %product_71, i32 %mul_71" [./math_functions.h:24]   --->   Operation 1694 'fadd' 'product_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 6.01>
ST_367 : Operation 1695 [4/5] (6.01ns)   --->   "%product_72 = fadd i32 %product_71, i32 %mul_71" [./math_functions.h:24]   --->   Operation 1695 'fadd' 'product_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 6.01>
ST_368 : Operation 1696 [3/5] (6.01ns)   --->   "%product_72 = fadd i32 %product_71, i32 %mul_71" [./math_functions.h:24]   --->   Operation 1696 'fadd' 'product_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 6.01>
ST_369 : Operation 1697 [2/5] (6.01ns)   --->   "%product_72 = fadd i32 %product_71, i32 %mul_71" [./math_functions.h:24]   --->   Operation 1697 'fadd' 'product_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 6.01>
ST_370 : Operation 1698 [1/5] (6.01ns)   --->   "%product_72 = fadd i32 %product_71, i32 %mul_71" [./math_functions.h:24]   --->   Operation 1698 'fadd' 'product_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 6.01>
ST_371 : Operation 1699 [5/5] (6.01ns)   --->   "%product_73 = fadd i32 %product_72, i32 %mul_72" [./math_functions.h:24]   --->   Operation 1699 'fadd' 'product_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 6.01>
ST_372 : Operation 1700 [4/5] (6.01ns)   --->   "%product_73 = fadd i32 %product_72, i32 %mul_72" [./math_functions.h:24]   --->   Operation 1700 'fadd' 'product_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 6.01>
ST_373 : Operation 1701 [3/5] (6.01ns)   --->   "%product_73 = fadd i32 %product_72, i32 %mul_72" [./math_functions.h:24]   --->   Operation 1701 'fadd' 'product_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 6.01>
ST_374 : Operation 1702 [2/5] (6.01ns)   --->   "%product_73 = fadd i32 %product_72, i32 %mul_72" [./math_functions.h:24]   --->   Operation 1702 'fadd' 'product_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 6.01>
ST_375 : Operation 1703 [1/5] (6.01ns)   --->   "%product_73 = fadd i32 %product_72, i32 %mul_72" [./math_functions.h:24]   --->   Operation 1703 'fadd' 'product_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 6.01>
ST_376 : Operation 1704 [5/5] (6.01ns)   --->   "%product_74 = fadd i32 %product_73, i32 %mul_73" [./math_functions.h:24]   --->   Operation 1704 'fadd' 'product_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 6.01>
ST_377 : Operation 1705 [4/5] (6.01ns)   --->   "%product_74 = fadd i32 %product_73, i32 %mul_73" [./math_functions.h:24]   --->   Operation 1705 'fadd' 'product_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 6.01>
ST_378 : Operation 1706 [3/5] (6.01ns)   --->   "%product_74 = fadd i32 %product_73, i32 %mul_73" [./math_functions.h:24]   --->   Operation 1706 'fadd' 'product_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 6.01>
ST_379 : Operation 1707 [2/5] (6.01ns)   --->   "%product_74 = fadd i32 %product_73, i32 %mul_73" [./math_functions.h:24]   --->   Operation 1707 'fadd' 'product_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 6.01>
ST_380 : Operation 1708 [1/5] (6.01ns)   --->   "%product_74 = fadd i32 %product_73, i32 %mul_73" [./math_functions.h:24]   --->   Operation 1708 'fadd' 'product_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 6.01>
ST_381 : Operation 1709 [5/5] (6.01ns)   --->   "%product_75 = fadd i32 %product_74, i32 %mul_74" [./math_functions.h:24]   --->   Operation 1709 'fadd' 'product_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 6.01>
ST_382 : Operation 1710 [4/5] (6.01ns)   --->   "%product_75 = fadd i32 %product_74, i32 %mul_74" [./math_functions.h:24]   --->   Operation 1710 'fadd' 'product_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 6.01>
ST_383 : Operation 1711 [3/5] (6.01ns)   --->   "%product_75 = fadd i32 %product_74, i32 %mul_74" [./math_functions.h:24]   --->   Operation 1711 'fadd' 'product_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 6.01>
ST_384 : Operation 1712 [2/5] (6.01ns)   --->   "%product_75 = fadd i32 %product_74, i32 %mul_74" [./math_functions.h:24]   --->   Operation 1712 'fadd' 'product_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 6.01>
ST_385 : Operation 1713 [1/5] (6.01ns)   --->   "%product_75 = fadd i32 %product_74, i32 %mul_74" [./math_functions.h:24]   --->   Operation 1713 'fadd' 'product_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 6.01>
ST_386 : Operation 1714 [5/5] (6.01ns)   --->   "%product_76 = fadd i32 %product_75, i32 %mul_75" [./math_functions.h:24]   --->   Operation 1714 'fadd' 'product_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 6.01>
ST_387 : Operation 1715 [4/5] (6.01ns)   --->   "%product_76 = fadd i32 %product_75, i32 %mul_75" [./math_functions.h:24]   --->   Operation 1715 'fadd' 'product_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 6.01>
ST_388 : Operation 1716 [3/5] (6.01ns)   --->   "%product_76 = fadd i32 %product_75, i32 %mul_75" [./math_functions.h:24]   --->   Operation 1716 'fadd' 'product_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 6.01>
ST_389 : Operation 1717 [2/5] (6.01ns)   --->   "%product_76 = fadd i32 %product_75, i32 %mul_75" [./math_functions.h:24]   --->   Operation 1717 'fadd' 'product_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 6.01>
ST_390 : Operation 1718 [1/5] (6.01ns)   --->   "%product_76 = fadd i32 %product_75, i32 %mul_75" [./math_functions.h:24]   --->   Operation 1718 'fadd' 'product_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 6.01>
ST_391 : Operation 1719 [5/5] (6.01ns)   --->   "%product_77 = fadd i32 %product_76, i32 %mul_76" [./math_functions.h:24]   --->   Operation 1719 'fadd' 'product_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 6.01>
ST_392 : Operation 1720 [4/5] (6.01ns)   --->   "%product_77 = fadd i32 %product_76, i32 %mul_76" [./math_functions.h:24]   --->   Operation 1720 'fadd' 'product_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 6.01>
ST_393 : Operation 1721 [3/5] (6.01ns)   --->   "%product_77 = fadd i32 %product_76, i32 %mul_76" [./math_functions.h:24]   --->   Operation 1721 'fadd' 'product_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 6.01>
ST_394 : Operation 1722 [2/5] (6.01ns)   --->   "%product_77 = fadd i32 %product_76, i32 %mul_76" [./math_functions.h:24]   --->   Operation 1722 'fadd' 'product_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 6.01>
ST_395 : Operation 1723 [1/5] (6.01ns)   --->   "%product_77 = fadd i32 %product_76, i32 %mul_76" [./math_functions.h:24]   --->   Operation 1723 'fadd' 'product_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 1724 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i32 %product_77" [./math_functions.h:24]   --->   Operation 1724 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read operation ('b_offset_read', ./math_functions.h:19) on port 'b_offset' (./math_functions.h:19) [4]  (0 ns)
	'mul' operation ('mul_ln19', ./math_functions.h:19) [6]  (2.17 ns)
	'getelementptr' operation ('b_addr', ./math_functions.h:19) [8]  (0 ns)
	'load' operation ('this.b_int[0]', ./math_functions.h:19) on array 'b' [396]  (1.35 ns)

 <State 2>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[0]', ./math_functions.h:15) on array 'a' [241]  (1.35 ns)
	'fmul' operation ('mul', ./math_functions.h:24) [474]  (4.67 ns)

 <State 3>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[2]', ./math_functions.h:15) on array 'a' [245]  (1.35 ns)
	'fmul' operation ('mul_2', ./math_functions.h:24) [478]  (4.67 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[4]', ./math_functions.h:15) on array 'a' [249]  (1.35 ns)
	'fmul' operation ('mul_4', ./math_functions.h:24) [482]  (4.67 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[6]', ./math_functions.h:15) on array 'a' [253]  (1.35 ns)
	'fmul' operation ('mul_6', ./math_functions.h:24) [486]  (4.67 ns)

 <State 6>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[8]', ./math_functions.h:15) on array 'a' [257]  (1.35 ns)
	'fmul' operation ('mul_8', ./math_functions.h:24) [490]  (4.67 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[10]', ./math_functions.h:15) on array 'a' [261]  (1.35 ns)
	'fmul' operation ('mul_s', ./math_functions.h:24) [494]  (4.67 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[12]', ./math_functions.h:15) on array 'a' [265]  (1.35 ns)
	'fmul' operation ('mul_11', ./math_functions.h:24) [498]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[14]', ./math_functions.h:15) on array 'a' [269]  (1.35 ns)
	'fmul' operation ('mul_13', ./math_functions.h:24) [502]  (4.67 ns)

 <State 10>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[16]', ./math_functions.h:15) on array 'a' [273]  (1.35 ns)
	'fmul' operation ('mul_15', ./math_functions.h:24) [506]  (4.67 ns)

 <State 11>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[18]', ./math_functions.h:15) on array 'a' [277]  (1.35 ns)
	'fmul' operation ('mul_17', ./math_functions.h:24) [510]  (4.67 ns)

 <State 12>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[20]', ./math_functions.h:15) on array 'a' [281]  (1.35 ns)
	'fmul' operation ('mul_19', ./math_functions.h:24) [514]  (4.67 ns)

 <State 13>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[22]', ./math_functions.h:15) on array 'a' [285]  (1.35 ns)
	'fmul' operation ('mul_21', ./math_functions.h:24) [518]  (4.67 ns)

 <State 14>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[24]', ./math_functions.h:15) on array 'a' [289]  (1.35 ns)
	'fmul' operation ('mul_23', ./math_functions.h:24) [522]  (4.67 ns)

 <State 15>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[26]', ./math_functions.h:15) on array 'a' [293]  (1.35 ns)
	'fmul' operation ('mul_25', ./math_functions.h:24) [526]  (4.67 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[28]', ./math_functions.h:15) on array 'a' [297]  (1.35 ns)
	'fmul' operation ('mul_27', ./math_functions.h:24) [530]  (4.67 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[30]', ./math_functions.h:15) on array 'a' [301]  (1.35 ns)
	'fmul' operation ('mul_29', ./math_functions.h:24) [534]  (4.67 ns)

 <State 18>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[32]', ./math_functions.h:15) on array 'a' [305]  (1.35 ns)
	'fmul' operation ('mul_31', ./math_functions.h:24) [538]  (4.67 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[34]', ./math_functions.h:15) on array 'a' [309]  (1.35 ns)
	'fmul' operation ('mul_33', ./math_functions.h:24) [542]  (4.67 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[36]', ./math_functions.h:15) on array 'a' [313]  (1.35 ns)
	'fmul' operation ('mul_35', ./math_functions.h:24) [546]  (4.67 ns)

 <State 21>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[38]', ./math_functions.h:15) on array 'a' [317]  (1.35 ns)
	'fmul' operation ('mul_37', ./math_functions.h:24) [550]  (4.67 ns)

 <State 22>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[40]', ./math_functions.h:15) on array 'a' [321]  (1.35 ns)
	'fmul' operation ('mul_39', ./math_functions.h:24) [554]  (4.67 ns)

 <State 23>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[42]', ./math_functions.h:15) on array 'a' [325]  (1.35 ns)
	'fmul' operation ('mul_41', ./math_functions.h:24) [558]  (4.67 ns)

 <State 24>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[44]', ./math_functions.h:15) on array 'a' [329]  (1.35 ns)
	'fmul' operation ('mul_43', ./math_functions.h:24) [562]  (4.67 ns)

 <State 25>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[46]', ./math_functions.h:15) on array 'a' [333]  (1.35 ns)
	'fmul' operation ('mul_45', ./math_functions.h:24) [566]  (4.67 ns)

 <State 26>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[48]', ./math_functions.h:15) on array 'a' [337]  (1.35 ns)
	'fmul' operation ('mul_47', ./math_functions.h:24) [570]  (4.67 ns)

 <State 27>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[50]', ./math_functions.h:15) on array 'a' [341]  (1.35 ns)
	'fmul' operation ('mul_49', ./math_functions.h:24) [574]  (4.67 ns)

 <State 28>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[52]', ./math_functions.h:15) on array 'a' [345]  (1.35 ns)
	'fmul' operation ('mul_51', ./math_functions.h:24) [578]  (4.67 ns)

 <State 29>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[54]', ./math_functions.h:15) on array 'a' [349]  (1.35 ns)
	'fmul' operation ('mul_53', ./math_functions.h:24) [582]  (4.67 ns)

 <State 30>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[56]', ./math_functions.h:15) on array 'a' [353]  (1.35 ns)
	'fmul' operation ('mul_55', ./math_functions.h:24) [586]  (4.67 ns)

 <State 31>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[58]', ./math_functions.h:15) on array 'a' [357]  (1.35 ns)
	'fmul' operation ('mul_57', ./math_functions.h:24) [590]  (4.67 ns)

 <State 32>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[60]', ./math_functions.h:15) on array 'a' [361]  (1.35 ns)
	'fmul' operation ('mul_59', ./math_functions.h:24) [594]  (4.67 ns)

 <State 33>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[62]', ./math_functions.h:15) on array 'a' [365]  (1.35 ns)
	'fmul' operation ('mul_61', ./math_functions.h:24) [598]  (4.67 ns)

 <State 34>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[64]', ./math_functions.h:15) on array 'a' [369]  (1.35 ns)
	'fmul' operation ('mul_63', ./math_functions.h:24) [602]  (4.67 ns)

 <State 35>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[66]', ./math_functions.h:15) on array 'a' [373]  (1.35 ns)
	'fmul' operation ('mul_65', ./math_functions.h:24) [606]  (4.67 ns)

 <State 36>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[68]', ./math_functions.h:15) on array 'a' [377]  (1.35 ns)
	'fmul' operation ('mul_67', ./math_functions.h:24) [610]  (4.67 ns)

 <State 37>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[70]', ./math_functions.h:15) on array 'a' [381]  (1.35 ns)
	'fmul' operation ('mul_69', ./math_functions.h:24) [614]  (4.67 ns)

 <State 38>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[72]', ./math_functions.h:15) on array 'a' [385]  (1.35 ns)
	'fmul' operation ('mul_71', ./math_functions.h:24) [618]  (4.67 ns)

 <State 39>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[74]', ./math_functions.h:15) on array 'a' [389]  (1.35 ns)
	'fmul' operation ('mul_73', ./math_functions.h:24) [622]  (4.67 ns)

 <State 40>: 6.02ns
The critical path consists of the following:
	'load' operation ('this.a_int[76]', ./math_functions.h:15) on array 'a' [393]  (1.35 ns)
	'fmul' operation ('mul_75', ./math_functions.h:24) [626]  (4.67 ns)

 <State 41>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [489]  (6.02 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [489]  (6.02 ns)

 <State 43>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [489]  (6.02 ns)

 <State 44>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [489]  (6.02 ns)

 <State 45>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [489]  (6.02 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [491]  (6.02 ns)

 <State 47>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [491]  (6.02 ns)

 <State 48>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [491]  (6.02 ns)

 <State 49>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [491]  (6.02 ns)

 <State 50>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [491]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [493]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [493]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [493]  (6.02 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [493]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [493]  (6.02 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [495]  (6.02 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [495]  (6.02 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [495]  (6.02 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [495]  (6.02 ns)

 <State 60>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [495]  (6.02 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [497]  (6.02 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [497]  (6.02 ns)

 <State 63>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [497]  (6.02 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [497]  (6.02 ns)

 <State 65>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [497]  (6.02 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [499]  (6.02 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [499]  (6.02 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [499]  (6.02 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [499]  (6.02 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [499]  (6.02 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [501]  (6.02 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [501]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [501]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [501]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [501]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [503]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [503]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [503]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [503]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [503]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [505]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [505]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [505]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [505]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [505]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [507]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [507]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [507]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [507]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [507]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [509]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [509]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [509]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [509]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [509]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [511]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [511]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [511]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [511]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [511]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [513]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [513]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [513]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [513]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [513]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [515]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [515]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [515]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [515]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [515]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [517]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [517]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [517]  (6.02 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [517]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [517]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [519]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [519]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [519]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [519]  (6.02 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [519]  (6.02 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [521]  (6.02 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [521]  (6.02 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [521]  (6.02 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [521]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [521]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [523]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [523]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [523]  (6.02 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [523]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [523]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [525]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [525]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [525]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [525]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [525]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [527]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [527]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [527]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [527]  (6.02 ns)

 <State 140>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [527]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [529]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [529]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [529]  (6.02 ns)

 <State 144>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [529]  (6.02 ns)

 <State 145>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [529]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [531]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [531]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [531]  (6.02 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [531]  (6.02 ns)

 <State 150>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [531]  (6.02 ns)

 <State 151>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [533]  (6.02 ns)

 <State 152>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [533]  (6.02 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [533]  (6.02 ns)

 <State 154>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [533]  (6.02 ns)

 <State 155>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [533]  (6.02 ns)

 <State 156>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [535]  (6.02 ns)

 <State 157>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [535]  (6.02 ns)

 <State 158>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [535]  (6.02 ns)

 <State 159>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [535]  (6.02 ns)

 <State 160>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [535]  (6.02 ns)

 <State 161>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [537]  (6.02 ns)

 <State 162>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [537]  (6.02 ns)

 <State 163>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [537]  (6.02 ns)

 <State 164>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [537]  (6.02 ns)

 <State 165>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [537]  (6.02 ns)

 <State 166>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [539]  (6.02 ns)

 <State 167>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [539]  (6.02 ns)

 <State 168>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [539]  (6.02 ns)

 <State 169>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [539]  (6.02 ns)

 <State 170>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [539]  (6.02 ns)

 <State 171>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [541]  (6.02 ns)

 <State 172>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [541]  (6.02 ns)

 <State 173>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [541]  (6.02 ns)

 <State 174>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [541]  (6.02 ns)

 <State 175>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [541]  (6.02 ns)

 <State 176>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [543]  (6.02 ns)

 <State 177>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [543]  (6.02 ns)

 <State 178>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [543]  (6.02 ns)

 <State 179>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [543]  (6.02 ns)

 <State 180>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [543]  (6.02 ns)

 <State 181>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [545]  (6.02 ns)

 <State 182>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [545]  (6.02 ns)

 <State 183>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [545]  (6.02 ns)

 <State 184>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [545]  (6.02 ns)

 <State 185>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [545]  (6.02 ns)

 <State 186>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [547]  (6.02 ns)

 <State 187>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [547]  (6.02 ns)

 <State 188>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [547]  (6.02 ns)

 <State 189>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [547]  (6.02 ns)

 <State 190>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [547]  (6.02 ns)

 <State 191>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [549]  (6.02 ns)

 <State 192>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [549]  (6.02 ns)

 <State 193>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [549]  (6.02 ns)

 <State 194>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [549]  (6.02 ns)

 <State 195>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [549]  (6.02 ns)

 <State 196>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [551]  (6.02 ns)

 <State 197>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [551]  (6.02 ns)

 <State 198>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [551]  (6.02 ns)

 <State 199>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [551]  (6.02 ns)

 <State 200>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [551]  (6.02 ns)

 <State 201>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [553]  (6.02 ns)

 <State 202>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [553]  (6.02 ns)

 <State 203>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [553]  (6.02 ns)

 <State 204>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [553]  (6.02 ns)

 <State 205>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [553]  (6.02 ns)

 <State 206>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [555]  (6.02 ns)

 <State 207>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [555]  (6.02 ns)

 <State 208>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [555]  (6.02 ns)

 <State 209>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [555]  (6.02 ns)

 <State 210>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [555]  (6.02 ns)

 <State 211>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [557]  (6.02 ns)

 <State 212>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [557]  (6.02 ns)

 <State 213>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [557]  (6.02 ns)

 <State 214>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [557]  (6.02 ns)

 <State 215>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [557]  (6.02 ns)

 <State 216>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [559]  (6.02 ns)

 <State 217>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [559]  (6.02 ns)

 <State 218>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [559]  (6.02 ns)

 <State 219>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [559]  (6.02 ns)

 <State 220>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [559]  (6.02 ns)

 <State 221>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [561]  (6.02 ns)

 <State 222>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [561]  (6.02 ns)

 <State 223>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [561]  (6.02 ns)

 <State 224>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [561]  (6.02 ns)

 <State 225>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [561]  (6.02 ns)

 <State 226>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [563]  (6.02 ns)

 <State 227>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [563]  (6.02 ns)

 <State 228>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [563]  (6.02 ns)

 <State 229>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [563]  (6.02 ns)

 <State 230>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [563]  (6.02 ns)

 <State 231>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [565]  (6.02 ns)

 <State 232>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [565]  (6.02 ns)

 <State 233>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [565]  (6.02 ns)

 <State 234>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [565]  (6.02 ns)

 <State 235>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [565]  (6.02 ns)

 <State 236>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [567]  (6.02 ns)

 <State 237>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [567]  (6.02 ns)

 <State 238>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [567]  (6.02 ns)

 <State 239>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [567]  (6.02 ns)

 <State 240>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [567]  (6.02 ns)

 <State 241>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [569]  (6.02 ns)

 <State 242>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [569]  (6.02 ns)

 <State 243>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [569]  (6.02 ns)

 <State 244>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [569]  (6.02 ns)

 <State 245>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [569]  (6.02 ns)

 <State 246>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [571]  (6.02 ns)

 <State 247>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [571]  (6.02 ns)

 <State 248>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [571]  (6.02 ns)

 <State 249>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [571]  (6.02 ns)

 <State 250>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [571]  (6.02 ns)

 <State 251>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [573]  (6.02 ns)

 <State 252>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [573]  (6.02 ns)

 <State 253>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [573]  (6.02 ns)

 <State 254>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [573]  (6.02 ns)

 <State 255>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [573]  (6.02 ns)

 <State 256>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [575]  (6.02 ns)

 <State 257>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [575]  (6.02 ns)

 <State 258>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [575]  (6.02 ns)

 <State 259>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [575]  (6.02 ns)

 <State 260>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [575]  (6.02 ns)

 <State 261>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [577]  (6.02 ns)

 <State 262>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [577]  (6.02 ns)

 <State 263>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [577]  (6.02 ns)

 <State 264>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [577]  (6.02 ns)

 <State 265>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [577]  (6.02 ns)

 <State 266>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [579]  (6.02 ns)

 <State 267>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [579]  (6.02 ns)

 <State 268>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [579]  (6.02 ns)

 <State 269>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [579]  (6.02 ns)

 <State 270>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [579]  (6.02 ns)

 <State 271>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [581]  (6.02 ns)

 <State 272>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [581]  (6.02 ns)

 <State 273>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [581]  (6.02 ns)

 <State 274>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [581]  (6.02 ns)

 <State 275>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [581]  (6.02 ns)

 <State 276>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [583]  (6.02 ns)

 <State 277>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [583]  (6.02 ns)

 <State 278>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [583]  (6.02 ns)

 <State 279>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [583]  (6.02 ns)

 <State 280>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [583]  (6.02 ns)

 <State 281>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [585]  (6.02 ns)

 <State 282>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [585]  (6.02 ns)

 <State 283>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [585]  (6.02 ns)

 <State 284>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [585]  (6.02 ns)

 <State 285>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [585]  (6.02 ns)

 <State 286>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [587]  (6.02 ns)

 <State 287>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [587]  (6.02 ns)

 <State 288>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [587]  (6.02 ns)

 <State 289>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [587]  (6.02 ns)

 <State 290>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [587]  (6.02 ns)

 <State 291>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [589]  (6.02 ns)

 <State 292>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [589]  (6.02 ns)

 <State 293>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [589]  (6.02 ns)

 <State 294>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [589]  (6.02 ns)

 <State 295>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [589]  (6.02 ns)

 <State 296>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [591]  (6.02 ns)

 <State 297>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [591]  (6.02 ns)

 <State 298>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [591]  (6.02 ns)

 <State 299>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [591]  (6.02 ns)

 <State 300>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [591]  (6.02 ns)

 <State 301>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [593]  (6.02 ns)

 <State 302>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [593]  (6.02 ns)

 <State 303>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [593]  (6.02 ns)

 <State 304>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [593]  (6.02 ns)

 <State 305>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [593]  (6.02 ns)

 <State 306>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [595]  (6.02 ns)

 <State 307>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [595]  (6.02 ns)

 <State 308>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [595]  (6.02 ns)

 <State 309>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [595]  (6.02 ns)

 <State 310>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [595]  (6.02 ns)

 <State 311>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [597]  (6.02 ns)

 <State 312>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [597]  (6.02 ns)

 <State 313>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [597]  (6.02 ns)

 <State 314>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [597]  (6.02 ns)

 <State 315>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [597]  (6.02 ns)

 <State 316>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [599]  (6.02 ns)

 <State 317>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [599]  (6.02 ns)

 <State 318>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [599]  (6.02 ns)

 <State 319>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [599]  (6.02 ns)

 <State 320>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [599]  (6.02 ns)

 <State 321>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [601]  (6.02 ns)

 <State 322>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [601]  (6.02 ns)

 <State 323>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [601]  (6.02 ns)

 <State 324>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [601]  (6.02 ns)

 <State 325>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [601]  (6.02 ns)

 <State 326>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [603]  (6.02 ns)

 <State 327>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [603]  (6.02 ns)

 <State 328>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [603]  (6.02 ns)

 <State 329>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [603]  (6.02 ns)

 <State 330>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [603]  (6.02 ns)

 <State 331>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [605]  (6.02 ns)

 <State 332>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [605]  (6.02 ns)

 <State 333>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [605]  (6.02 ns)

 <State 334>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [605]  (6.02 ns)

 <State 335>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [605]  (6.02 ns)

 <State 336>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [607]  (6.02 ns)

 <State 337>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [607]  (6.02 ns)

 <State 338>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [607]  (6.02 ns)

 <State 339>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [607]  (6.02 ns)

 <State 340>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [607]  (6.02 ns)

 <State 341>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [609]  (6.02 ns)

 <State 342>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [609]  (6.02 ns)

 <State 343>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [609]  (6.02 ns)

 <State 344>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [609]  (6.02 ns)

 <State 345>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [609]  (6.02 ns)

 <State 346>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [611]  (6.02 ns)

 <State 347>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [611]  (6.02 ns)

 <State 348>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [611]  (6.02 ns)

 <State 349>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [611]  (6.02 ns)

 <State 350>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [611]  (6.02 ns)

 <State 351>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [613]  (6.02 ns)

 <State 352>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [613]  (6.02 ns)

 <State 353>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [613]  (6.02 ns)

 <State 354>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [613]  (6.02 ns)

 <State 355>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [613]  (6.02 ns)

 <State 356>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [615]  (6.02 ns)

 <State 357>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [615]  (6.02 ns)

 <State 358>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [615]  (6.02 ns)

 <State 359>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [615]  (6.02 ns)

 <State 360>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [615]  (6.02 ns)

 <State 361>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [617]  (6.02 ns)

 <State 362>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [617]  (6.02 ns)

 <State 363>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [617]  (6.02 ns)

 <State 364>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [617]  (6.02 ns)

 <State 365>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [617]  (6.02 ns)

 <State 366>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [619]  (6.02 ns)

 <State 367>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [619]  (6.02 ns)

 <State 368>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [619]  (6.02 ns)

 <State 369>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [619]  (6.02 ns)

 <State 370>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [619]  (6.02 ns)

 <State 371>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [621]  (6.02 ns)

 <State 372>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [621]  (6.02 ns)

 <State 373>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [621]  (6.02 ns)

 <State 374>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [621]  (6.02 ns)

 <State 375>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [621]  (6.02 ns)

 <State 376>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [623]  (6.02 ns)

 <State 377>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [623]  (6.02 ns)

 <State 378>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [623]  (6.02 ns)

 <State 379>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [623]  (6.02 ns)

 <State 380>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [623]  (6.02 ns)

 <State 381>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [625]  (6.02 ns)

 <State 382>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [625]  (6.02 ns)

 <State 383>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [625]  (6.02 ns)

 <State 384>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [625]  (6.02 ns)

 <State 385>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [625]  (6.02 ns)

 <State 386>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [627]  (6.02 ns)

 <State 387>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [627]  (6.02 ns)

 <State 388>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [627]  (6.02 ns)

 <State 389>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [627]  (6.02 ns)

 <State 390>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [627]  (6.02 ns)

 <State 391>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [629]  (6.02 ns)

 <State 392>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [629]  (6.02 ns)

 <State 393>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [629]  (6.02 ns)

 <State 394>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [629]  (6.02 ns)

 <State 395>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [629]  (6.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
