#define _D6iw2ibg4nv1n11signed32bitFifiiZv:
#define 0000:   B8 EA FF 09 00           mov       EAX,09FFEAh
#define 0005:   F3 0F 10 0D FC FF FF FF  movss     XMM1,[0FFFFFFFCh][RIP]
#define 000d:   C3                       ret

#define _D6iw2ibg4nv1n13unsigned32bitFifiiZv:
#define 0000:   B8 EA FF 09 00           mov       EAX,09FFEAh
#define 0005:   F3 0F 10 0D FC FF FF FF  movss     XMM1,[0FFFFFFFCh][RIP]
#define 000d:   C3                       ret
#define _D6iw2ibg4nv1n10float32bitFifiiZv:
#define 0000:   B8 EA FF 09 00           mov       EAX,09FFEAh
#define 0005:   F3 0F 10 0D FC FF FF FF  movss     XMM1,[0FFFFFFFCh][RIP]
#define 000d:   C3                       ret
#define _D6iw2ibg4nv1n12signed32CoolFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned32CoolFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n11float32CoolFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n11float32typeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n11signed8CoolFifdiZv:
#define 0000:   B8 #define 00 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg4nv1n13unsigned8CoolFifdiZv:
#define 0000:   B8 #define 00 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg4nv1n12signed16CoolFifdiZv:
#define 0000:   B8 #define 00 #define 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned16CoolFifdiZv:
#define 0000:   B8 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg4nv1n11signed8CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n13unsigned8CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n12signed16CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned16CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n12signed8StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned8StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n13signed16StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n15unsigned16StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14signed32LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n16unsigned32LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n13float32LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n13float64LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n13signed8layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n15unsigned8layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14signed16layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n16unsigned16layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14signed32layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n16unsigned32layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n13float32layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n13float64layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n12signed8localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned8localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n13signed32localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n15unsigned32localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n12float32localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n12float64localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n11signed8LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n13unsigned8LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n12signed16LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned16LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n12signed32LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned32LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n11float32LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n11float64LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n11signed8listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n13unsigned8listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n12signed16listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n14unsigned16listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n20signed16LivesRevivalFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg4nv1n20signed32LivesRevivalFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n24signed32LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n26unsigned32LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n23float32LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg4nv1n23float64LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D3std5array#define _#define _T8AppenderTAyaZQo4Data11#define _#define _xopEqualsMxFKxSQCbQCa#define _#define _TQBxTQBrZQCfQBsZb:
#define 0000:   55                       push      RBP
#define 0001:   48 8B EC                 mov       RBP,RSP
#define 0004:   48 83 EC 20              sub       RSP,020h
#define 0008:   48 89 5D E0              mov       -020h[RBP],RBX
#define 000c:   48 89 7D F0              mov       -010h[RBP],RDI
#define 0010:   48 89 75 F8              mov       -8[RBP],RSI
#define 0014:   48 8B 07                 mov       RAX,[RDI]
#define 0017:   48 3B 06                 cmp       RAX,[RSI]
#define 001a:   75 42                    jne       L5e
#define 001c:   48 8B 4F 10              mov       RCX,010h[RDI]
#define 0020:   48 8B 47 08              mov       RAX,8[RDI]
#define 0024:   48 89 C2                 mov       RDX,RAX
#define 0027:   48 89 55 E8              mov       -018h[RBP],RDX
#define 002b:   48 8B 56 10              mov       RDX,010h[RSI]
#define 002f:   48 8B 7E 08              mov       RDI,8[RSI]
#define 0033:   48 89 D6                 mov       RSI,RDX
#define 0036:   48 8B 55 E8              mov       RDX,-018h[RBP]
#define 003a:   E8 #define 00 #define 00 #define 00 #define 00           call      L0
#define 003f:   84 C0                    test      AL,AL
#define 0041:   74 1B                    je        L5e
#define 0043:   48 8B 5D F0              mov       RBX,-010h[RBP]
#define 0047:   40 8A 73 18              mov       SIL,018h[RBX]
#define 004b:   40 80 E6 01              and       SIL,1
#define 004f:   4C 8B 45 F8              mov       R8,-8[RBP]
#define 0053:   41 8A 40 18              mov       AL,018h[R8]
#define 0057:   24 01                    and       AL,1
#define 0059:   40 3A F0                 cmp       SIL,AL
#define 005c:   74 04                    je        L62
#define 005e:   31 C0                    xor       EAX,EAX
#define 0060:   EB 05                    jmp short L67
#define 0062:   B8 01 #define 00 #define 00 #define 00           mov       EAX,1
#define 0067:   48 8B 5D E0              mov       RBX,-020h[RBP]
#define 006b:   C9                       leave
#define 006c:   C3                       ret
#define _D3std5array#define _#define _T8AppenderTAyaZQo4Data9#define _#define _xtoHashFNbNeKxSQCaQBz#define _#define _TQBwTQBqZQCeQBrZm:
#define 0000:   55                       push      RBP
#define 0001:   48 8B EC                 mov       RBP,RSP
#define 0004:   48 83 EC 20              sub       RSP,020h
#define 0008:   48 89 7D F8              mov       -8[RBP],RDI
#define 000c:   31 C0                    xor       EAX,EAX
#define 000e:   48 6B C8 21              imul      ECX,RAX,021h
#define 0012:   48 89 4D E0              mov       -020h[RBP],RCX
#define 0016:   48 89 FE                 mov       RSI,RDI
#define 0019:   48 8B 3D FC FF FF FF     mov       RDI,[0FFFFFFFCh][RIP]
#define 0020:   48 8B 17                 mov       RDX,[RDI]
#define 0023:   48 FF 52 30              call      qword ptr 030h[RDX]
#define 0027:   48 8B 4D E0              mov       RCX,-020h[RBP]
#define 002b:   48 03 C8                 add       RCX,RAX
#define 002e:   48 6B C1 21              imul      EAX,RCX,021h
#define 0032:   48 89 45 E8              mov       -018h[RBP],RAX
#define 0036:   48 8B 4D F8              mov       RCX,-8[RBP]
#define 003a:   48 8D 71 08              lea       RSI,8[RCX]
#define 003e:   48 8B 3D FC FF FF FF     mov       RDI,[0FFFFFFFCh][RIP]
#define 0045:   48 8B 17                 mov       RDX,[RDI]
#define 0048:   48 FF 52 30              call      qword ptr 030h[RDX]
#define 004c:   49 89 C0                 mov       R8,RAX
#define 004f:   48 8B 45 E8              mov       RAX,-018h[RBP]
#define 0053:   49 03 C0                 add       RAX,R8
#define 0056:   48 6B C0 21              imul      EAX,RAX,021h
#define 005a:   48 89 45 F0              mov       -010h[RBP],RAX
#define 005e:   48 8B 4D F8              mov       RCX,-8[RBP]
#define 0062:   48 8D 71 18              lea       RSI,018h[RCX]
#define 0066:   48 8B 3D FC FF FF FF     mov       RDI,[0FFFFFFFCh][RIP]
#define 006d:   48 8B 17                 mov       RDX,[RDI]
#define 0070:   48 FF 52 30              call      qword ptr 030h[RDX]
#define 0074:   49 89 C0                 mov       R8,RAX
#define 0077:   48 8B 45 F0              mov       RAX,-010h[RBP]
#define 007b:   49 03 C0                 add       RAX,R8
#define 007e:   C9                       leave
#define 007f:   C3                       ret
#define _D6iw2ibg3pop11signed32bitFifiiZv:
#define 0000:   B8 EA FF 09 #define 00           mov       EAX,09FFEAh
#define 0005:   F3 0F 10 0D FC FF FF FF  movss     XMM1,[0FFFFFFFCh][RIP]
#define 000d:   C3                       ret
#define _D6iw2ibg3pop13unsigned32bitFifiiZv:
#define 0000:   B8 EA FF 09 #define 00           mov       EAX,09FFEAh
#define 0005:   F3 0F 10 0D FC FF FF FF  movss     XMM1,[0FFFFFFFCh][RIP]
#define 000d:   C3                       ret
#define _D6iw2ibg3pop10float32bitFifiiZv:
#define 0000:   B8 EA FF 09 #define 00           mov       EAX,09FFEAh
#define 0005:   F3 0F 10 0D FC FF FF FF  movss     XMM1,[0FFFFFFFCh][RIP]
#define 000d:   C3                       ret
#define _D6iw2ibg3pop12signed32CoolFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14unsigned32CoolFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop11float32CoolFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop11float32typeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop11signed8CoolFifdiZv:
#define 0000:   B8 #define 00 #define 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg3pop13unsigned8CoolFifdiZv:
#define 0000:   B8 #define 00 #define 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg3pop12signed16CoolFifdiZv:
#define 0000:   B8 #define 00 #define 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg3pop14unsigned16CoolFifdiZv:
#define 0000:   B8 #define 00 #define 00 80 3F           mov       EAX,03F8#define 00000h
#define 0005:   66 0F 6E D0              movd      XMM2,EAX
#define 0009:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0011:   C3                       ret
#define _D6iw2ibg3pop11signed8CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop13unsigned8CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop12signed16CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14unsigned16CakeFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop12signed8StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14unsigned8StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop13signed16StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop15unsigned16StillFifdiZv:
#define 0000:   F3 0F 10 15 FC FF FF FF  movss     XMM2,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14signed32LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop16unsigned32LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop13float32LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop13float64LaunchFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop13signed8layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop15unsigned8layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14signed16layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop16unsigned16layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14signed32layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop16unsigned32layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop13float32layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop13float64layoutFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop12signed8localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop14unsigned8localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop13signed32localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop15unsigned32localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop12float32localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop12float64localFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop11signed8LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop13unsigned8LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop12signed16LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14unsigned16LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop12signed32LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop14unsigned32LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop11float32LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop11float64LikeFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop11signed8listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop13unsigned8listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop12signed16listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop14unsigned16listFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop20signed16LivesRevivalFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   C3                       ret
#define _D6iw2ibg3pop20signed32LivesRevivalFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop24signed32LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop26unsigned32LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop23float32LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define 0018:   C3                       ret
#define _D6iw2ibg3pop23float64LivesRevivalListFidddZv:
#define 0000:   F2 0F 10 1D FC FF FF FF  movsd     XMM3,[0FFFFFFFCh][RIP]
#define 0008:   F2 0F 10 15 FC FF FF FF  movsd     XMM2,[0FFFFFFFCh][RIP]
#define #define 0010:   F2 0F 10 0D FC FF FF FF  movsd     XMM1,[0FFFFFFFCh][RIP]
#define #define 0018:   C3                       ret
