Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ALUMuxA.vhd" in Library work.
Architecture behavioral of Entity alumuxa is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ALUMuxB.vhd" in Library work.
Architecture behavioral of Entity alumuxb is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ExeMemRegisters.vhd" in Library work.
Architecture behavioral of Entity exememregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/Forwarding_unit.vhd" in Library work.
Architecture behavioral of Entity forwarding_unit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/HazardDetectionUnit.vhd" in Library work.
Architecture behavioral of Entity hazarddetectionunit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/IdExeRegisters.vhd" in Library work.
Architecture behavioral of Entity idexeregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/IfIdRegisters.vhd" in Library work.
Architecture behavioral of Entity ifidregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/MFPCMux.vhd" in Library work.
Architecture behavioral of Entity mfpcmux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/MemWbRegisters.vhd" in Library work.
Architecture behavioral of Entity memwbregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/MemWriteDataMux.vhd" in Library work.
Architecture behavioral of Entity memwritedatamux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCBrancherAdder.vhd" in Library work.
Architecture behavioral of Entity pcbrancheradder is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCIncrementer.vhd" in Library work.
Architecture behavioral of Entity pcincrementer is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCMux.vhd" in Library work.
Architecture behavioral of Entity pcmux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCRegister.vhd" in Library work.
Architecture behavioral of Entity pcregister is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/StructConflictUnit.vhd" in Library work.
Entity <structconflictunit> compiled.
Entity <StructConflictUnit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/Memory_unit.vhd" in Library work.
Entity <memory_unit> compiled.
Entity <memory_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadDstMUX.vhd" in Library work.
Architecture behavioral of Entity readdstmux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/Register.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/imme_unit.vhd" in Library work.
Architecture behavioral of Entity imme_unit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadReg1MUX.vhd" in Library work.
Architecture behavioral of Entity readreg1mux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadReg2MUX.vhd" in Library work.
Architecture behavioral of Entity readreg2mux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" in Library work.
Entity <cpu> compiled.
ERROR:HDLParsers:1202 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 420. Redeclaration of symbol controller.
ERROR:HDLParsers:3312 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 538. Undefined symbol 'IdExeALUSrcBIsImme'.
ERROR:HDLParsers:1209 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 538. IdExeALUSrcBIsImme: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 528. Formal ALUSrcBIsImme of ALUMuxB with no default value must be associated with an actual value.
ERROR:HDLParsers:3313 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 542. Undefined symbol 'ExeMemRegisters'.  Should it be: ExMemRegisters?
ERROR:HDLParsers:3312 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 544. Undefined symbol 'clk'.
ERROR:HDLParsers:1209 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 544. clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 594. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 595. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 596. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 597. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 598. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 599. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:1301 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 600. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:1300 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 601. Component 'Controller' controller is not an array index prefix.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 587. Formal clk of IdExeRegisters with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 627. Formal clk of IfIdRegisters with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 655. Formal clk of MemWbRegisters with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 671. Undefined symbol 'MemWriteDataMux'.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 709. Formal clk of PCRegister with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 723. Undefined symbol 'IdExeMemWrite'.
ERROR:HDLParsers:1209 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 723. IdExeMemWrite: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 720. Formal IdExeMemWrite of StructConflictUnit with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 731. Formal clk of Memory_unit with no default value must be associated with an actual value.
ERROR:HDLParsers:1301 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 772. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 766. Formal contro of ReadDstMUX with no default value must be associated with an actual value.
ERROR:HDLParsers:402 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 780. Component 'Controller' controller can not be used as a primary name.
ERROR:HDLParsers:837 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 778. Width mismatch. Expected width 16, Actual width is 11 for dimension 1 of command10to0.
ERROR:HDLParsers:850 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 794. Formal port contro does not exist in Component 'Registers'.
ERROR:HDLParsers:1301 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 803. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 800. Formal Im_select of imme_unit with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 811. Undefined symbol 'ALUSrcC'.
ERROR:HDLParsers:1209 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 811. ALUSrcC: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 814. Formal port result does not exist in Component 'ALU'.
ERROR:HDLParsers:1301 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 822. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 818. Formal contro of ReadReg1MUX with no default value must be associated with an actual value.
ERROR:HDLParsers:1301 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 831. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:851 - "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" Line 827. Formal contro of ReadReg2MUX with no default value must be associated with an actual value.
--> 

Total memory usage is 290852 kilobytes

Number of errors   :   38 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

