{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561438623337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561438623337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 21:57:03 2019 " "Processing started: Mon Jun 24 21:57:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561438623337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1561438623337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WS2812B_Driver -c WS2812B_Driver --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off WS2812B_Driver -c WS2812B_Driver --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1561438623338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1561438623731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1561438623732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "res RES WS2812B_Driver.sv(2) " "Verilog HDL Declaration information at WS2812B_Driver.sv(2): object \"res\" differs only in case from object \"RES\" in the same scope" {  } { { "WS2812B_Driver.sv" "" { Text "/home/thomas/Documents/FPGA/WS2812B_Driver/WS2812B_Driver.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1561438648760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WS2812B_Driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file WS2812B_Driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812B_Driver " "Found entity 1: WS2812B_Driver" {  } { { "WS2812B_Driver.sv" "" { Text "/home/thomas/Documents/FPGA/WS2812B_Driver/WS2812B_Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561438648768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1561438648768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WS2812B_Driver " "Elaborating entity \"WS2812B_Driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1561438648856 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "d WS2812B_Driver.sv(8) " "Verilog HDL warning at WS2812B_Driver.sv(8): object d used but never assigned" {  } { { "WS2812B_Driver.sv" "" { Text "/home/thomas/Documents/FPGA/WS2812B_Driver/WS2812B_Driver.sv" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1561438648858 "|WS2812B_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 WS2812B_Driver.sv(23) " "Verilog HDL assignment warning at WS2812B_Driver.sv(23): truncated value with size 32 to match size of target (13)" {  } { { "WS2812B_Driver.sv" "" { Text "/home/thomas/Documents/FPGA/WS2812B_Driver/WS2812B_Driver.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1561438648859 "|WS2812B_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 WS2812B_Driver.sv(30) " "Verilog HDL assignment warning at WS2812B_Driver.sv(30): truncated value with size 32 to match size of target (13)" {  } { { "WS2812B_Driver.sv" "" { Text "/home/thomas/Documents/FPGA/WS2812B_Driver/WS2812B_Driver.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1561438648859 "|WS2812B_Driver"}
{ "Error" "EVRFX_VERI_MULTIEDGE_SIGNAL_IN_EVENT_CONTROL" "clk WS2812B_Driver.sv(65) " "Verilog HDL Always Construct error at WS2812B_Driver.sv(65): event control cannot test for both positive and negative edges of variable \"clk\"" {  } { { "WS2812B_Driver.sv" "" { Text "/home/thomas/Documents/FPGA/WS2812B_Driver/WS2812B_Driver.sv" 65 0 0 } }  } 0 10239 "Verilog HDL Always Construct error at %2!s!: event control cannot test for both positive and negative edges of variable \"%1!s!\"" 0 0 "Design Software" 0 -1 1561438648861 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1561438648862 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1176 " "Peak virtual memory: 1176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561438648883 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 24 21:57:28 2019 " "Processing ended: Mon Jun 24 21:57:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561438648883 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561438648883 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561438648883 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1561438648883 ""}
