0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ASYNC_RAM_DP.v,1715324958,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/EXE_MEM_pipe_reg.v,,ASYNC_RAM_DP,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/EXE_MEM_pipe_reg.v,1716637160,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/GPIO.v,,EXE_MEM_pipe_reg,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/GPIO.v,1717223431,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ID_EXE_pipe_reg.v,,GPIO,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ID_EXE_pipe_reg.v,1716625646,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/IF_ID_pipe_reg.v,,ID_EXE_pipe_reg,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/IF_ID_pipe_reg.v,1716624543,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MEM_WB_pipe_reg.v,,IF_ID_pipe_reg,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MEM_WB_pipe_reg.v,1716637088,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v,,MEM_WB_pipe_reg,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_System.v,1717153602,verilog,,,,MIPS_System,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v,1716639838,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/SEG7_LUT.v,,MIPS_cpu,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/SEG7_LUT.v,1717140325,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/alu_32bit.v,,SEG7_LUT,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/alu_32bit.v,1716628132,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/clock_divider.v,,alu_32bit,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/clock_divider.v,1717224667,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/control_unit.v,,clock_divider,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/control_unit.v,1714464219,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/full_adder.v,,control_unit,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/full_adder.v,1714735612,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/hazard_unit.v,,full_adder,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/hazard_unit.v,1716639668,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/next_pc_logic_pipe.v,,hazard_unit,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/next_pc_logic_pipe.v,1716638132,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v,,next_pc_logic_pipe,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v,1715324958,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ripple_carry_adder.v,,reg_file_async,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ripple_carry_adder.v,1714735636,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/seg7driver.v,,ripple_carry_adder,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/seg7driver.v,1717139968,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/sign_extension.v,,seg7driver,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/sign_extension.v,1714460973,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_address.v,,sign_extension,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_address.v,1713516735,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_data.v,,write_back_address,,,,,,,,
C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_data.v,1714391920,verilog,,C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_System.v,,write_back_data,,,,,,,,
