
---------- Begin Simulation Statistics ----------
final_tick                                14667360500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249117                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436624                       # Number of bytes of host memory used
host_op_rate                                   416138                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.48                       # Real time elapsed on the host
host_tick_rate                              211092270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17309414                       # Number of instructions simulated
sim_ops                                      28914590                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014667                       # Number of seconds simulated
sim_ticks                                 14667360500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     87                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.933472                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871796                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157420                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2428                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003140                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        6401788                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.340893                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443022                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          198                       # TLB misses on write requests
system.cpu0.numCycles                        29334721                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22932933                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    7309414                       # Number of instructions committed
system.cpu1.committedOps                     11986659                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.013279                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3726680                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1129199                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2565                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     506236                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           90                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5601824                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.249173                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3444528                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          267                       # TLB misses on write requests
system.cpu1.numCycles                        29334721                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              10508      0.09%      0.09% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10209246     85.17%     85.26% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.05%     85.31% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1578      0.01%     85.32% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      1.16%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     86.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     86.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.02%     86.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.15%     86.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     86.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     86.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.24%     86.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     86.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     86.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.29%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.41%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.62% # Class of committed instruction
system.cpu1.op_class_0::MemRead                924554      7.71%     95.33% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               433555      3.62%     98.95% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.67%     99.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.38%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                11986659                       # Class of committed instruction
system.cpu1.tickCycles                       23732897                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         78178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       501251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6206                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1002567                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6206                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              25462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15121                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23456                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14139                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25462                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       117779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       117779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 117779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3502208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3502208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3502208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39601                       # Request fanout histogram
system.membus.reqLayer4.occupancy           148089000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          210805000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429290                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429290                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429290                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429290                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13685                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13685                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13685                       # number of overall misses
system.cpu0.icache.overall_misses::total        13685                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    528417500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    528417500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    528417500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    528417500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2442975                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2442975                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2442975                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2442975                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005602                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005602                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005602                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005602                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 38612.897333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38612.897333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 38612.897333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38612.897333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13669                       # number of writebacks
system.cpu0.icache.writebacks::total            13669                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13685                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13685                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    514732500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    514732500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    514732500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    514732500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005602                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005602                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005602                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005602                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 37612.897333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37612.897333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 37612.897333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37612.897333                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13669                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429290                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429290                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    528417500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    528417500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2442975                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2442975                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 38612.897333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38612.897333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    514732500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    514732500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005602                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005602                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 37612.897333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37612.897333                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999026                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2442975                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13685                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           178.514797                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999026                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557485                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557485                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861552                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861552                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5864016                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5864016                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       231304                       # number of overall misses
system.cpu0.dcache.overall_misses::total       231304                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4754808500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4754808500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4754808500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4754808500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087929                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087929                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095320                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.037948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037948                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21003.938121                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21003.938121                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20556.533826                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20556.533826                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        58893                       # number of writebacks
system.cpu0.dcache.writebacks::total            58893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8747                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8747                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8747                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8747                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4156258000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4156258000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4449965500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4449965500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19097.817396                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19097.817396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20101.663256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20101.663256                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983266                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983266                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       162974                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162974                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2814233000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2814233000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039306                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039306                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17267.987532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17267.987532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          350                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          350                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2633629000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2633629000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16194.589974                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16194.589974                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878286                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878286                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63403                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63403                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1940575500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1940575500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30606.998092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30606.998092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1522629000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1522629000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27681.143875                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27681.143875                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         2464                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2464                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         4927                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4927                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.666622                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.666622                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    293707500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    293707500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 78468.474486                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 78468.474486                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998942                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6085389                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.489301                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998942                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983933                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983933                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3377637                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3377637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3377637                       # number of overall hits
system.cpu1.icache.overall_hits::total        3377637                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        66827                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         66827                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        66827                       # number of overall misses
system.cpu1.icache.overall_misses::total        66827                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1131652500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1131652500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1131652500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1131652500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3444464                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3444464                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3444464                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3444464                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019401                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019401                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019401                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019401                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16934.061083                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16934.061083                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16934.061083                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16934.061083                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66811                       # number of writebacks
system.cpu1.icache.writebacks::total            66811                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66827                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66827                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66827                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66827                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1064825500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1064825500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1064825500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1064825500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019401                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019401                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019401                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019401                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15934.061083                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15934.061083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15934.061083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15934.061083                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66811                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3377637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3377637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        66827                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        66827                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1131652500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1131652500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3444464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3444464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16934.061083                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16934.061083                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66827                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66827                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1064825500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1064825500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019401                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019401                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15934.061083                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15934.061083                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999003                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3444464                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66827                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.542999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999003                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27622539                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27622539                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1392723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1392723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1392780                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1392780                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       209149                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        209149                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       209206                       # number of overall misses
system.cpu1.dcache.overall_misses::total       209206                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   3508207000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3508207000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   3508207000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3508207000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1601872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1601872                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1601986                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1601986                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.130565                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.130565                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.130592                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.130592                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 16773.721127                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16773.721127                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 16769.150980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16769.150980                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       189654                       # number of writebacks
system.cpu1.dcache.writebacks::total           189654                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9775                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9775                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       199374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       199374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       199431                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       199431                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   2965582500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2965582500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   2966269000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2966269000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.124463                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.124463                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.124490                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.124490                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 14874.469590                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14874.469590                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 14873.660564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14873.660564                       # average overall mshr miss latency
system.cpu1.dcache.replacements                199414                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       933306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         933306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       189554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2781581500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2781581500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1122860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1122860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14674.348734                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14674.348734                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       188092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       188092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2551465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2551465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.167512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.167512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13564.986815                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13564.986815                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       459417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        459417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        19595                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19595                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    726625500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    726625500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       479012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.040907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 37082.189334                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37082.189334                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    414117000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    414117000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.023553                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.023553                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 36705.991845                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36705.991845                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       686500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       686500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 12043.859649                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 12043.859649                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999057                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1592210                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           199430                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.983804                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999057                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13015318                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13015318                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              197925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              191298                       # number of demand (read+write) hits
system.l2.demand_hits::total                   461715                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8706                       # number of overall hits
system.l2.overall_hits::.cpu0.data             197925                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63786                       # number of overall hits
system.l2.overall_hits::.cpu1.data             191298                       # number of overall hits
system.l2.overall_hits::total                  461715                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             23448                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3041                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              8133                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39601                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4979                       # number of overall misses
system.l2.overall_misses::.cpu0.data            23448                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3041                       # number of overall misses
system.l2.overall_misses::.cpu1.data             8133                       # number of overall misses
system.l2.overall_misses::total                 39601                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    396513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1888796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    245297500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    648736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3179343000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    396513000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1888796500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    245297500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    648736000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3179343000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          199431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         199431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.363829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.105921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.045506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.040781                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.363829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.105921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.045506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.040781                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79637.075718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80552.563118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80663.433081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 79765.892045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80284.412010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79637.075718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80552.563118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80663.433081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 79765.892045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80284.412010                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15121                       # number of writebacks
system.l2.writebacks::total                     15121                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        23448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         8133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        23448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         8133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39601                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    346723000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1654316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    214887500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    567406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2783333000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    346723000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1654316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    214887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    567406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2783333000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.363829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.105921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.045506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.040781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.363829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.105921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.045506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.040781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69637.075718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70552.563118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70663.433081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 69765.892045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70284.412010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69637.075718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70552.563118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70663.433081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 69765.892045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70284.412010                       # average overall mshr miss latency
system.l2.replacements                          42303                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       248547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           248547                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       248547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       248547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80480                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80480                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80480                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80480                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2480                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2480                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            44975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          10031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           4108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    820764000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    319899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1140663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.182362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.364120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81822.749477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77872.200584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80674.941651                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        10031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         4108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    720454000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    278819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    999273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.182362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.364120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71822.749477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67872.200584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70674.941651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    396513000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    245297500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    641810500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.363829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.045506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.099612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79637.075718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80663.433081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80026.246883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    346723000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    214887500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    561610500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.363829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.045506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.099612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69637.075718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70663.433081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70026.246883                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       152950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       184124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            337074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        13417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1068032500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    328837000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1396869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       188149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        354516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.080647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.021393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 79602.929120                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81698.633540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80086.543974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        13417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    933862500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    288587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1222449500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.080647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.021393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69602.929120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71698.633540                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70086.543974                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.696248                       # Cycle average of tags in use
system.l2.tags.total_refs                     1000086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.082281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.776636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       19.243343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      296.784366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       78.637390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      551.254514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.289828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.076794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.538334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997750                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          555                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8063855                       # Number of tag accesses
system.l2.tags.data_accesses                  8063855                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        318656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1500672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        194624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        520512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2534464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       318656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       194624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        513280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       967744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          967744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          23448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           8133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21725518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102313705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13269190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         35487776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172796189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21725518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13269190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34994708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65979424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65979424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65979424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21725518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102313705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13269190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        35487776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238775613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     22747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      7715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000562474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14157                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15121                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    67                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    444151500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  192410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1165689000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11541.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30291.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27812                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.619358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.415991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.816156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4171     32.35%     32.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4624     35.86%     68.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1013      7.86%     76.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          620      4.81%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          806      6.25%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          305      2.37%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          255      1.98%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          200      1.55%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          900      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.181818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.541717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.426611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            553     62.07%     62.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           199     22.33%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            58      6.51%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           43      4.83%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      1.35%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.67%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.90%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.11%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.22%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.873176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.842280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              507     56.90%     56.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      1.80%     58.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              345     38.72%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      2.24%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2462848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  962176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2534464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               967744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14665597500                       # Total gap between requests
system.mem_ctrls.avgGap                     268001.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       318656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1455808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       194624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       493760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       962176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21725517.689430214465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99254940.928192228079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13269190.458637734875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 33663862.015254892409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65599805.772824630141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        23448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         8133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    142720500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    696225000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     90145250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    236598250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 348541344750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28664.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29692.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29643.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29091.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23050151.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             50515500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             26845830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           139122900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           47434140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1157367120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4442321790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1891364160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7754971440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.723041                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4874746000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    489580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9303034500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             41554800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             22086900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           135638580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           31043340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1157367120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4511892570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1832778240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7732361550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.181530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4722192250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    489580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9455588250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            435027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       263668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80480                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          199406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66288                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       354516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       598275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1503882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1750656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17937024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8552832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     24901376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               53141888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42303                       # Total snoops (count)
system.tol2bus.snoopTraffic                    967744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           543619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011418                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106243                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 537412     98.86%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6207      1.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             543619                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          830310500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         299197395                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100264951                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332197224                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20556442                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14667360500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
