###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:38:38 2026
#  Design:            picorv32
#  Command:           report_timing -max_path 200 -nworst 200 > $report_dir/post_CTS_report/timing_setup_report_GBA_buff.rpt
###############################################################
Path 1: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.742
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.024 |   -0.021 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.403 |   0.378 |    0.382 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.195 |   0.574 |    0.577 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.640 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.776 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.894 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.990 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.142 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.231 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.335 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.472 |    1.475 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.544 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.772 |    1.775 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.875 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.036 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.233 |    2.236 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.353 |    2.356 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.498 |    2.501 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.579 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.272 |   2.851 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.959 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.036 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.159 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.255 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.394 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.478 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.671 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.795 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.976 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.095 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.215 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.316 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.510 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.610 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.742 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.742 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.742
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.024 |   -0.021 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.403 |   0.378 |    0.382 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.195 |   0.574 |    0.577 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.640 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.776 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.894 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.990 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.151 |   1.142 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.230 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.335 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.472 |    1.475 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.543 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.772 |    1.775 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.875 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.036 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.233 |    2.236 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.353 |    2.356 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.434 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.498 |    2.501 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.579 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.272 |   2.850 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.959 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.035 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.159 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.255 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.394 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.477 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.671 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.795 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.976 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.095 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.215 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.316 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.510 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.610 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.742 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.742 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.742
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.024 |   -0.021 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.403 |   0.378 |    0.382 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.195 |   0.574 |    0.577 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.640 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.776 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.894 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.990 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.142 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.231 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.335 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.472 |    1.476 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.544 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.772 |    1.776 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.876 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.036 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.233 |    2.237 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.353 |    2.357 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.498 |    2.502 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.579 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.271 |   2.850 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.959 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.035 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.159 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.255 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.394 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.477 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.671 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.795 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.976 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.095 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.215 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.316 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.510 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.610 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.742 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.742 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.741
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.024 |   -0.021 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.403 |   0.378 |    0.382 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.195 |   0.574 |    0.578 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.641 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.776 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.894 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.990 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.151 |   1.142 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.230 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.335 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.472 |    1.476 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.543 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.772 |    1.776 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.876 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.036 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.233 |    2.237 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.353 |    2.357 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.434 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.498 |    2.502 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.579 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.271 |   2.850 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.958 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.035 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.159 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.255 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.393 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.477 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.670 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.795 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.975 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.094 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.215 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.316 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.510 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.610 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.741 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.741 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.703
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |   -0.014 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.529 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.713 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.926 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.178 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.549 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.813 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.081 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.404 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.524 |   2.920 |    2.928 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.313 |    3.322 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.795 |    3.804 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.398 |    4.407 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.305 |   4.703 |    4.712 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.703 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.703
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |   -0.014 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.529 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.713 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.926 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.178 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.549 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.813 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.082 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.404 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.524 |   2.920 |    2.929 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.313 |    3.322 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.795 |    3.804 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.398 |    4.407 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.305 |   4.703 |    4.712 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.703 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.735
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.024 |   -0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.407 |   0.383 |    0.393 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.184 |   0.567 |    0.577 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.630 |    0.640 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.770 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.887 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.984 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.135 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.224 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.329 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.465 |    1.475 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.537 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.765 |    1.775 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.866 |    1.875 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.030 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.226 |    2.236 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.347 |    2.356 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.428 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.492 |    2.501 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.572 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.272 |   2.844 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.952 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.029 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.153 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.248 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.387 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.471 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.664 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.789 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.969 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.088 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.208 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.310 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.503 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.603 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.735 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.735 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.735
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.024 |   -0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.407 |   0.383 |    0.393 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.184 |   0.567 |    0.577 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.630 |    0.640 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.770 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.887 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.984 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.151 |   1.135 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.224 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.329 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.465 |    1.475 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.537 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.765 |    1.775 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.865 |    1.875 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.029 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.226 |    2.236 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.346 |    2.356 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.428 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.491 |    2.501 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.572 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.272 |   2.844 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.952 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.029 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.153 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.248 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.387 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.471 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.664 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.788 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.969 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.088 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.208 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.309 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.503 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.603 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.735 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.735 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.735
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.024 |   -0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.407 |   0.383 |    0.393 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.184 |   0.567 |    0.577 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.630 |    0.640 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.770 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.887 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.984 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.135 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.224 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.329 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.465 |    1.476 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.537 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.765 |    1.776 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.866 |    1.876 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.030 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.226 |    2.237 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.347 |    2.357 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.428 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.492 |    2.502 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.572 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.271 |   2.844 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.952 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.029 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.153 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.248 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.387 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.471 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.664 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.788 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.969 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.088 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.208 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.309 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.503 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.603 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.735 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.735 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.735
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.024 |   -0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.407 |   0.383 |    0.393 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.184 |   0.567 |    0.578 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.630 |    0.641 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.140 |   0.770 |    0.780 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.117 |   0.887 |    0.897 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.984 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.151 |   1.135 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.224 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.329 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.465 |    1.476 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.537 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.765 |    1.776 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.865 |    1.876 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   2.029 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.226 |    2.237 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.346 |    2.357 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.428 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.491 |    2.502 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.572 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.271 |   2.844 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.952 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   3.029 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.152 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.248 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.387 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.471 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.664 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.788 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.969 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.088 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.208 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.309 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.503 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.603 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.735 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.735 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.727
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.008 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.368 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.519 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.627 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.022 |    1.040 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.219 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.499 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.984 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.181 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.905 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.040 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.140 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.243 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.091 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.328 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.495 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.595 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.727 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.727 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.727
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.008 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.369 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.520 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.628 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.022 |    1.040 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.218 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.498 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.984 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.180 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.904 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.039 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.139 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.243 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.091 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.328 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.495 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.595 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.727 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.727 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.727
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.008 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.369 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.520 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.628 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.022 |    1.041 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.219 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.499 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.985 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.181 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.904 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.039 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.139 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.243 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.091 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.328 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.495 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.595 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.727 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.727 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.727
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.008 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.369 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.520 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.628 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.022 |    1.041 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.218 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.498 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.985 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.180 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.904 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.039 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.139 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.242 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.090 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.327 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.495 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.595 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.727 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.727 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.672
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |   -0.001 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.542 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.726 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.939 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.191 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.301 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.475 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.547 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.894 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.279 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.526 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.894 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.417 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.672 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.672 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.671
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |   -0.001 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.542 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.726 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.939 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.191 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.301 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.475 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.547 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.894 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.279 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.526 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.894 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.417 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.671 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.671 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.777
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.003 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.373 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.711 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.837 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.952 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.022 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.113 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.219 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.499 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.181 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.347 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.412 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.905 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.040 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.140 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.243 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.091 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.328 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.544 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.700 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.777 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.777 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.776
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.003 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.373 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.712 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.838 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.952 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.022 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.113 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.218 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.498 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.180 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.347 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.412 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.904 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.039 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.139 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.243 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.091 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.328 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.544 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.700 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.776 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.776 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.776
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.003 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.373 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.712 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.838 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.952 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.022 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.114 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.219 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.499 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.181 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.348 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.413 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.904 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.039 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.139 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.243 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.091 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.328 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.544 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.700 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.776 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.776 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.776
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |           |       |  -0.026 |   -0.003 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4  | 0.376 |   0.350 |    0.373 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1   | 0.151 |   0.501 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.609 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.689 |    0.712 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.815 |    0.838 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.930 |    0.953 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.022 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.091 |    1.114 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.218 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.342 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.498 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.658 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.813 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.966 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.180 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.325 |    2.348 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.390 |    2.413 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.541 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.648 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.790 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.904 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.039 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.139 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.242 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.325 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.448 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.623 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.780 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.941 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.090 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.200 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.327 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.544 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.700 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.776 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.776 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.761
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.000 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.483 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.342 |   0.802 |    0.825 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.227 |   1.029 |    1.052 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.087 |   1.116 |    1.139 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.124 |   1.239 |    1.262 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.073 |   1.312 |    1.335 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.432 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.520 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.635 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.695 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.798 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.993 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.208 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.334 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.444 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.536 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.620 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.683 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.763 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.821 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.949 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.071 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.213 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.298 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.389 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.469 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.615 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.700 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.830 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.907 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.993 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.056 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.168 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.280 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.391 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.530 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.612 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.760 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.761 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.760
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.000 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.483 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.342 |   0.802 |    0.825 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.227 |   1.029 |    1.052 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.087 |   1.116 |    1.139 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.124 |   1.239 |    1.262 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.073 |   1.312 |    1.335 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.432 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.520 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.635 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.695 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.798 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.993 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.208 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.334 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.444 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.536 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.620 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.683 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.763 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.821 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.949 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.071 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.213 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.298 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.389 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.469 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.615 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.700 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.830 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.907 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.993 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.056 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.168 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.280 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.391 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.530 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.612 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.760 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.760 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.688
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.031 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.423 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.778 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.930 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.178 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.081 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.905 |    2.928 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.298 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.780 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.383 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.688 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.688 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.688
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.031 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.423 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.778 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.930 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.178 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.082 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.905 |    2.929 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.298 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.780 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.383 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.688 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.688 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.719
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.001 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.365 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.519 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.627 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.014 |    1.040 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.211 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.491 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.984 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.173 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.897 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.032 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.132 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.235 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.083 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.320 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.487 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.587 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.719 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.719 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.719
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.001 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.366 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.520 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.628 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.014 |    1.041 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.211 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.491 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.985 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.173 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.896 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.031 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.131 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.235 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.083 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.320 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.487 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.587 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.719 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.719 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.719
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.001 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.366 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.520 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.628 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.014 |    1.040 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.210 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.490 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.984 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.172 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.896 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.031 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.131 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.235 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.083 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.320 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.487 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.587 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.719 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.719 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.719
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.001 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.366 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.520 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.628 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.707 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.833 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.948 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.014 |    1.041 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.109 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.210 |    1.237 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.360 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.490 |    1.517 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.676 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.831 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.985 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.172 |    2.199 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.343 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.408 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.559 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.666 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.808 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.896 |    2.923 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.031 |    3.058 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.131 |    3.158 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.234 |    3.261 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.343 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.466 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.641 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.798 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.959 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.082 |    4.109 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.218 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.319 |    4.346 | 
     | add_1879_23_g1247           | B ^ -> Y ^  | CLKXOR2X1 | 0.168 |   4.487 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.587 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.719 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.719 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.684
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.005 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.548 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.732 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.946 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.197 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.568 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.101 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.424 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.558 |    2.586 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.908 |    2.936 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.061 |    3.089 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.479 |   3.540 |    3.569 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.403 |   3.944 |    3.972 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.385 |    4.413 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.684 |    4.712 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.684 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.684
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.005 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.549 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.732 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.946 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.197 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.569 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.101 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.424 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.558 |    2.587 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.908 |    2.936 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.061 |    3.089 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.479 |   3.540 |    3.569 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.403 |   3.943 |    3.972 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.384 |    4.413 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.684 |    4.712 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.684 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.769
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.005 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.370 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.711 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.837 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.952 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.014 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.113 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.211 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.491 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.173 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.347 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.412 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.897 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.032 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.132 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.235 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.083 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.320 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.536 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.692 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.769 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.769 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.768
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.006 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.370 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.712 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.838 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.952 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.093 |   1.014 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.114 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.211 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.491 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.173 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.348 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.413 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.896 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.031 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.131 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.235 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.083 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.320 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.536 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.692 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.768 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.768 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.768
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.006 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.370 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.712 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.838 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.952 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.014 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.113 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.210 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.490 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.172 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.347 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.412 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.896 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.031 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.131 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.235 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.083 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.320 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.536 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.692 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.768 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.768 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.768
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[1]          | CK ^        |           |       |  -0.025 |    0.006 | 
     | decoded_imm_reg[1]          | CK ^ -> Q ^ | SDFFQX2   | 0.364 |   0.339 |    0.370 | 
     | add_1879_23_g1428           | A ^ -> Y v  | NAND2X1   | 0.154 |   0.493 |    0.524 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1    | 0.108 |   0.601 |    0.632 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1   | 0.080 |   0.681 |    0.712 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2   | 0.126 |   0.807 |    0.838 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1   | 0.115 |   0.922 |    0.953 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2  | 0.092 |   1.014 |    1.045 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2     | 0.069 |   1.083 |    1.114 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2   | 0.128 |   1.210 |    1.241 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2   | 0.124 |   1.334 |    1.365 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2    | 0.156 |   1.490 |    1.521 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2  | 0.160 |   1.650 |    1.681 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1    | 0.155 |   1.805 |    1.835 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1   | 0.154 |   1.958 |    1.989 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL    | 0.214 |   2.172 |    2.203 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2   | 0.144 |   2.317 |    2.348 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2  | 0.065 |   2.382 |    2.413 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1    | 0.151 |   2.533 |    2.564 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1   | 0.107 |   2.640 |    2.671 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1  | 0.142 |   2.782 |    2.812 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2  | 0.115 |   2.896 |    2.927 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1    | 0.135 |   3.031 |    3.062 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1   | 0.100 |   3.131 |    3.162 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1   | 0.103 |   3.234 |    3.265 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1   | 0.082 |   3.317 |    3.348 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1    | 0.123 |   3.440 |    3.471 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1   | 0.175 |   3.615 |    3.646 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2   | 0.157 |   3.772 |    3.803 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1   | 0.161 |   3.933 |    3.964 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2   | 0.150 |   4.082 |    4.113 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2   | 0.109 |   4.192 |    4.223 | 
     | add_1879_23_g1248           | A1 v -> Y ^ | OAI21X1   | 0.128 |   4.319 |    4.350 | 
     | add_1879_23_g1247           | B ^ -> Y v  | CLKXOR2X1 | 0.217 |   4.536 |    4.567 | 
     | g75624__4733                | A1 v -> Y ^ | AOI211X1  | 0.156 |   4.692 |    4.723 | 
     | g75609__5526                | B ^ -> Y v  | NOR2XL    | 0.076 |   4.768 |    4.799 | 
     | reg_out_reg[31]             | D v         | SDFFQXL   | 0.000 |   4.768 |    4.799 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.709
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.009 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.492 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.342 |   0.802 |    0.834 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.227 |   1.029 |    1.061 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.087 |   1.116 |    1.148 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.124 |   1.239 |    1.271 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.073 |   1.312 |    1.344 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.432 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.520 |    1.552 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.635 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.695 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.798 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.993 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.208 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.334 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.444 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.536 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.620 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.683 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.763 |    2.795 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.821 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.949 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.071 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.213 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.298 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.389 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.469 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.615 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.700 |    3.732 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.830 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.907 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.993 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.056 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.168 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.280 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.498 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.595 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.709 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.709 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.709
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.009 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.492 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.342 |   0.802 |    0.834 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.227 |   1.029 |    1.061 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.087 |   1.116 |    1.148 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.124 |   1.239 |    1.271 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.073 |   1.312 |    1.344 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.432 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.520 |    1.553 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.635 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.695 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.798 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.993 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.208 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.334 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.444 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.536 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.620 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.683 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.763 |    2.796 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.821 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.949 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.071 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.213 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.298 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.389 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.469 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.615 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.700 |    3.733 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.830 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.907 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.993 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.056 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.168 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.280 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.498 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.595 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.709 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.709 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.751
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.010 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.433 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.531 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.602 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.292 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.414 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.515 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.609 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.680 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.765 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.962 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.167 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.266 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.324 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.479 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.537 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.652 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.705 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.807 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.919 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.057 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.139 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.209 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.321 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.399 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.515 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.590 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.698 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.823 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.877 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.981 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.083 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.212 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.299 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.521 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.603 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.751 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.751 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.751
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.010 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.433 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.531 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.292 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.414 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.515 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.609 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.680 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.765 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.962 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.167 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.266 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.324 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.479 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.537 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.652 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.705 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.807 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.919 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.057 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.139 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.209 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.321 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.399 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.515 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.590 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.698 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.823 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.877 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.981 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.083 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.212 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.299 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.521 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.602 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.751 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.751 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.751
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.010 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.433 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.531 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.292 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.414 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.515 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.609 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.680 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.765 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.962 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.167 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.266 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.324 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.479 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.537 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.651 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.705 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.807 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.918 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.057 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.139 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.209 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.321 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.399 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.515 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.590 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.698 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.823 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.877 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.981 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.083 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.211 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.299 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.520 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.602 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.751 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.751 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.769
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.041 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.499 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.959 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.272 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.468 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.646 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.728 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.823 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.022 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.128 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.345 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.718 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.985 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.414 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.578 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.689 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.299 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.430 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.587 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.691 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.769 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.769 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.751
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.010 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.433 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.532 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.292 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.414 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.515 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.609 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.680 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.765 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.962 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.167 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.266 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.324 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.479 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.537 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.651 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.705 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.807 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.918 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.057 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.139 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.209 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.321 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.399 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.515 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.590 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.698 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.823 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.877 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.981 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.083 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.211 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.299 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.520 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.602 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.751 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.751 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.769
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.041 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.499 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.960 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.272 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.469 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.646 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.728 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.823 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.023 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.128 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.345 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.717 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.985 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.413 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.578 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.688 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.298 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.430 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.587 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.691 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.769 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.769 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.769
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.041 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.499 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.960 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.272 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.469 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.646 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.728 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.823 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.023 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.128 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.346 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.718 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.986 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.414 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.579 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.689 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.299 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.431 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.587 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.104 |   4.691 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.769 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.769 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.679
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.009 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.466 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.656 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.870 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.021 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.210 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.813 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.081 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.371 |    2.404 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.524 |   2.895 |    2.928 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.289 |    3.322 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.771 |    3.804 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.374 |    4.407 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.305 |   4.679 |    4.712 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.768
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.041 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.499 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.960 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.273 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.469 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.647 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.729 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.824 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.023 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.129 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.346 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.717 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.986 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.413 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.579 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.688 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.298 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.431 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.587 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.104 |   4.691 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.768 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.768 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.679
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.009 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.466 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.656 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.870 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.021 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.211 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.813 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.082 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.371 |    2.404 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.524 |   2.895 |    2.929 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.289 |    3.322 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.771 |    3.804 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.373 |    4.407 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.305 |   4.679 |    4.712 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.747
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.014 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.497 | 
     | g2                              | S0 v -> Y ^  | CLKMX2X2  | 0.339 |   0.799 |    0.836 | 
     | g75396__2398                    | A ^ -> Y ^   | CLKMX2X3  | 0.222 |   1.021 |    1.058 | 
     | add_1642_33_Y_add_1633_32_g2636 | B ^ -> Y v   | NAND2XL   | 0.128 |   1.150 |    1.187 | 
     | add_1642_33_Y_add_1633_32_g2555 | AN v -> Y v  | NOR2BX1   | 0.148 |   1.298 |    1.335 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.418 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.507 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.621 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.681 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.784 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.979 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.194 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.320 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.430 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.522 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.606 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.669 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.750 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.807 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.935 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.057 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.199 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.284 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.375 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.455 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.601 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.687 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.816 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.893 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.979 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.042 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.154 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.266 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.377 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.516 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.598 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.747 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.747 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.657
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg    | CK ^        |           |       |   0.007 |    0.044 | 
     | instr_slli_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.436 | 
     | g133979           | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.791 | 
     | g133420           | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.943 | 
     | g132817           | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.191 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.286 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.460 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.532 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.879 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.264 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.512 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.879 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.402 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.657 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.657 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.746
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.014 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.497 | 
     | g2                              | S0 v -> Y ^  | CLKMX2X2  | 0.339 |   0.799 |    0.836 | 
     | g75396__2398                    | A ^ -> Y ^   | CLKMX2X3  | 0.222 |   1.021 |    1.058 | 
     | add_1642_33_Y_add_1633_32_g2636 | B ^ -> Y v   | NAND2XL   | 0.128 |   1.150 |    1.187 | 
     | add_1642_33_Y_add_1633_32_g2555 | AN v -> Y v  | NOR2BX1   | 0.148 |   1.298 |    1.335 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.418 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.507 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.621 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.681 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.784 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.979 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.194 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.320 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.430 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.522 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.606 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.669 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.750 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.807 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.935 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.057 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.199 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.284 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.375 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.455 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.601 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.687 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.816 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.893 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.979 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.042 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.154 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.266 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.377 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.516 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.598 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.746 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.746 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.656
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg    | CK ^        |           |       |   0.007 |    0.044 | 
     | instr_slli_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.436 | 
     | g133979           | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.791 | 
     | g133420           | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.944 | 
     | g132817           | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.191 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.286 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.460 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.532 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.879 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.264 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.511 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.879 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.402 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.656 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.656 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.673
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.025 |    0.014 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.468 |   0.443 |    0.482 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.174 |   0.617 |    0.656 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.831 |    0.870 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.982 |    1.021 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.172 |    1.210 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.510 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.774 |    1.813 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.043 |    2.081 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.366 |    2.404 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.524 |   2.890 |    2.928 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.284 |    3.322 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.766 |    3.804 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.368 |    4.407 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.305 |   4.673 |    4.712 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.673
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.025 |    0.014 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.468 |   0.443 |    0.482 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.174 |   0.617 |    0.656 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.831 |    0.870 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.982 |    1.021 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.172 |    1.211 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.510 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.774 |    1.813 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.043 |    2.082 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.366 |    2.404 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.524 |   2.890 |    2.929 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.283 |    3.322 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.765 |    3.804 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.368 |    4.407 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.305 |   4.673 |    4.712 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.255
+ Phase Shift                   5.000
= Required Time                 4.751
- Arrival Time                  4.712
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.026 |    0.014 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.410 |   0.385 |    0.424 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.207 |   0.592 |    0.631 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.836 |    0.876 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.954 |    0.993 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.129 |   1.083 |    1.122 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.137 |   1.220 |    1.260 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.067 |   1.287 |    1.327 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.123 |   1.410 |    1.450 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.087 |   1.498 |    1.537 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.112 |   1.610 |    1.650 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.221 |   1.831 |    1.871 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.115 |   1.946 |    1.986 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.165 |   2.111 |    2.151 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.124 |   2.235 |    2.274 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.111 |   2.346 |    2.385 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.422 |    2.462 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.505 |    2.544 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.598 |    2.638 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.143 |   2.742 |    2.781 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.171 |   2.913 |    2.953 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.148 |   3.061 |    3.101 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.160 |   3.222 |    3.261 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.169 |   3.391 |    3.430 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.157 |   3.548 |    3.588 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.155 |   3.703 |    3.743 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.115 |   3.818 |    3.858 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.100 |   3.918 |    3.957 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.121 |   4.039 |    4.078 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.113 |   4.152 |    4.191 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.119 |   4.271 |    4.310 | 
     | add_1942_26_g2     | A ^ -> Y v   | XOR2XL    | 0.218 |   4.489 |    4.529 | 
     | g133686            | B v -> Y ^   | NAND2XL   | 0.074 |   4.563 |    4.603 | 
     | g129916__1705      | C0 ^ -> Y v  | OAI211X1  | 0.148 |   4.712 |    4.751 | 
     | reg_op1_reg[31]    | D0 v         | SMDFFHQX1 | 0.000 |   4.712 |    4.751 | 
     +----------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.255
+ Phase Shift                   5.000
= Required Time                 4.751
- Arrival Time                  4.712
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.026 |    0.014 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.410 |   0.385 |    0.424 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.207 |   0.592 |    0.632 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.836 |    0.876 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.954 |    0.993 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.129 |   1.083 |    1.123 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.137 |   1.220 |    1.260 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.067 |   1.287 |    1.327 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.123 |   1.410 |    1.450 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.087 |   1.498 |    1.537 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.112 |   1.610 |    1.650 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.221 |   1.831 |    1.871 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.115 |   1.946 |    1.986 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.165 |   2.111 |    2.151 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.124 |   2.235 |    2.275 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.111 |   2.346 |    2.385 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.422 |    2.462 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.505 |    2.544 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.598 |    2.638 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.143 |   2.742 |    2.781 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.171 |   2.913 |    2.953 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.148 |   3.061 |    3.101 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.160 |   3.222 |    3.262 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.169 |   3.391 |    3.430 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.157 |   3.548 |    3.588 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.155 |   3.703 |    3.743 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.115 |   3.818 |    3.858 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.100 |   3.918 |    3.958 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.121 |   4.039 |    4.079 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.113 |   4.152 |    4.192 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.119 |   4.271 |    4.311 | 
     | add_1942_26_g2     | A ^ -> Y v   | XOR2XL    | 0.218 |   4.489 |    4.529 | 
     | g133686            | B v -> Y ^   | NAND2XL   | 0.074 |   4.563 |    4.603 | 
     | g129916__1705      | C0 ^ -> Y v  | OAI211X1  | 0.148 |   4.712 |    4.751 | 
     | reg_op1_reg[31]    | D0 v         | SMDFFHQX1 | 0.000 |   4.712 |    4.751 | 
     +----------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.669
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.018 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.561 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.745 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.958 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.210 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.581 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.845 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.114 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.436 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.558 |    2.599 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.908 |    2.949 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.071 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.584 |   3.655 |    3.696 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.361 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.669 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.669 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.669
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.018 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.561 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.745 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.958 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.210 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.581 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.845 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.114 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.436 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.558 |    2.599 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.908 |    2.949 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.071 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.584 |   3.654 |    3.696 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.360 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.669 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.669 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.760
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | reg_op1_reg[0]                            | CK ^        |           |       |  -0.025 |    0.016 | 
     | reg_op1_reg[0]                            | CK ^ -> Q v | SMDFFHQX4 | 0.394 |   0.369 |    0.410 | 
     | FE_OFC143_pcpi_rs1_0                      | A v -> Y v  | BUFX4     | 0.229 |   0.598 |    0.639 | 
     | sub_1313_38_Y_add_1313_58_g1773           | A v -> Y ^  | NOR2XL    | 0.161 |   0.759 |    0.800 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A0 ^ -> Y v | OAI21X1   | 0.122 |   0.881 |    0.922 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1  | 0.084 |   0.966 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1   | 0.093 |   1.059 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1  | 0.097 |   1.156 |    1.197 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2   | 0.092 |   1.249 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1  | 0.092 |   1.341 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2   | 0.097 |   1.438 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1   | 0.071 |   1.509 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1  | 0.120 |   1.628 |    1.669 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1  | 0.078 |   1.706 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1   | 0.124 |   1.830 |    1.871 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1  | 0.098 |   1.928 |    1.969 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2   | 0.103 |   2.031 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1   | 0.088 |   2.119 |    2.160 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2  | 0.134 |   2.253 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1  | 0.123 |   2.376 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2  | 0.159 |   2.535 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1   | 0.129 |   2.665 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1   | 0.103 |   2.768 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2     | 0.094 |   2.862 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1    | 0.084 |   2.946 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2  | 0.117 |   3.063 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1   | 0.098 |   3.161 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1   | 0.145 |   3.305 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2   | 0.118 |   3.423 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1  | 0.108 |   3.531 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2   | 0.105 |   3.636 |    3.677 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2   | 0.152 |   3.788 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1    | 0.062 |   3.850 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1   | 0.145 |   3.995 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1   | 0.149 |   4.144 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2   | 0.123 |   4.267 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1   | 0.074 |   4.341 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL   | 0.237 |   4.578 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1  | 0.105 |   4.683 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1  | 0.077 |   4.760 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1  | 0.000 |   4.760 |    4.801 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.760
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | reg_op1_reg[0]                            | CK ^        |           |       |  -0.025 |    0.017 | 
     | reg_op1_reg[0]                            | CK ^ -> Q v | SMDFFHQX4 | 0.394 |   0.369 |    0.410 | 
     | FE_OFC143_pcpi_rs1_0                      | A v -> Y v  | BUFX4     | 0.229 |   0.598 |    0.639 | 
     | sub_1313_38_Y_add_1313_58_g1773           | A v -> Y ^  | NOR2XL    | 0.161 |   0.759 |    0.800 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A0 ^ -> Y v | OAI21X1   | 0.122 |   0.881 |    0.922 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1  | 0.084 |   0.966 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1   | 0.093 |   1.059 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1  | 0.097 |   1.156 |    1.198 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2   | 0.092 |   1.249 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1  | 0.092 |   1.341 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2   | 0.097 |   1.438 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1   | 0.071 |   1.509 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1  | 0.120 |   1.628 |    1.670 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1  | 0.078 |   1.706 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1   | 0.124 |   1.830 |    1.872 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1  | 0.098 |   1.928 |    1.970 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2   | 0.103 |   2.031 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1   | 0.088 |   2.119 |    2.161 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2  | 0.134 |   2.253 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1  | 0.123 |   2.376 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2  | 0.159 |   2.535 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1   | 0.129 |   2.664 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1   | 0.103 |   2.768 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2     | 0.094 |   2.862 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1    | 0.084 |   2.946 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2  | 0.117 |   3.062 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1   | 0.098 |   3.160 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1   | 0.145 |   3.305 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2   | 0.118 |   3.423 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1  | 0.108 |   3.531 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2   | 0.105 |   3.636 |    3.677 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2   | 0.152 |   3.788 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1    | 0.062 |   3.850 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1   | 0.145 |   3.995 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1   | 0.149 |   4.144 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2   | 0.123 |   4.267 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1   | 0.074 |   4.341 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL   | 0.237 |   4.578 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1  | 0.105 |   4.683 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1  | 0.077 |   4.760 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1  | 0.000 |   4.760 |    4.801 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.760
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | reg_op1_reg[0]                            | CK ^        |           |       |  -0.025 |    0.017 | 
     | reg_op1_reg[0]                            | CK ^ -> Q v | SMDFFHQX4 | 0.394 |   0.369 |    0.410 | 
     | FE_OFC143_pcpi_rs1_0                      | A v -> Y v  | BUFX4     | 0.229 |   0.598 |    0.639 | 
     | sub_1313_38_Y_add_1313_58_g1773           | A v -> Y ^  | NOR2XL    | 0.161 |   0.759 |    0.800 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A0 ^ -> Y v | OAI21X1   | 0.122 |   0.881 |    0.922 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1  | 0.084 |   0.966 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1   | 0.093 |   1.059 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1  | 0.097 |   1.156 |    1.198 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2   | 0.092 |   1.249 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1  | 0.092 |   1.341 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2   | 0.097 |   1.438 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1   | 0.071 |   1.509 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1  | 0.120 |   1.628 |    1.670 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1  | 0.078 |   1.706 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1   | 0.124 |   1.830 |    1.872 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1  | 0.098 |   1.928 |    1.970 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2   | 0.103 |   2.031 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1   | 0.088 |   2.119 |    2.161 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2  | 0.134 |   2.253 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1  | 0.123 |   2.376 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2  | 0.159 |   2.535 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1   | 0.129 |   2.665 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1   | 0.103 |   2.768 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2     | 0.094 |   2.862 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1    | 0.084 |   2.946 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2  | 0.117 |   3.063 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1   | 0.098 |   3.161 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1   | 0.145 |   3.305 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2   | 0.118 |   3.423 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1  | 0.108 |   3.531 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2   | 0.105 |   3.636 |    3.678 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2   | 0.152 |   3.788 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1    | 0.062 |   3.850 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1   | 0.145 |   3.995 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1   | 0.149 |   4.144 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2   | 0.123 |   4.267 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1   | 0.074 |   4.341 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL   | 0.237 |   4.578 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1  | 0.104 |   4.683 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1  | 0.077 |   4.760 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1  | 0.000 |   4.760 |    4.801 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.760
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | reg_op1_reg[0]                            | CK ^        |           |       |  -0.025 |    0.017 | 
     | reg_op1_reg[0]                            | CK ^ -> Q v | SMDFFHQX4 | 0.394 |   0.369 |    0.410 | 
     | FE_OFC143_pcpi_rs1_0                      | A v -> Y v  | BUFX4     | 0.229 |   0.598 |    0.640 | 
     | sub_1313_38_Y_add_1313_58_g1773           | A v -> Y ^  | NOR2XL    | 0.161 |   0.759 |    0.801 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A0 ^ -> Y v | OAI21X1   | 0.122 |   0.881 |    0.923 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1  | 0.084 |   0.966 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1   | 0.093 |   1.059 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1  | 0.097 |   1.156 |    1.198 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2   | 0.092 |   1.249 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1  | 0.092 |   1.341 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2   | 0.097 |   1.438 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1   | 0.071 |   1.509 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1  | 0.120 |   1.628 |    1.670 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1  | 0.078 |   1.706 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1   | 0.124 |   1.830 |    1.872 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1  | 0.098 |   1.928 |    1.970 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2   | 0.103 |   2.031 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1   | 0.088 |   2.119 |    2.161 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2  | 0.134 |   2.253 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1  | 0.123 |   2.376 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2  | 0.159 |   2.535 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1   | 0.129 |   2.664 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1   | 0.103 |   2.768 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2     | 0.094 |   2.862 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1    | 0.084 |   2.946 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2  | 0.117 |   3.062 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1   | 0.098 |   3.160 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1   | 0.145 |   3.305 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2   | 0.118 |   3.423 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1  | 0.108 |   3.531 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2   | 0.105 |   3.636 |    3.678 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2   | 0.152 |   3.788 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1    | 0.062 |   3.850 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1   | 0.145 |   3.995 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1   | 0.149 |   4.144 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2   | 0.123 |   4.267 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1   | 0.074 |   4.341 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL   | 0.237 |   4.578 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1  | 0.104 |   4.683 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1  | 0.077 |   4.760 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1  | 0.000 |   4.760 |    4.801 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.857
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.050 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.508 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.896 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.084 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.169 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.391 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.561 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.942 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.718 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.362 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.414 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.689 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.975 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.060 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.299 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.622 |    4.664 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.795 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.857 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.857 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.856
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.050 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.508 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.896 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.084 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.170 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.392 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.562 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.718 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.363 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.414 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.689 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.976 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.061 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.299 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.622 |    4.665 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.794 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.856 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.856 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.856
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.050 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.508 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.896 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.084 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.170 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.392 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.562 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.717 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.362 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.413 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.688 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.975 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.060 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.298 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.622 |    4.664 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.794 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.856 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.856 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.320
+ Phase Shift                   5.000
= Required Time                 4.686
- Arrival Time                  4.644
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.026 |    0.017 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.410 |   0.385 |    0.427 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.207 |   0.592 |    0.634 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.836 |    0.878 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.954 |    0.996 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.129 |   1.083 |    1.125 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.137 |   1.220 |    1.262 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.067 |   1.287 |    1.330 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.123 |   1.410 |    1.453 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.087 |   1.498 |    1.540 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.112 |   1.610 |    1.652 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.221 |   1.831 |    1.873 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.115 |   1.946 |    1.989 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.165 |   2.111 |    2.154 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.124 |   2.235 |    2.277 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.111 |   2.346 |    2.388 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.422 |    2.465 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.505 |    2.547 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.598 |    2.641 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.143 |   2.742 |    2.784 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.171 |   2.913 |    2.955 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.148 |   3.061 |    3.104 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.160 |   3.222 |    3.264 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.169 |   3.391 |    3.433 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.157 |   3.548 |    3.591 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.155 |   3.703 |    3.745 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.115 |   3.818 |    3.861 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.100 |   3.918 |    3.960 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.121 |   4.039 |    4.081 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.113 |   4.152 |    4.194 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.119 |   4.271 |    4.313 | 
     | add_1942_26_g2     | A ^ -> Y ^   | XOR2XL    | 0.181 |   4.452 |    4.494 | 
     | g133686            | B ^ -> Y v   | NAND2XL   | 0.097 |   4.549 |    4.591 | 
     | g129916__1705      | C0 v -> Y ^  | OAI211X1  | 0.095 |   4.644 |    4.686 | 
     | reg_op1_reg[31]    | D0 ^         | SMDFFHQX1 | 0.000 |   4.644 |    4.686 | 
     +----------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.856
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.051 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.458 |   0.466 |    0.509 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.260 |   0.725 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.854 |    0.897 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.085 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.127 |    1.170 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.240 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.349 |    1.392 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.436 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.519 |    1.562 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.614 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.696 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.791 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.900 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.990 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.096 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.177 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.313 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.471 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.586 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.717 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.795 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.953 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.088 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.200 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.320 |    3.363 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.413 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.546 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.688 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.826 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.933 |    3.976 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.018 |    4.061 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.183 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.298 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.398 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.622 |    4.665 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.794 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.856 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.856 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.320
+ Phase Shift                   5.000
= Required Time                 4.686
- Arrival Time                  4.644
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.026
     = Beginpoint Arrival Time       -0.026
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.026 |    0.017 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.410 |   0.385 |    0.427 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.207 |   0.592 |    0.634 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.836 |    0.879 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.954 |    0.996 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.129 |   1.083 |    1.125 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.137 |   1.220 |    1.263 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.067 |   1.287 |    1.330 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.123 |   1.410 |    1.453 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.087 |   1.498 |    1.540 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.112 |   1.610 |    1.653 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.221 |   1.831 |    1.874 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.115 |   1.946 |    1.989 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.165 |   2.111 |    2.154 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.124 |   2.235 |    2.277 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.111 |   2.346 |    2.388 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.422 |    2.465 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.505 |    2.547 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.598 |    2.641 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.143 |   2.742 |    2.784 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.171 |   2.913 |    2.956 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.148 |   3.061 |    3.104 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.160 |   3.222 |    3.264 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.169 |   3.391 |    3.433 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.157 |   3.548 |    3.591 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.155 |   3.703 |    3.746 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.115 |   3.818 |    3.861 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.100 |   3.918 |    3.960 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.121 |   4.039 |    4.081 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.113 |   4.152 |    4.194 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.119 |   4.271 |    4.313 | 
     | add_1942_26_g2     | A ^ -> Y ^   | XOR2XL    | 0.181 |   4.452 |    4.495 | 
     | g133686            | B ^ -> Y v   | NAND2XL   | 0.097 |   4.549 |    4.592 | 
     | g129916__1705      | C0 v -> Y ^  | OAI211X1  | 0.095 |   4.644 |    4.686 | 
     | reg_op1_reg[31]    | D0 ^         | SMDFFHQX1 | 0.000 |   4.644 |    4.686 | 
     +----------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.669
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.050 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.443 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.797 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.950 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.197 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.568 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.101 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.424 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.543 |    2.586 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.893 |    2.936 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.046 |    3.089 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.479 |   3.525 |    3.569 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.403 |   3.929 |    3.972 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.370 |    4.413 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.669 |    4.712 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.669 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.669
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.050 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.443 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.798 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.950 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.197 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.569 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.101 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.424 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.543 |    2.587 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.893 |    2.936 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.046 |    3.089 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.479 |   3.525 |    3.569 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.403 |   3.928 |    3.972 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.370 |    4.413 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.669 |    4.712 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.669 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.740
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.021 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.489 | 
     | g2                              | S0 ^ -> Y v  | CLKMX2X2  | 0.329 |   0.774 |    0.817 | 
     | g75396__2398                    | A v -> Y v   | CLKMX2X3  | 0.229 |   1.003 |    1.046 | 
     | add_1642_33_Y_add_1633_32_g2621 | B v -> Y ^   | NOR2X1    | 0.110 |   1.112 |    1.156 | 
     | add_1642_33_Y_add_1633_32_g2559 | B ^ -> Y v   | NOR2XL    | 0.074 |   1.187 |    1.230 | 
     | add_1642_33_Y_add_1633_32_g2555 | B v -> Y ^   | NOR2BX1   | 0.109 |   1.296 |    1.339 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 ^ -> Y v  | OAI21X1   | 0.107 |   1.403 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.504 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.598 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.669 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.754 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.951 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.156 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.255 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.313 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.468 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.526 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.640 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.694 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.796 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.907 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.046 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.128 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.198 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.310 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.388 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.504 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.579 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.687 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.812 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.866 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.970 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.072 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.200 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.288 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.509 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.591 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.740 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.740 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.740
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.021 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.489 | 
     | g2                              | S0 ^ -> Y v  | CLKMX2X2  | 0.329 |   0.774 |    0.818 | 
     | g75396__2398                    | A v -> Y v   | CLKMX2X3  | 0.229 |   1.003 |    1.047 | 
     | add_1642_33_Y_add_1633_32_g2621 | B v -> Y ^   | NOR2X1    | 0.110 |   1.112 |    1.156 | 
     | add_1642_33_Y_add_1633_32_g2559 | B ^ -> Y v   | NOR2XL    | 0.074 |   1.187 |    1.230 | 
     | add_1642_33_Y_add_1633_32_g2555 | B v -> Y ^   | NOR2BX1   | 0.109 |   1.296 |    1.340 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 ^ -> Y v  | OAI21X1   | 0.107 |   1.403 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.504 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.598 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.669 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.754 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.951 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.156 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.255 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.313 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.468 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.526 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.640 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.694 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.796 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.907 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.046 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.128 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.198 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.310 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.388 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.504 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.579 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.687 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.812 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.866 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.970 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.072 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.200 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.288 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.509 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.591 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.740 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.740 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.025
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.676
- Arrival Time                  4.632
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.021 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.565 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.748 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.962 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.213 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.585 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.848 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.117 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.441 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.071 |   2.468 |    2.512 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.332 |   2.799 |    2.844 | 
     | g130340__6131    | B0 v -> Y ^ | AOI22XL   | 0.263 |   3.062 |    3.107 | 
     | g130069__1666    | D ^ -> Y v  | NAND4XL   | 0.372 |   3.434 |    3.479 | 
     | g130006__7482    | AN v -> Y v | NAND4BXL  | 0.385 |   3.819 |    3.863 | 
     | g129937__4319    | A2 v -> Y ^ | OAI31X1   | 0.513 |   4.332 |    4.376 | 
     | g129924__4733    | D ^ -> Y v  | NAND4XL   | 0.299 |   4.632 |    4.676 | 
     | reg_op1_reg[1]   | D0 v        | SMDFFHQX4 | 0.000 |   4.632 |    4.676 | 
     +-------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.025
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.676
- Arrival Time                  4.631
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.022 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.565 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.748 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.962 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.213 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.585 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.848 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.117 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.441 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.071 |   2.468 |    2.512 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.332 |   2.799 |    2.844 | 
     | g130340__6131    | B0 v -> Y ^ | AOI22XL   | 0.263 |   3.062 |    3.107 | 
     | g130069__1666    | D ^ -> Y v  | NAND4XL   | 0.372 |   3.434 |    3.479 | 
     | g130006__7482    | AN v -> Y v | NAND4BXL  | 0.385 |   3.819 |    3.863 | 
     | g129937__4319    | A2 v -> Y ^ | OAI31X1   | 0.513 |   4.332 |    4.376 | 
     | g129924__4733    | D ^ -> Y v  | NAND4XL   | 0.299 |   4.631 |    4.676 | 
     | reg_op1_reg[1]   | D0 v        | SMDFFHQX4 | 0.000 |   4.631 |    4.676 | 
     +-------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.695
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.023 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.506 | 
     | g2                              | S0 v -> Y ^  | CLKMX2X2  | 0.339 |   0.799 |    0.845 | 
     | g75396__2398                    | A ^ -> Y ^   | CLKMX2X3  | 0.222 |   1.021 |    1.067 | 
     | add_1642_33_Y_add_1633_32_g2636 | B ^ -> Y v   | NAND2XL   | 0.128 |   1.150 |    1.196 | 
     | add_1642_33_Y_add_1633_32_g2555 | AN v -> Y v  | NOR2BX1   | 0.148 |   1.298 |    1.344 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.418 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.507 |    1.552 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.621 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.681 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.784 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.979 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.194 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.320 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.430 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.522 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.606 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.669 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.750 |    2.795 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.807 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.935 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.057 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.199 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.284 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.375 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.455 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.601 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.687 |    3.732 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.816 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.893 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.979 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.042 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.154 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.266 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.484 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.581 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.695 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.695 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.695
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.023 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.506 | 
     | g2                              | S0 v -> Y ^  | CLKMX2X2  | 0.339 |   0.799 |    0.845 | 
     | g75396__2398                    | A ^ -> Y ^   | CLKMX2X3  | 0.222 |   1.021 |    1.067 | 
     | add_1642_33_Y_add_1633_32_g2636 | B ^ -> Y v   | NAND2XL   | 0.128 |   1.150 |    1.196 | 
     | add_1642_33_Y_add_1633_32_g2555 | AN v -> Y v  | NOR2BX1   | 0.148 |   1.298 |    1.344 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.418 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.507 |    1.553 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.621 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.681 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.784 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.979 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.194 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.320 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.430 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.522 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.606 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.669 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.750 |    2.796 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.807 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.935 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.057 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.199 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.284 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.375 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.455 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.601 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.687 |    3.733 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.816 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.893 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.979 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.042 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.154 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.266 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.484 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.581 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.695 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.695 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.647
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.022 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.479 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.669 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.883 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.034 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.224 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.277 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.451 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.523 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.870 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.255 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.502 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.870 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.393 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.647 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.647 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.737
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.023 | 
     | latched_store_reg               | CK ^ -> Q v  | SDFFQX4   | 0.413 |   0.390 |    0.437 | 
     | g75948__4319                    | B v -> Y ^   | NAND2X8   | 0.095 |   0.485 |    0.531 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.556 |    0.602 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.755 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.017 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.135 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.278 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.400 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.501 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.595 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.667 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.751 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.948 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.153 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.252 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.310 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.465 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.524 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.638 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.691 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.794 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.905 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.043 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.125 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.196 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.308 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.385 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.501 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.576 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.684 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.809 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.863 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.967 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.069 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.198 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.286 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.507 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.589 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.737 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.737 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.647
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.022 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.479 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.669 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.883 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.034 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.224 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.277 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.451 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.523 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.870 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.255 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.502 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.870 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.393 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.647 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.647 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.737
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.024 | 
     | latched_store_reg               | CK ^ -> Q v  | SDFFQX4   | 0.413 |   0.390 |    0.437 | 
     | g75948__4319                    | B v -> Y ^   | NAND2X8   | 0.095 |   0.485 |    0.531 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.556 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.755 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.017 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.135 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.278 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.400 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.501 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.595 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.666 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.751 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.948 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.153 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.252 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.310 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.465 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.523 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.638 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.691 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.793 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.905 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.043 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.125 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.195 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.307 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.385 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.501 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.576 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.684 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.809 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.863 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.967 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.069 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.198 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.285 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.507 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.589 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.737 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.737 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.737
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.024 | 
     | latched_store_reg               | CK ^ -> Q v  | SDFFQX4   | 0.413 |   0.390 |    0.437 | 
     | g75948__4319                    | B v -> Y ^   | NAND2X8   | 0.095 |   0.485 |    0.531 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.556 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.755 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.017 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.135 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.278 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.400 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.501 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.595 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.667 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.751 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.948 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.153 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.252 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.310 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.465 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.524 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.638 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.691 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.794 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.905 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.043 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.125 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.196 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.308 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.385 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.501 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.576 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.684 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.809 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.863 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.967 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.069 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.198 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.286 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.507 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.589 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.737 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.737 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.737
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.024 | 
     | latched_store_reg               | CK ^ -> Q v  | SDFFQX4   | 0.413 |   0.390 |    0.437 | 
     | g75948__4319                    | B v -> Y ^   | NAND2X8   | 0.095 |   0.485 |    0.532 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.556 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.755 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.017 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.135 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.278 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.400 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.501 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.595 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.666 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.751 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.948 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.153 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.252 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.310 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.465 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.523 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.638 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.691 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.793 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.905 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.043 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.125 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.195 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.307 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.385 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.501 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.576 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.684 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.809 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.863 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.967 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.069 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.198 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.285 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.507 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.588 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.737 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.737 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.665
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.054 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.380 |    0.426 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.351 |   0.731 |    0.778 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.152 |   0.883 |    0.930 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.247 |   1.131 |    1.178 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.502 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.766 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.035 |    2.081 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.357 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.881 |    2.928 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.275 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.757 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.360 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.665 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.665 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.665
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.054 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.380 |    0.427 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.351 |   0.731 |    0.778 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.152 |   0.883 |    0.930 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.247 |   1.131 |    1.178 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.502 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.766 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.035 |    2.082 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.357 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.881 |    2.929 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.275 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.757 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.360 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.665 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.665 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.662
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.025 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.568 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.752 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.965 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.217 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.588 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.852 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.121 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.443 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.524 |   2.920 |    2.967 | 
     | g130203__4733    | B1 v -> Y ^ | AOI222XL  | 0.398 |   3.317 |    3.365 | 
     | g130030__7098    | D ^ -> Y v  | NAND4BXL  | 0.405 |   3.723 |    3.771 | 
     | g129969__9945    | A2 v -> Y ^ | OAI31X1   | 0.631 |   4.354 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.662 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.662 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.300
+ Phase Shift                   5.000
= Required Time                 4.672
- Arrival Time                  4.624
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.025 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.568 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.752 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.965 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.217 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.588 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.852 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.121 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.443 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.558 |    2.606 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.908 |    2.956 | 
     | g130522          | B1 v -> Y ^ | AOI22X1   | 0.171 |   3.078 |    3.126 | 
     | g130108__3680    | B ^ -> Y v  | NAND4X1   | 0.524 |   3.602 |    3.650 | 
     | g130019__6260    | AN v -> Y v | NAND4BXL  | 0.336 |   3.938 |    3.986 | 
     | g129958__1705    | A2 v -> Y ^ | OAI31X1   | 0.368 |   4.306 |    4.354 | 
     | g129902__1666    | C ^ -> Y v  | NAND4XL   | 0.318 |   4.624 |    4.672 | 
     | reg_op1_reg[14]  | D0 v        | SMDFFHQX1 | 0.000 |   4.624 |    4.672 | 
     +-------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.662
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.025 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.568 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.752 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.965 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.217 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.588 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.852 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.121 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.443 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.524 |   2.920 |    2.968 | 
     | g130203__4733    | B1 v -> Y ^ | AOI222XL  | 0.397 |   3.317 |    3.365 | 
     | g130030__7098    | D ^ -> Y v  | NAND4BXL  | 0.405 |   3.722 |    3.771 | 
     | g129969__9945    | A2 v -> Y ^ | OAI31X1   | 0.631 |   4.353 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.662 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.662 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.300
+ Phase Shift                   5.000
= Required Time                 4.672
- Arrival Time                  4.624
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.025 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.568 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.752 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.965 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.217 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.588 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.852 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.121 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.443 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.558 |    2.606 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.908 |    2.956 | 
     | g130522          | B1 v -> Y ^ | AOI22X1   | 0.170 |   3.078 |    3.126 | 
     | g130108__3680    | B ^ -> Y v  | NAND4X1   | 0.524 |   3.602 |    3.650 | 
     | g130019__6260    | AN v -> Y v | NAND4BXL  | 0.336 |   3.938 |    3.986 | 
     | g129958__1705    | A2 v -> Y ^ | OAI31X1   | 0.368 |   4.306 |    4.354 | 
     | g129902__1666    | C ^ -> Y v  | NAND4XL   | 0.318 |   4.624 |    4.672 | 
     | reg_op1_reg[14]  | D0 v        | SMDFFHQX1 | 0.000 |   4.624 |    4.672 | 
     +-------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.753
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.027 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.461 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.546 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.959 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.272 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.468 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.646 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.728 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.823 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.022 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.128 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.345 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.456 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.985 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.073 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.305 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.578 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.918 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.430 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.571 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.676 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.753 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.753 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.753
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.028 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.462 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.546 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.960 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.272 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.469 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.646 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.728 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.823 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.023 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.128 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.345 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.455 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.985 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.072 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.304 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.578 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.917 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.430 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.571 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.676 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.753 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.753 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.753
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.028 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.462 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.546 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.960 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.272 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.469 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.646 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.728 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.823 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.023 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.128 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.346 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.456 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.986 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.073 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.305 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.579 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.918 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.431 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.571 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.104 |   4.676 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.753 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.753 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.753
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.028 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.462 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.547 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.758 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.887 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.960 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.075 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.160 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.273 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.469 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.552 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.647 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.729 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.824 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.933 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.023 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.129 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.210 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.346 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.455 |    2.504 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.619 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.750 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.828 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.986 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.072 |    3.121 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.233 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.304 |    3.353 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.446 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.579 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.721 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.859 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.917 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.051 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.216 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.431 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.571 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.104 |   4.675 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.753 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.753 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.662
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.028 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.572 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.755 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.969 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.220 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.592 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.855 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.124 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.448 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.142 |   2.538 |    2.589 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.247 |   2.785 |    2.837 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.984 |    3.035 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.380 |   3.364 |    3.416 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.426 |   3.790 |    3.842 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.536 |   4.326 |    4.377 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.336 |   4.662 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.662 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.642
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.025 |    0.027 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.468 |   0.443 |    0.495 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.174 |   0.617 |    0.669 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.831 |    0.883 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.982 |    1.034 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.172 |    1.224 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.510 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.774 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.043 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.271 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.446 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.517 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.865 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.249 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.497 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.865 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.388 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.642 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.642 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.661
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.029 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.572 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.755 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.969 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.220 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.592 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.856 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.124 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.448 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.142 |   2.538 |    2.590 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.247 |   2.785 |    2.837 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.198 |   2.984 |    3.035 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.380 |   3.364 |    3.416 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.426 |   3.790 |    3.842 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.536 |   4.325 |    4.377 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.336 |   4.661 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.661 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.642
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.025 |    0.027 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.468 |   0.443 |    0.495 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.174 |   0.617 |    0.669 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.831 |    0.883 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.982 |    1.034 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.172 |    1.224 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.510 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.774 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.043 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.271 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.446 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.517 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.865 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.249 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.497 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.864 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.387 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.642 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.642 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srl_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.660
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srl_reg   | CK ^        |           |       |   0.007 |    0.059 | 
     | instr_srl_reg   | CK ^ -> Q v | SDFFQX1   | 0.385 |   0.392 |    0.444 | 
     | g133976         | A v -> Y ^  | NOR2XL    | 0.171 |   0.562 |    0.614 | 
     | g133725         | B ^ -> Y v  | NAND2X1   | 0.159 |   0.721 |    0.773 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.248 |   0.969 |    1.021 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.190 |   1.158 |    1.210 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.339 |   1.497 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.761 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.029 |    2.081 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.352 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.876 |    2.928 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.270 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.752 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.355 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.660 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.660 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srl_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.660
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srl_reg   | CK ^        |           |       |   0.007 |    0.059 | 
     | instr_srl_reg   | CK ^ -> Q v | SDFFQX1   | 0.385 |   0.392 |    0.444 | 
     | g133976         | A v -> Y ^  | NOR2XL    | 0.171 |   0.562 |    0.615 | 
     | g133725         | B ^ -> Y v  | NAND2X1   | 0.159 |   0.721 |    0.773 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.248 |   0.969 |    1.021 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.190 |   1.158 |    1.211 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.339 |   1.497 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.761 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.029 |    2.082 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.352 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.876 |    2.929 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.270 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.752 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.354 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.660 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.660 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.029 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.418 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.547 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.683 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.196 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.964 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.179 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.415 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.507 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.792 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.920 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.027 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.501 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.583 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.660
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.028 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.485 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.675 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.889 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.040 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.230 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.568 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.832 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.101 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.371 |    2.424 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.163 |   2.534 |    2.586 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.349 |   2.883 |    2.936 | 
     | g130707           | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.037 |    3.089 | 
     | g130147__4733     | B ^ -> Y v  | NAND4XL   | 0.479 |   3.516 |    3.569 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.403 |   3.919 |    3.972 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.360 |    4.413 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.299 |   4.660 |    4.712 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.660 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.964 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.179 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.415 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.507 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.792 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.920 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.027 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.501 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.583 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.501 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.583 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.196 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.501 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.583 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.660
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.028 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.486 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.675 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.889 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.040 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.230 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.569 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.832 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.101 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.371 |    2.424 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.163 |   2.534 |    2.587 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.349 |   2.883 |    2.936 | 
     | g130707           | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.037 |    3.089 | 
     | g130147__4733     | B ^ -> Y v  | NAND4XL   | 0.479 |   3.516 |    3.569 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.403 |   3.919 |    3.972 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.360 |    4.413 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.299 |   4.660 |    4.712 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.660 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.402 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.768 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.590 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.041 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.183 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.268 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.439 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.877 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.250 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.500 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.582 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.501 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.582 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.501 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.582 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.731 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin reg_op1_reg[6]/CK 
Endpoint:   reg_op1_reg[6]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.023
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  4.626
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.030 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.573 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.757 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.970 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.222 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.593 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.857 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.126 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.448 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.616 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.941 | 
     | g130290__9315    | B0 v -> Y ^ | AOI22XL   | 0.254 |   3.143 |    3.196 | 
     | g130084__5122    | A ^ -> Y v  | NAND4X1   | 0.330 |   3.473 |    3.526 | 
     | g130011__2883    | AN v -> Y v | NAND4BXL  | 0.420 |   3.894 |    3.946 | 
     | g129932__6417    | A2 v -> Y ^ | OAI31X1   | 0.436 |   4.329 |    4.382 | 
     | g129923__7482    | D ^ -> Y v  | NAND4XL   | 0.297 |   4.626 |    4.679 | 
     | reg_op1_reg[6]   | D0 v        | SMDFFHQX1 | 0.000 |   4.626 |    4.679 | 
     +-------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.731
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.030 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.419 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.402 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.768 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.590 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.041 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.183 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.268 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.439 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.877 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.250 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.361 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.500 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.582 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.730 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.731 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin reg_op1_reg[6]/CK 
Endpoint:   reg_op1_reg[6]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.023
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  4.626
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.030 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.573 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.757 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.970 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.222 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.593 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.857 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.126 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.448 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.616 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.942 | 
     | g130290__9315    | B0 v -> Y ^ | AOI22XL   | 0.254 |   3.143 |    3.196 | 
     | g130084__5122    | A ^ -> Y v  | NAND4X1   | 0.330 |   3.473 |    3.526 | 
     | g130011__2883    | AN v -> Y v | NAND4BXL  | 0.420 |   3.893 |    3.946 | 
     | g129932__6417    | A2 v -> Y ^ | OAI31X1   | 0.436 |   4.329 |    4.382 | 
     | g129923__7482    | D ^ -> Y v  | NAND4XL   | 0.297 |   4.626 |    4.679 | 
     | reg_op1_reg[6]   | D0 v        | SMDFFHQX1 | 0.000 |   4.626 |    4.679 | 
     +-------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srai_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.658
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srai_reg  | CK ^        |           |       |   0.007 |    0.061 | 
     | instr_srai_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.399 |   0.405 |    0.460 | 
     | g133987         | B v -> Y ^  | NOR2X1    | 0.160 |   0.565 |    0.620 | 
     | g133725         | A ^ -> Y v  | NAND2X1   | 0.153 |   0.719 |    0.773 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.248 |   0.966 |    1.021 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.190 |   1.156 |    1.210 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.339 |   1.495 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.758 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.027 |    2.081 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.350 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.874 |    2.928 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.268 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.750 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.352 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.658 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.658 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srai_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.657
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srai_reg  | CK ^        |           |       |   0.007 |    0.061 | 
     | instr_srai_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.399 |   0.405 |    0.460 | 
     | g133987         | B v -> Y ^  | NOR2X1    | 0.160 |   0.565 |    0.620 | 
     | g133725         | A ^ -> Y v  | NAND2X1   | 0.153 |   0.719 |    0.773 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.248 |   0.966 |    1.021 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.190 |   1.156 |    1.211 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.339 |   1.495 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.758 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.027 |    2.082 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.350 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.874 |    2.929 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.267 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.749 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.352 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.657 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.657 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.658
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.032 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.575 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.758 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.972 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.223 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.595 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.859 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.127 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.450 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.618 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.943 | 
     | g130706          | B1 v -> Y ^ | AOI22X1   | 0.148 |   3.036 |    3.091 | 
     | g130147__4733    | A ^ -> Y v  | NAND4XL   | 0.478 |   3.514 |    3.569 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.403 |   3.917 |    3.972 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.358 |    4.413 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.658 |    4.712 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.658 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.657
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.032 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.575 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.759 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.972 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.224 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.595 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.859 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.128 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.450 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.618 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.943 | 
     | g130706          | B1 v -> Y ^ | AOI22X1   | 0.147 |   3.036 |    3.091 | 
     | g130147__4733    | A ^ -> Y v  | NAND4XL   | 0.478 |   3.514 |    3.569 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.403 |   3.917 |    3.972 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.358 |    4.413 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.657 |    4.712 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.657 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.656
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.033 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.576 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.759 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.973 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.224 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.596 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.767 |    1.822 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.259 |   2.026 |    2.081 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.348 |    2.404 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.524 |   2.873 |    2.928 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.266 |    3.322 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.748 |    3.804 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.351 |    4.407 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.305 |   4.656 |    4.712 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.656 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.728
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.204 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.391 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.586 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.742 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.939 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.243 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.682 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.034 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.376 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.675 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.800 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.958 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.060 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.728 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.728 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.654
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.063 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.455 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.810 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.962 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.210 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.581 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.845 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.114 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.436 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.543 |    2.599 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.893 |    2.949 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.056 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.584 |   3.640 |    3.696 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.346 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.654 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.654 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.656
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.033 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.576 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.760 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.973 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.225 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.596 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.767 |    1.823 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.259 |   2.026 |    2.082 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.348 |    2.404 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.524 |   2.873 |    2.929 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.266 |    3.322 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.748 |    3.804 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.351 |    4.407 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.305 |   4.656 |    4.712 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.656 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.728
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.204 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.390 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.585 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.742 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.938 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.242 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.682 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.034 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.376 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.674 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.799 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.958 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.059 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.728 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.728
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.390 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.585 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.742 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.938 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.242 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.682 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.034 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.376 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.674 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.799 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.958 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.059 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.728 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.728
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.391 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.586 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.742 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.939 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.243 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.682 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.034 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.376 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.675 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.800 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.958 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.060 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.728 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.654
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.063 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.455 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.810 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.963 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.210 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.581 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.845 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.114 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.436 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.543 |    2.599 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.893 |    2.949 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.056 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.584 |   3.640 |    3.696 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.346 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.654 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.654 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.727
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.390 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.585 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.742 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.938 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.242 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.682 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.034 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.376 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.674 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.799 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.958 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.059 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.727 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.727
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.390 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.585 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.742 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.938 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.242 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.682 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.034 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.376 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.674 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.799 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.958 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.059 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.727 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.727
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.456 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.824 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.390 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.585 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.741 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.938 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.242 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.681 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.033 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.375 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.674 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.799 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.957 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.059 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.727 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.727
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.033 | 
     | latched_branch_reg              | CK ^ -> Q v  | SDFFX4    | 0.423 |   0.400 |    0.457 | 
     | g75948__4319                    | A v -> Y ^   | NAND2X8   | 0.098 |   0.499 |    0.555 | 
     | g75889__3680                    | B ^ -> Y v   | NOR2X1    | 0.071 |   0.570 |    0.626 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.768 |    0.825 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.031 |    1.087 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.149 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B v -> Y ^   | NAND2XL   | 0.128 |   1.277 |    1.333 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 ^ -> Y v  | OAI21X1   | 0.114 |   1.390 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.491 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.585 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.657 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.741 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.938 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.143 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.242 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.300 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.456 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.514 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.628 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.681 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.784 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.895 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.033 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.116 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.186 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.298 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.375 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.491 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.566 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.674 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.799 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.853 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.957 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.059 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.188 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.276 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.497 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.579 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.727 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.727 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.656
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.034 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.577 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.761 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.975 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.226 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.597 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.861 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.130 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.453 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.071 |   2.468 |    2.525 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.332 |   2.799 |    2.857 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.196 |   2.995 |    3.052 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.364 |   3.359 |    3.416 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.426 |   3.784 |    3.842 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.536 |   4.320 |    4.377 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.336 |   4.656 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.656 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.034 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.502 | 
     | g75889__3680                    | A ^ -> Y v   | NOR2X1    | 0.100 |   0.545 |    0.602 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.743 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.006 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.124 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.267 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.389 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.490 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.584 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.656 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.740 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.937 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.142 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.241 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.299 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.454 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.512 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.627 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.680 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.783 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.894 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.032 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.114 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.184 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.296 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.374 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.490 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.565 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.673 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.798 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.852 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.956 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.058 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.187 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.274 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.496 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.578 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin reg_op1_reg[26]/CK 
Endpoint:   reg_op1_reg[26]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.709
- Arrival Time                  4.651
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.034 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.578 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.761 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.975 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.226 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.598 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.861 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.130 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.453 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.620 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.946 | 
     | g130692          | B1 v -> Y ^ | AOI22X1   | 0.198 |   3.086 |    3.144 | 
     | g130144__1881    | A ^ -> Y v  | NAND4XL   | 0.425 |   3.511 |    3.569 | 
     | g130031__6131    | AN v -> Y v | NAND4BXL  | 0.397 |   3.908 |    3.966 | 
     | g129970__2883    | A2 v -> Y ^ | OAI31X1   | 0.444 |   4.352 |    4.409 | 
     | g129909__4319    | C ^ -> Y v  | NAND4XL   | 0.300 |   4.651 |    4.709 | 
     | reg_op1_reg[26]  | D0 v        | SMDFFHQX1 | 0.000 |   4.651 |    4.709 | 
     +-------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.656
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.034 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.578 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.761 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.975 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.226 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.598 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.861 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.130 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.454 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.071 |   2.468 |    2.525 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.332 |   2.799 |    2.857 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.195 |   2.995 |    3.052 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.364 |   3.358 |    3.416 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.426 |   3.784 |    3.842 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.536 |   4.320 |    4.377 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.336 |   4.656 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.656 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.420 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.547 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.683 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.011 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.196 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.398 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.486 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.601 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.764 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.586 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.729 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.037 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.179 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.264 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.435 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.581 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.666 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.873 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.246 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.496 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.578 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.503 | 
     | g75889__3680                    | A ^ -> Y v   | NOR2X1    | 0.100 |   0.545 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.743 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.006 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.124 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.267 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.389 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.490 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.584 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.656 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.740 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.937 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.142 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.241 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.299 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.454 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.512 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.627 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.680 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.783 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.894 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.032 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.114 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.184 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.296 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.374 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.490 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.565 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.673 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.798 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.852 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.956 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.058 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.187 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.274 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.496 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.578 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.503 | 
     | g75889__3680                    | A ^ -> Y v   | NOR2X1    | 0.100 |   0.545 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.743 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.006 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.124 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.267 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.389 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.490 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.584 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.655 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.740 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.937 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.142 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.241 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.299 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.454 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.512 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.626 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.680 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.782 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.894 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.032 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.114 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.184 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.296 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.374 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.490 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.565 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.673 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.798 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.852 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.956 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.058 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.186 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.274 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.496 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.578 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin reg_op1_reg[26]/CK 
Endpoint:   reg_op1_reg[26]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.709
- Arrival Time                  4.651
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.035 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.578 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.761 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.975 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.226 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.598 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.862 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.130 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.453 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.621 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.946 | 
     | g130692          | B1 v -> Y ^ | AOI22X1   | 0.197 |   3.086 |    3.144 | 
     | g130144__1881    | A ^ -> Y v  | NAND4XL   | 0.425 |   3.511 |    3.569 | 
     | g130031__6131    | AN v -> Y v | NAND4BXL  | 0.397 |   3.908 |    3.966 | 
     | g129970__2883    | A2 v -> Y ^ | OAI31X1   | 0.444 |   4.352 |    4.409 | 
     | g129909__4319    | C ^ -> Y v  | NAND4XL   | 0.300 |   4.651 |    4.709 | 
     | reg_op1_reg[26]  | D0 v        | SMDFFHQX1 | 0.000 |   4.651 |    4.709 | 
     +-------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.420 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.011 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.397 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.486 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.601 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.763 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.585 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.729 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.036 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.178 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.263 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.434 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.581 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.666 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.872 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.245 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.495 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.420 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.010 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.196 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.397 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.486 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.601 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.763 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.585 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.729 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.036 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.178 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.263 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.434 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.581 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.666 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.872 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.245 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.495 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.420 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.895 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.011 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.398 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.486 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.601 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.764 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.586 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.729 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.037 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.179 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.264 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.435 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.581 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.666 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.873 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.246 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.496 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.503 | 
     | g75889__3680                    | A ^ -> Y v   | NOR2X1    | 0.100 |   0.545 |    0.603 | 
     | FE_OFC150_n_2841                | A v -> Y v   | CLKBUFX6  | 0.198 |   0.743 |    0.801 | 
     | g75492__6161                    | A1 v -> Y ^  | AOI222X1  | 0.263 |   1.006 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.124 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.267 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.389 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.490 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.584 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.655 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.740 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.937 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.142 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.241 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.299 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.454 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.512 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.626 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.680 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.782 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.894 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.032 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.114 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.184 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.296 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.374 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.490 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.565 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.673 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.798 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.852 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.956 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.058 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.186 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.274 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.496 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.726 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.841
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.037 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.471 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.556 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.896 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.084 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.169 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.391 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.561 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.942 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.456 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.073 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.305 |    3.362 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.918 |    3.975 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.060 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.606 |    4.664 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.779 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.841 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.841 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.421 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.010 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.397 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.485 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.600 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.763 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.585 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.728 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.036 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.178 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.263 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.434 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.580 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.665 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.872 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.245 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.495 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.725 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.421 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.011 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.397 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.486 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.601 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.763 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.585 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.729 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.036 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.178 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.263 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.434 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.581 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.666 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.872 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.245 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.495 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.725 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.726
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.421 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.010 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.397 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.486 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.601 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.763 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.585 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.729 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.036 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.178 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.263 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.434 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.581 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.666 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.872 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.245 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.495 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.725 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.726 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.654
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.025 |    0.033 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.468 |   0.443 |    0.501 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.174 |   0.617 |    0.675 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.831 |    0.889 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.982 |    1.040 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.172 |    1.230 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.510 |    1.568 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.774 |    1.832 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.043 |    2.101 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.366 |    2.424 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.163 |   2.528 |    2.586 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.349 |   2.878 |    2.936 | 
     | g130707           | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.031 |    3.089 | 
     | g130147__4733     | B ^ -> Y v  | NAND4XL   | 0.479 |   3.511 |    3.569 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.403 |   3.914 |    3.972 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.355 |    4.413 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.299 |   4.654 |    4.712 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.654 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.841
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.037 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.471 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.556 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.896 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.084 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.170 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.392 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.562 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.455 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.072 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.304 |    3.362 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.917 |    3.975 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.060 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.606 |    4.664 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.779 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.841 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.841 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.841
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.037 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.471 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.556 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.896 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.084 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.170 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.392 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.562 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.456 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.073 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.305 |    3.363 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.918 |    3.976 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.061 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.606 |    4.665 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.779 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.841 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.841 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.725
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg               | CK ^         |           |       |  -0.023 |    0.035 | 
     | latched_store_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.386 |   0.363 |    0.421 | 
     | g75948__4319                    | B ^ -> Y v   | NAND2X8   | 0.127 |   0.490 |    0.548 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.626 |    0.684 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.838 |    0.896 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.010 |    1.068 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.139 |    1.197 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.294 |    1.352 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.397 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.485 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.600 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.660 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.763 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.958 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.173 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.299 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.409 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.501 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.585 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.648 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.728 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.786 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.914 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.036 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.178 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.263 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.354 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.434 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.580 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.665 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.795 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.872 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.958 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.021 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.133 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.245 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.356 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.495 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.577 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.725 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.725 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 145: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.654
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.025 |    0.033 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.468 |   0.443 |    0.502 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.174 |   0.617 |    0.675 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.831 |    0.889 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.982 |    1.040 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.172 |    1.230 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.510 |    1.569 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.774 |    1.832 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.043 |    2.101 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.366 |    2.424 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.163 |   2.528 |    2.587 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.349 |   2.878 |    2.936 | 
     | g130707           | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.031 |    3.089 | 
     | g130147__4733     | B ^ -> Y v  | NAND4XL   | 0.479 |   3.510 |    3.569 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.403 |   3.914 |    3.972 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.355 |    4.413 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.299 |   4.654 |    4.712 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.654 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   5.000
= Required Time                 4.899
- Arrival Time                  4.840
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.021
     = Beginpoint Arrival Time       -0.021
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | instr_sub_reg                             | CK ^        |          |       |  -0.021 |    0.037 | 
     | instr_sub_reg                             | CK ^ -> Q ^ | SDFFQX4  | 0.434 |   0.413 |    0.471 | 
     | FE_OFC188_instr_sub                       | A ^ -> Y v  | CLKINVX6 | 0.085 |   0.498 |    0.556 | 
     | g134436                                   | A v -> Y v  | MX2X1    | 0.212 |   0.710 |    0.768 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.128 |   0.838 |    0.897 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.911 |    0.969 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.026 |    1.085 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.085 |   1.111 |    1.170 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.112 |   1.224 |    1.282 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.333 |    1.392 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.420 |    1.478 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.084 |   1.504 |    1.562 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.094 |   1.598 |    1.656 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.082 |   1.680 |    1.738 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.095 |   1.775 |    1.833 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.110 |   1.885 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.090 |   1.974 |    2.032 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.106 |   2.080 |    2.138 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.082 |   2.162 |    2.220 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.135 |   2.297 |    2.355 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.158 |   2.455 |    2.514 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.115 |   2.570 |    2.628 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.132 |   2.702 |    2.760 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.077 |   2.779 |    2.837 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.158 |   2.937 |    2.995 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.135 |   3.072 |    3.131 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.185 |    3.243 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.120 |   3.304 |    3.363 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.398 |    3.456 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.132 |   3.530 |    3.588 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.143 |   3.673 |    3.731 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.137 |   3.810 |    3.868 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.107 |   3.917 |    3.976 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.085 |   4.002 |    4.061 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.165 |   4.167 |    4.225 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.115 |   4.283 |    4.341 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.099 |   4.382 |    4.440 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y v  | XNOR2XL  | 0.224 |   4.606 |    4.665 | 
     | g75604__4319                              | B1 v -> Y ^ | AOI221X1 | 0.172 |   4.778 |    4.837 | 
     | g75589                                    | A ^ -> Y v  | CLKINVX1 | 0.062 |   4.840 |    4.899 | 
     | alu_out_q_reg[31]                         | D v         | SDFFHQX1 | 0.000 |   4.840 |    4.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.653
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^        |           |       |  -0.025 |    0.034 | 
     | instr_rdcycleh_reg | CK ^ -> Q v | SMDFFHQX1 | 0.440 |   0.415 |    0.474 | 
     | g133901            | B v -> Y ^  | NOR4X1    | 0.182 |   0.597 |    0.656 | 
     | FE_OFC120_n_343    | A ^ -> Y ^  | BUFX2     | 0.214 |   0.811 |    0.870 | 
     | g134387            | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.962 |    1.021 | 
     | g132539            | C v -> Y ^  | NOR3X1    | 0.190 |   1.152 |    1.210 | 
     | g132361            | D ^ -> Y v  | NAND4X2   | 0.339 |   1.490 |    1.549 | 
     | g131803            | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.754 |    1.813 | 
     | g131286            | B ^ -> Y v  | NAND2X2   | 0.269 |   2.023 |    2.081 | 
     | g134381            | AN v -> Y v | NOR3BX1   | 0.323 |   2.345 |    2.404 | 
     | g131201            | B v -> Y v  | AND2X2    | 0.524 |   2.870 |    2.928 | 
     | g130189__8428      | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.263 |    3.322 | 
     | g130016__5477      | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.745 |    3.804 | 
     | g129955__3680      | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.348 |    4.407 | 
     | g129899__9945      | C ^ -> Y v  | NAND4XL   | 0.305 |   4.653 |    4.712 | 
     | reg_op1_reg[11]    | D0 v        | SMDFFHQX1 | 0.000 |   4.653 |    4.712 | 
     +---------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.653
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^        |           |       |  -0.025 |    0.034 | 
     | instr_rdcycleh_reg | CK ^ -> Q v | SMDFFHQX1 | 0.440 |   0.415 |    0.474 | 
     | g133901            | B v -> Y ^  | NOR4X1    | 0.182 |   0.597 |    0.656 | 
     | FE_OFC120_n_343    | A ^ -> Y ^  | BUFX2     | 0.214 |   0.811 |    0.870 | 
     | g134387            | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.962 |    1.021 | 
     | g132539            | C v -> Y ^  | NOR3X1    | 0.190 |   1.152 |    1.211 | 
     | g132361            | D ^ -> Y v  | NAND4X2   | 0.339 |   1.490 |    1.549 | 
     | g131803            | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.754 |    1.813 | 
     | g131286            | B ^ -> Y v  | NAND2X2   | 0.269 |   2.023 |    2.082 | 
     | g134381            | AN v -> Y v | NOR3BX1   | 0.323 |   2.345 |    2.404 | 
     | g131201            | B v -> Y v  | AND2X2    | 0.524 |   2.870 |    2.929 | 
     | g130189__8428      | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.263 |    3.322 | 
     | g130016__5477      | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.745 |    3.804 | 
     | g129955__3680      | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.348 |    4.407 | 
     | g129899__9945      | C ^ -> Y v  | NAND4XL   | 0.305 |   4.653 |    4.712 | 
     | reg_op1_reg[11]    | D0 v        | SMDFFHQX1 | 0.000 |   4.653 |    4.712 | 
     +---------------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.724
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.036 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.519 | 
     | g2                              | S0 v -> Y ^  | CLKMX2X2  | 0.339 |   0.799 |    0.858 | 
     | g75396__2398                    | A ^ -> Y ^   | CLKMX2X3  | 0.222 |   1.021 |    1.080 | 
     | add_1642_33_Y_add_1633_32_g2621 | B ^ -> Y v   | NOR2X1    | 0.064 |   1.085 |    1.145 | 
     | add_1642_33_Y_add_1633_32_g2559 | B v -> Y ^   | NOR2XL    | 0.118 |   1.203 |    1.262 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.073 |   1.276 |    1.335 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.396 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.484 |    1.543 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.599 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.659 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.762 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.957 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.172 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.298 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.408 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.500 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.584 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.647 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.727 |    2.786 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.785 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.913 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.035 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.177 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.262 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.352 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.433 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.579 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.664 |    3.723 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.794 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.871 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.956 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.020 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.132 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.244 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.354 |    4.413 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.494 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.576 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.724 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.724 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.724
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.036 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.483 |   0.460 |    0.519 | 
     | g2                              | S0 v -> Y ^  | CLKMX2X2  | 0.339 |   0.799 |    0.858 | 
     | g75396__2398                    | A ^ -> Y ^   | CLKMX2X3  | 0.222 |   1.021 |    1.081 | 
     | add_1642_33_Y_add_1633_32_g2621 | B ^ -> Y v   | NOR2X1    | 0.064 |   1.085 |    1.145 | 
     | add_1642_33_Y_add_1633_32_g2559 | B v -> Y ^   | NOR2XL    | 0.118 |   1.203 |    1.262 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.073 |   1.276 |    1.335 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.120 |   1.396 |    1.455 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.484 |    1.544 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.599 |    1.658 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.659 |    1.718 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.762 |    1.821 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.957 |    2.016 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.172 |    2.231 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.298 |    2.357 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.408 |    2.467 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.500 |    2.559 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.584 |    2.643 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.647 |    2.706 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.727 |    2.787 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.785 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.913 |    2.972 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.035 |    3.094 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.177 |    3.236 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.262 |    3.321 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.352 |    3.412 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.433 |    3.492 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.579 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.664 |    3.724 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.794 |    3.853 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.871 |    3.930 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.956 |    4.016 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.020 |    4.079 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.132 |    4.191 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.244 |    4.303 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.110 |   4.354 |    4.414 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.140 |   4.494 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.576 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.724 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.724 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.025
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.676
- Arrival Time                  4.617
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.066 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.459 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.813 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.966 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.213 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.585 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.848 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.117 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.381 |    2.441 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.071 |   2.453 |    2.512 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.332 |   2.784 |    2.844 | 
     | g130340__6131    | B0 v -> Y ^ | AOI22XL   | 0.263 |   3.048 |    3.107 | 
     | g130069__1666    | D ^ -> Y v  | NAND4XL   | 0.372 |   3.419 |    3.479 | 
     | g130006__7482    | AN v -> Y v | NAND4BXL  | 0.385 |   3.804 |    3.863 | 
     | g129937__4319    | A2 v -> Y ^ | OAI31X1   | 0.513 |   4.317 |    4.376 | 
     | g129924__4733    | D ^ -> Y v  | NAND4XL   | 0.299 |   4.617 |    4.676 | 
     | reg_op1_reg[1]   | D0 v        | SMDFFHQX4 | 0.000 |   4.617 |    4.676 | 
     +-------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.025
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.676
- Arrival Time                  4.616
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.067 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.459 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.814 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.966 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.213 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.585 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.848 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.117 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.381 |    2.441 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.071 |   2.453 |    2.512 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.332 |   2.784 |    2.844 | 
     | g130340__6131    | B0 v -> Y ^ | AOI22XL   | 0.263 |   3.047 |    3.107 | 
     | g130069__1666    | D ^ -> Y v  | NAND4XL   | 0.372 |   3.419 |    3.479 | 
     | g130006__7482    | AN v -> Y v | NAND4BXL  | 0.385 |   3.804 |    3.863 | 
     | g129937__4319    | A2 v -> Y ^ | OAI31X1   | 0.513 |   4.317 |    4.376 | 
     | g129924__4733    | D ^ -> Y v  | NAND4XL   | 0.299 |   4.616 |    4.676 | 
     | reg_op1_reg[1]   | D0 v        | SMDFFHQX4 | 0.000 |   4.616 |    4.676 | 
     +-------------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.742
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.068 | 
     | reg_op2_reg[0]                            | CK ^ -> Q v | SDFFQX4  | 0.476 |   0.484 |    0.543 | 
     | g134436                                   | S0 v -> Y ^ | MX2X1    | 0.274 |   0.758 |    0.817 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 ^ -> Y v | OAI21X1  | 0.105 |   0.863 |    0.922 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1 | 0.084 |   0.947 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1  | 0.093 |   1.040 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1 | 0.097 |   1.138 |    1.197 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2  | 0.092 |   1.230 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1 | 0.092 |   1.322 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2  | 0.097 |   1.419 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1  | 0.071 |   1.490 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1 | 0.120 |   1.610 |    1.669 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1 | 0.078 |   1.688 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1  | 0.124 |   1.812 |    1.871 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1 | 0.098 |   1.910 |    1.969 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2  | 0.103 |   2.012 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1  | 0.088 |   2.101 |    2.160 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2 | 0.134 |   2.234 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1 | 0.123 |   2.358 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2 | 0.159 |   2.517 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1  | 0.129 |   2.646 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1  | 0.103 |   2.749 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2    | 0.094 |   2.843 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1   | 0.084 |   2.927 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2 | 0.117 |   3.044 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1  | 0.098 |   3.142 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1  | 0.145 |   3.287 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2  | 0.118 |   3.405 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1 | 0.108 |   3.513 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2  | 0.105 |   3.618 |    3.677 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2  | 0.152 |   3.770 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1   | 0.062 |   3.832 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1  | 0.145 |   3.977 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1  | 0.149 |   4.126 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2  | 0.123 |   4.249 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1  | 0.074 |   4.323 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL  | 0.237 |   4.560 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.664 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.742 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.742 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.742
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.068 | 
     | reg_op2_reg[0]                            | CK ^ -> Q v | SDFFQX4  | 0.476 |   0.484 |    0.544 | 
     | g134436                                   | S0 v -> Y ^ | MX2X1    | 0.274 |   0.758 |    0.818 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 ^ -> Y v | OAI21X1  | 0.105 |   0.863 |    0.922 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1 | 0.084 |   0.947 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1  | 0.093 |   1.040 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1 | 0.097 |   1.138 |    1.198 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2  | 0.092 |   1.230 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1 | 0.092 |   1.322 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2  | 0.097 |   1.419 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1  | 0.071 |   1.490 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1 | 0.120 |   1.610 |    1.670 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1 | 0.078 |   1.688 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1  | 0.124 |   1.812 |    1.872 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1 | 0.098 |   1.910 |    1.970 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2  | 0.103 |   2.012 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1  | 0.088 |   2.101 |    2.161 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2 | 0.134 |   2.234 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1 | 0.123 |   2.358 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2 | 0.159 |   2.517 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1  | 0.129 |   2.646 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1  | 0.103 |   2.749 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2    | 0.094 |   2.843 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1   | 0.084 |   2.927 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2 | 0.117 |   3.044 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1  | 0.098 |   3.142 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1  | 0.145 |   3.287 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2  | 0.118 |   3.405 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1 | 0.108 |   3.512 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2  | 0.105 |   3.618 |    3.677 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2  | 0.152 |   3.769 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1   | 0.062 |   3.832 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1  | 0.145 |   3.977 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1  | 0.149 |   4.126 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2  | 0.123 |   4.248 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1  | 0.074 |   4.322 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL  | 0.237 |   4.560 |    4.619 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.664 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.742 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.742 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.742
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.068 | 
     | reg_op2_reg[0]                            | CK ^ -> Q v | SDFFQX4  | 0.476 |   0.484 |    0.544 | 
     | g134436                                   | S0 v -> Y ^ | MX2X1    | 0.274 |   0.758 |    0.818 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 ^ -> Y v | OAI21X1  | 0.105 |   0.863 |    0.922 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1 | 0.084 |   0.947 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1  | 0.093 |   1.040 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1 | 0.097 |   1.138 |    1.198 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2  | 0.092 |   1.230 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1 | 0.092 |   1.322 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2  | 0.097 |   1.419 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1  | 0.071 |   1.490 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1 | 0.120 |   1.610 |    1.670 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1 | 0.078 |   1.688 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1  | 0.124 |   1.812 |    1.872 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1 | 0.098 |   1.910 |    1.970 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2  | 0.103 |   2.012 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1  | 0.088 |   2.101 |    2.161 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2 | 0.134 |   2.234 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1 | 0.123 |   2.358 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2 | 0.159 |   2.517 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1  | 0.129 |   2.646 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1  | 0.103 |   2.749 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2    | 0.094 |   2.843 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1   | 0.084 |   2.927 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2 | 0.117 |   3.044 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1  | 0.098 |   3.142 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1  | 0.145 |   3.287 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2  | 0.118 |   3.405 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1 | 0.108 |   3.513 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2  | 0.105 |   3.618 |    3.678 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2  | 0.152 |   3.770 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1   | 0.062 |   3.832 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1  | 0.145 |   3.977 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1  | 0.149 |   4.126 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2  | 0.123 |   4.249 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1  | 0.074 |   4.323 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL  | 0.237 |   4.560 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.104 |   4.664 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.742 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.742 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.741
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.068 | 
     | reg_op2_reg[0]                            | CK ^ -> Q v | SDFFQX4  | 0.476 |   0.484 |    0.544 | 
     | g134436                                   | S0 v -> Y ^ | MX2X1    | 0.274 |   0.758 |    0.818 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 ^ -> Y v | OAI21X1  | 0.105 |   0.863 |    0.923 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A v -> Y ^  | CLKINVX1 | 0.084 |   0.947 |    1.007 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 ^ -> Y v | OAI21X1  | 0.093 |   1.040 |    1.100 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A v -> Y ^  | CLKINVX1 | 0.097 |   1.138 |    1.198 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 ^ -> Y v | OAI21X2  | 0.092 |   1.230 |    1.290 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B v -> Y ^  | NAND2BX1 | 0.092 |   1.322 |    1.382 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B ^ -> Y v  | NAND2X2  | 0.097 |   1.419 |    1.479 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B v -> Y ^  | NAND2X1  | 0.071 |   1.490 |    1.550 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B ^ -> Y v  | NAND2BX1 | 0.120 |   1.610 |    1.670 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B v -> Y ^  | NAND2BX1 | 0.078 |   1.688 |    1.748 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B ^ -> Y v  | NAND2X1  | 0.124 |   1.812 |    1.872 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B v -> Y ^  | NAND2BX1 | 0.098 |   1.910 |    1.970 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B ^ -> Y v  | NAND2X2  | 0.103 |   2.012 |    2.072 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B v -> Y ^  | NAND2X1  | 0.088 |   2.101 |    2.161 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 ^ -> Y v | OAI211X2 | 0.134 |   2.234 |    2.294 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B v -> Y ^  | NAND2BX1 | 0.123 |   2.358 |    2.418 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 ^ -> Y v | OAI211X2 | 0.159 |   2.517 |    2.577 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 v -> Y ^ | AOI21X1  | 0.129 |   2.646 |    2.706 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 ^ -> Y v | OAI21X1  | 0.103 |   2.749 |    2.809 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A v -> Y ^  | INVX2    | 0.094 |   2.843 |    2.903 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B ^ -> Y v  | NOR2X1   | 0.084 |   2.927 |    2.987 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 v -> Y ^ | OAI211X2 | 0.117 |   3.044 |    3.104 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 ^ -> Y v | AOI21X1  | 0.098 |   3.142 |    3.202 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 v -> Y ^ | OAI21X1  | 0.145 |   3.287 |    3.347 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B ^ -> Y v  | NAND2X2  | 0.118 |   3.405 |    3.465 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B v -> Y ^  | NAND2BX1 | 0.108 |   3.512 |    3.572 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 ^ -> Y v | OAI21X2  | 0.105 |   3.618 |    3.678 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 v -> Y ^ | AOI21X2  | 0.152 |   3.769 |    3.829 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B ^ -> Y v  | NOR2X1   | 0.062 |   3.832 |    3.892 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B v -> Y ^  | NOR2BX1  | 0.145 |   3.977 |    4.037 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 ^ -> Y v | OAI21X1  | 0.149 |   4.126 |    4.186 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 v -> Y ^ | AOI21X2  | 0.123 |   4.248 |    4.308 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 ^ -> Y v | OAI21X1  | 0.074 |   4.322 |    4.382 | 
     | sub_1313_38_Y_add_1313_58_g2              | A v -> Y ^  | XNOR2XL  | 0.237 |   4.560 |    4.620 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.104 |   4.664 |    4.724 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.741 |    4.801 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.741 |    4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.633
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg     | CK ^        |           |       |   0.007 |    0.067 | 
     | instr_sll_reg     | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.380 |    0.440 | 
     | g133979           | A v -> Y ^  | NOR2XL    | 0.351 |   0.731 |    0.791 | 
     | g133420           | A ^ -> Y v  | NAND2XL   | 0.152 |   0.883 |    0.943 | 
     | g132817           | C v -> Y ^  | NOR4X1    | 0.247 |   1.131 |    1.191 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.502 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.766 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.035 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.263 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.437 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.509 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.856 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.241 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.488 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.856 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.379 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.633 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.633 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.633
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg     | CK ^        |           |       |   0.007 |    0.067 | 
     | instr_sll_reg     | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.380 |    0.440 | 
     | g133979           | A v -> Y ^  | NOR2XL    | 0.351 |   0.731 |    0.791 | 
     | g133420           | A ^ -> Y v  | NAND2XL   | 0.152 |   0.883 |    0.944 | 
     | g132817           | C v -> Y ^  | NOR4X1    | 0.247 |   1.131 |    1.191 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.502 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.766 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.035 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.263 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.437 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.509 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.856 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.241 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.488 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.856 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.379 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.633 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.633 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.653
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.037 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.581 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.764 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.978 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.229 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.601 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.864 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.133 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.456 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.623 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.949 | 
     | g130459          | B0 v -> Y ^ | AOI22XL   | 0.215 |   3.103 |    3.163 | 
     | g130095__2883    | A ^ -> Y v  | NAND4XL   | 0.585 |   3.688 |    3.748 | 
     | g129953__5526    | A1 v -> Y ^ | OAI31X1   | 0.629 |   4.317 |    4.377 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.336 |   4.653 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.653 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.653
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.038 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.581 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.764 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.978 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.229 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.601 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.864 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.133 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.456 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.624 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.949 | 
     | g130459          | B0 v -> Y ^ | AOI22XL   | 0.214 |   3.103 |    3.163 | 
     | g130095__2883    | A ^ -> Y v  | NAND4XL   | 0.585 |   3.688 |    3.748 | 
     | g129953__5526    | A1 v -> Y ^ | OAI31X1   | 0.629 |   4.317 |    4.377 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.336 |   4.653 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.653 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 161: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_lui_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.651
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_lui_reg   | CK ^        |           |       |  -0.024 |    0.037 | 
     | instr_lui_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.400 |   0.376 |    0.437 | 
     | g75937__9315    | B v -> Y ^  | NOR2XL    | 0.241 |   0.617 |    0.678 | 
     | g75862__8246    | B ^ -> Y v  | NAND2X1   | 0.248 |   0.865 |    0.926 | 
     | g132817         | D v -> Y ^  | NOR4X1    | 0.252 |   1.117 |    1.178 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.488 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.752 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.020 |    2.081 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.343 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.867 |    2.928 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.261 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.743 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.346 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.651 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.651 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 162: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_lui_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.651
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_lui_reg   | CK ^        |           |       |  -0.024 |    0.037 | 
     | instr_lui_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.400 |   0.376 |    0.437 | 
     | g75937__9315    | B v -> Y ^  | NOR2XL    | 0.241 |   0.617 |    0.678 | 
     | g75862__8246    | B ^ -> Y v  | NAND2X1   | 0.248 |   0.865 |    0.926 | 
     | g132817         | D v -> Y ^  | NOR4X1    | 0.252 |   1.117 |    1.178 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.488 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.752 |    1.813 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.020 |    2.082 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.343 |    2.404 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.867 |    2.929 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.394 |   3.261 |    3.322 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.743 |    3.804 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.345 |    4.407 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.305 |   4.651 |    4.712 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.651 |    4.712 | 
     +------------------------------------------------------------------------+ 
Path 163: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.651
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.038 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.581 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.765 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.979 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.230 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.601 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.865 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.134 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.457 | 
     | g134390          | AN v -> Y v | NOR2BX1   | 0.165 |   2.560 |    2.621 | 
     | FE_OFC136_n_43   | A v -> Y v  | BUFX3     | 0.337 |   2.897 |    2.958 | 
     | g130189__8428    | A1 v -> Y ^ | AOI222XL  | 0.364 |   3.261 |    3.322 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.743 |    3.804 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.345 |    4.407 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.305 |   4.651 |    4.712 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.651 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 164: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.680
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.038 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.427 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.556 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.692 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.904 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.552 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.964 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.179 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.415 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.507 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.795 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.792 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.920 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.732 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.027 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.469 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.680 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.680 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 165: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.029
- Setup                         0.298
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.611
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |    0.038 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.581 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.765 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.979 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.230 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.601 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.865 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.134 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.301 |    2.362 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.475 |    2.537 | 
     | g131256           | A ^ -> Y v  | CLKINVX2  | 0.073 |   2.548 |    2.609 | 
     | g131221           | B v -> Y v  | AND2X6    | 0.236 |   2.784 |    2.845 | 
     | g130536           | B1 v -> Y ^ | AOI22X1   | 0.138 |   2.923 |    2.984 | 
     | g130111__1705     | A ^ -> Y v  | NAND4XL   | 0.310 |   3.233 |    3.294 | 
     | g130020__4319     | AN v -> Y v | NAND4BXL  | 0.513 |   3.745 |    3.807 | 
     | g129959__5122     | A2 v -> Y ^ | OAI31X1   | 0.556 |   4.302 |    4.363 | 
     | g129898__9315     | C ^ -> Y v  | NAND4XL   | 0.310 |   4.611 |    4.673 | 
     | reg_op1_reg[15]   | D0 v        | SMDFFHQX1 | 0.000 |   4.611 |    4.673 | 
     +--------------------------------------------------------------------------+ 
Path 166: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.650
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.038 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.582 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.765 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.979 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.230 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.602 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.865 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.134 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.457 | 
     | g134390          | AN v -> Y v | NOR2BX1   | 0.165 |   2.560 |    2.622 | 
     | FE_OFC136_n_43   | A v -> Y v  | BUFX3     | 0.337 |   2.897 |    2.958 | 
     | g130189__8428    | A1 v -> Y ^ | AOI222XL  | 0.364 |   3.261 |    3.322 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.482 |   3.743 |    3.804 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.603 |   4.345 |    4.407 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.305 |   4.650 |    4.712 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.650 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 167: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.904 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.206 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.552 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.795 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.732 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.468 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 168: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.904 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.205 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.552 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.795 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.732 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.468 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.904 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.206 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.553 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.964 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.179 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.415 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.507 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.796 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.792 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.920 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.733 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.027 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.469 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.029
- Setup                         0.298
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.611
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |    0.038 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.582 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.765 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.979 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.230 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.602 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.865 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.134 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.301 |    2.362 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.475 |    2.537 | 
     | g131256           | A ^ -> Y v  | CLKINVX2  | 0.073 |   2.548 |    2.609 | 
     | g131221           | B v -> Y v  | AND2X6    | 0.236 |   2.784 |    2.846 | 
     | g130536           | B1 v -> Y ^ | AOI22X1   | 0.138 |   2.922 |    2.984 | 
     | g130111__1705     | A ^ -> Y v  | NAND4XL   | 0.310 |   3.232 |    3.294 | 
     | g130020__4319     | AN v -> Y v | NAND4BXL  | 0.513 |   3.745 |    3.807 | 
     | g129959__5122     | A2 v -> Y ^ | OAI31X1   | 0.556 |   4.301 |    4.363 | 
     | g129898__9315     | C ^ -> Y v  | NAND4XL   | 0.310 |   4.611 |    4.673 | 
     | reg_op1_reg[15]   | D0 v        | SMDFFHQX1 | 0.000 |   4.611 |    4.673 | 
     +--------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.905 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.206 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.402 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.552 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.768 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.590 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.795 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.041 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.183 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.268 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.439 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.732 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.877 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.250 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.468 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.905 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.206 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.300 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.553 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.796 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.733 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.468 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 173: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.905 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.206 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.403 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.553 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.769 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.591 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.796 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.042 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.184 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.269 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.440 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.733 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.878 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.251 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.468 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.566 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 174: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  4.679
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | g75889__3680                    | B v -> Y ^   | NOR2X1    | 0.136 |   0.631 |    0.693 | 
     | FE_OFC150_n_2841                | A ^ -> Y ^   | CLKBUFX6  | 0.212 |   0.843 |    0.905 | 
     | g75492__6161                    | A1 ^ -> Y v  | AOI222X1  | 0.173 |   1.016 |    1.077 | 
     | FE_OFC107_n_3090                | A v -> Y ^   | CLKINVX2  | 0.128 |   1.144 |    1.206 | 
     | add_1642_33_Y_add_1633_32_g2637 | B ^ -> Y v   | NAND2XL   | 0.155 |   1.299 |    1.361 | 
     | add_1642_33_Y_add_1633_32_g2546 | B0 v -> Y ^  | OAI21X1   | 0.103 |   1.402 |    1.464 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.491 |    1.553 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.115 |   1.606 |    1.667 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.059 |   1.665 |    1.727 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.103 |   1.768 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.195 |   1.963 |    2.025 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.215 |   2.178 |    2.240 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.126 |   2.304 |    2.366 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.110 |   2.414 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.506 |    2.568 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.084 |   2.590 |    2.652 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.063 |   2.653 |    2.715 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.081 |   2.734 |    2.796 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.791 |    2.853 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.128 |   2.919 |    2.981 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.122 |   3.041 |    3.103 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.142 |   3.183 |    3.245 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.085 |   3.268 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.090 |   3.359 |    3.421 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.080 |   3.439 |    3.501 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.146 |   3.586 |    3.647 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.671 |    3.733 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.129 |   3.800 |    3.862 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.077 |   3.877 |    3.939 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.086 |   3.963 |    4.025 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.063 |   4.026 |    4.088 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.112 |   4.138 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.112 |   4.250 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.218 |   4.468 |    4.530 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.097 |   4.565 |    4.627 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.114 |   4.679 |    4.741 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.679 |    4.741 | 
     +-----------------------------------------------------------------------------------------+ 
Path 175: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.648
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.039 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.582 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.766 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.979 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.231 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.602 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.866 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.135 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.457 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.625 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.951 | 
     | g130686          | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.051 |    3.113 | 
     | g130143__6131    | A ^ -> Y v  | NAND4XL   | 0.582 |   3.633 |    3.696 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.339 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.648 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.648 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 176: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.648
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.039 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.582 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.766 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.980 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.231 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.602 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.866 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.135 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.395 |    2.458 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.168 |   2.563 |    2.625 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.326 |   2.888 |    2.951 | 
     | g130686          | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.051 |    3.113 | 
     | g130143__6131    | A ^ -> Y v  | NAND4XL   | 0.582 |   3.633 |    3.696 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.339 |    4.402 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.648 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.648 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 177: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.721
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.039 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.428 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.557 | 
     | FE_OFC185_n_3181                | A v -> Y v   | BUFX2     | 0.257 |   0.752 |    0.814 | 
     | g75492__6161                    | B1 v -> Y ^  | AOI222X1  | 0.249 |   1.001 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.119 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.262 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.384 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.485 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.579 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.651 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.735 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.932 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.137 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.236 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.294 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.449 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.507 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.622 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.675 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.778 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.889 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.027 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.109 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.179 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.291 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.369 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.485 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.560 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.668 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.793 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.847 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.951 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.053 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.182 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.269 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.491 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.573 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.721 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.721 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 178: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.721
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.040 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.429 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.558 | 
     | FE_OFC185_n_3181                | A v -> Y v   | BUFX2     | 0.257 |   0.752 |    0.814 | 
     | g75492__6161                    | B1 v -> Y ^  | AOI222X1  | 0.249 |   1.001 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.119 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.262 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.384 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.485 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.579 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.650 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.735 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.932 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.137 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.236 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.294 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.449 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.507 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.621 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.675 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.777 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.889 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.027 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.109 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.179 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.291 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.369 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.485 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.560 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.668 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.793 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.847 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.951 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.053 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.181 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.269 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.491 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.573 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.721 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.721 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 179: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.721
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.040 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.429 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.558 | 
     | FE_OFC185_n_3181                | A v -> Y v   | BUFX2     | 0.257 |   0.752 |    0.814 | 
     | g75492__6161                    | B1 v -> Y ^  | AOI222X1  | 0.249 |   1.001 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.119 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.262 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.384 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.485 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.579 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.651 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.735 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.932 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.137 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.236 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.294 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.449 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.507 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.622 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.675 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.778 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.889 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.027 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.109 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.179 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.291 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.369 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.485 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.560 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.668 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.793 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.847 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.951 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.053 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.182 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.269 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.491 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.573 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.721 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.721 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 180: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.721
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg              | CK ^         |           |       |  -0.023 |    0.040 | 
     | latched_branch_reg              | CK ^ -> Q ^  | SDFFX4    | 0.389 |   0.366 |    0.429 | 
     | g75948__4319                    | A ^ -> Y v   | NAND2X8   | 0.129 |   0.495 |    0.558 | 
     | FE_OFC185_n_3181                | A v -> Y v   | BUFX2     | 0.257 |   0.752 |    0.815 | 
     | g75492__6161                    | B1 v -> Y ^  | AOI222X1  | 0.249 |   1.001 |    1.064 | 
     | FE_OFC107_n_3090                | A ^ -> Y v   | CLKINVX2  | 0.118 |   1.119 |    1.181 | 
     | add_1642_33_Y_add_1633_32_g2649 | B v -> Y ^   | NOR2X1    | 0.143 |   1.262 |    1.324 | 
     | add_1642_33_Y_add_1633_32_g2546 | A0 ^ -> Y v  | OAI21X1   | 0.122 |   1.384 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.485 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.579 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.650 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.735 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.932 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.137 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.236 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.294 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.449 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.507 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.621 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.675 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.777 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.889 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.027 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.109 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.179 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.291 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.369 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.485 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.560 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.668 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.793 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.847 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.951 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.053 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.181 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.269 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.491 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.572 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.721 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.721 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 181: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.647
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.070 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.462 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.817 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.969 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.217 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.588 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.852 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.121 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.443 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.905 |    2.967 | 
     | g130203__4733   | B1 v -> Y ^ | AOI222XL  | 0.398 |   3.302 |    3.365 | 
     | g130030__7098   | D ^ -> Y v  | NAND4BXL  | 0.405 |   3.708 |    3.771 | 
     | g129969__9945   | A2 v -> Y ^ | OAI31X1   | 0.631 |   4.339 |    4.402 | 
     | g129913__3680   | C ^ -> Y v  | NAND4XL   | 0.308 |   4.647 |    4.710 | 
     | reg_op1_reg[25] | D0 v        | SMDFFHQX1 | 0.000 |   4.647 |    4.710 | 
     +------------------------------------------------------------------------+ 
Path 182: MET Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.300
+ Phase Shift                   5.000
= Required Time                 4.672
- Arrival Time                  4.609
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.070 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.462 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.817 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.969 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.217 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.588 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.852 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.121 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.443 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.543 |    2.606 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.893 |    2.956 | 
     | g130522          | B1 v -> Y ^ | AOI22X1   | 0.171 |   3.063 |    3.126 | 
     | g130108__3680    | B ^ -> Y v  | NAND4X1   | 0.524 |   3.587 |    3.650 | 
     | g130019__6260    | AN v -> Y v | NAND4BXL  | 0.336 |   3.923 |    3.986 | 
     | g129958__1705    | A2 v -> Y ^ | OAI31X1   | 0.368 |   4.291 |    4.354 | 
     | g129902__1666    | C ^ -> Y v  | NAND4XL   | 0.318 |   4.609 |    4.672 | 
     | reg_op1_reg[14]  | D0 v        | SMDFFHQX1 | 0.000 |   4.609 |    4.672 | 
     +-------------------------------------------------------------------------+ 
Path 183: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.647
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.070 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.462 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.817 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.970 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.217 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.588 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.852 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.121 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.443 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.524 |   2.905 |    2.968 | 
     | g130203__4733   | B1 v -> Y ^ | AOI222XL  | 0.397 |   3.302 |    3.365 | 
     | g130030__7098   | D ^ -> Y v  | NAND4BXL  | 0.405 |   3.708 |    3.771 | 
     | g129969__9945   | A2 v -> Y ^ | OAI31X1   | 0.631 |   4.339 |    4.402 | 
     | g129913__3680   | C ^ -> Y v  | NAND4XL   | 0.308 |   4.647 |    4.710 | 
     | reg_op1_reg[25] | D0 v        | SMDFFHQX1 | 0.000 |   4.647 |    4.710 | 
     +------------------------------------------------------------------------+ 
Path 184: MET Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.300
+ Phase Shift                   5.000
= Required Time                 4.672
- Arrival Time                  4.609
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.070 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.462 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.355 |   0.754 |    0.817 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.152 |   0.907 |    0.970 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.247 |   1.154 |    1.217 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.525 |    1.588 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.789 |    1.852 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.058 |    2.121 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.323 |   2.380 |    2.443 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.163 |   2.543 |    2.606 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.349 |   2.893 |    2.956 | 
     | g130522          | B1 v -> Y ^ | AOI22X1   | 0.170 |   3.063 |    3.126 | 
     | g130108__3680    | B ^ -> Y v  | NAND4X1   | 0.524 |   3.587 |    3.650 | 
     | g130019__6260    | AN v -> Y v | NAND4BXL  | 0.336 |   3.923 |    3.986 | 
     | g129958__1705    | A2 v -> Y ^ | OAI31X1   | 0.368 |   4.291 |    4.354 | 
     | g129902__1666    | C ^ -> Y v  | NAND4XL   | 0.318 |   4.609 |    4.672 | 
     | reg_op1_reg[14]  | D0 v        | SMDFFHQX1 | 0.000 |   4.609 |    4.672 | 
     +-------------------------------------------------------------------------+ 
Path 185: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.720
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.040 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.508 | 
     | g2                              | S0 ^ -> Y v  | CLKMX2X2  | 0.329 |   0.774 |    0.837 | 
     | g75396__2398                    | A v -> Y v   | CLKMX2X3  | 0.229 |   1.003 |    1.066 | 
     | add_1642_33_Y_add_1633_32_g2636 | B v -> Y ^   | NAND2XL   | 0.099 |   1.102 |    1.165 | 
     | add_1642_33_Y_add_1633_32_g2555 | AN ^ -> Y ^  | NOR2BX1   | 0.174 |   1.276 |    1.339 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 ^ -> Y v  | OAI21X1   | 0.107 |   1.383 |    1.446 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.484 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.578 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.650 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.734 |    1.797 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.931 |    1.994 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.136 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.235 |    2.298 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.293 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.448 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.507 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.621 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.674 |    2.737 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.777 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.888 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.026 |    3.089 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.108 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.179 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.291 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.368 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.484 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.559 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.667 |    3.730 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.792 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.846 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.950 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.052 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.181 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.269 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.490 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.572 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.720 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.720 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 186: MET Setup Check with Pin reg_op1_reg[24]/CK 
Endpoint:   reg_op1_reg[24]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.647
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |    0.040 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.583 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.767 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.981 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.232 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.603 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.867 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.136 | 
     | g131268           | C v -> Y ^  | NAND3X1   | 0.104 |   2.177 |    2.240 | 
     | FE_OCPC192_n_1428 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.352 |    2.415 | 
     | g131193           | B ^ -> Y v  | NOR2XL    | 0.077 |   2.429 |    2.493 | 
     | FE_OFC180_n_1488  | A v -> Y v  | BUFX4     | 0.286 |   2.715 |    2.779 | 
     | FE_OFC181_n_1488  | A v -> Y v  | BUFX2     | 0.281 |   2.997 |    3.060 | 
     | g130665           | A1 v -> Y ^ | AOI22X1   | 0.129 |   3.125 |    3.189 | 
     | g130138__2802     | D ^ -> Y v  | NAND4XL   | 0.265 |   3.390 |    3.454 | 
     | g130029__8246     | AN v -> Y v | NAND4BX1  | 0.519 |   3.909 |    3.973 | 
     | g129968__9315     | A2 v -> Y ^ | OAI31X2   | 0.432 |   4.341 |    4.404 | 
     | g129912__6783     | C ^ -> Y v  | NAND4XL   | 0.306 |   4.647 |    4.710 | 
     | reg_op1_reg[24]   | D0 v        | SMDFFHQX1 | 0.000 |   4.647 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 187: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.223
+ Phase Shift                   5.000
= Required Time                 4.783
- Arrival Time                  4.720
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.023 |    0.041 | 
     | latched_stalu_reg               | CK ^ -> Q ^  | SDFFQX4   | 0.468 |   0.445 |    0.508 | 
     | g2                              | S0 ^ -> Y v  | CLKMX2X2  | 0.329 |   0.774 |    0.837 | 
     | g75396__2398                    | A v -> Y v   | CLKMX2X3  | 0.229 |   1.003 |    1.066 | 
     | add_1642_33_Y_add_1633_32_g2636 | B v -> Y ^   | NAND2XL   | 0.099 |   1.102 |    1.165 | 
     | add_1642_33_Y_add_1633_32_g2555 | AN ^ -> Y ^  | NOR2BX1   | 0.174 |   1.276 |    1.340 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 ^ -> Y v  | OAI21X1   | 0.107 |   1.383 |    1.447 | 
     | add_1642_33_Y_add_1633_32_g2545 | A v -> Y ^   | CLKINVX1  | 0.101 |   1.484 |    1.547 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 ^ -> Y v  | OAI21X2   | 0.094 |   1.578 |    1.641 | 
     | add_1642_33_Y_add_1633_32_g2542 | A v -> Y ^   | CLKINVX2  | 0.072 |   1.650 |    1.713 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 ^ -> Y v  | OAI21X2   | 0.085 |   1.734 |    1.798 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N v -> Y v | OAI2BB1X1 | 0.197 |   1.931 |    1.995 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N v -> Y v | OAI2BB1X2 | 0.205 |   2.136 |    2.199 | 
     | add_1642_33_Y_add_1633_32_g2532 | B v -> Y ^   | NAND2BX1  | 0.099 |   2.235 |    2.299 | 
     | add_1642_33_Y_add_1633_32_g2530 | B ^ -> Y v   | NOR2BX1   | 0.058 |   2.293 |    2.356 | 
     | add_1642_33_Y_add_1633_32_g2528 | B v -> Y ^   | NOR2X1    | 0.155 |   2.448 |    2.512 | 
     | add_1642_33_Y_add_1633_32_g2521 | B ^ -> Y v   | NOR2X2    | 0.058 |   2.507 |    2.570 | 
     | add_1642_33_Y_add_1633_32_g2520 | B v -> Y ^   | NOR2BX2   | 0.114 |   2.621 |    2.684 | 
     | add_1642_33_Y_add_1633_32_g2512 | B ^ -> Y v   | NOR2X2    | 0.053 |   2.674 |    2.738 | 
     | add_1642_33_Y_add_1633_32_g2510 | B v -> Y ^   | NOR2BX2   | 0.102 |   2.777 |    2.840 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 ^ -> Y v  | OAI21X2   | 0.111 |   2.888 |    2.951 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 v -> Y ^  | AOI21X2   | 0.138 |   3.026 |    3.090 | 
     | add_1642_33_Y_add_1633_32_g2502 | B ^ -> Y v   | NOR2X2    | 0.082 |   3.108 |    3.172 | 
     | add_1642_33_Y_add_1633_32_g2498 | B v -> Y ^   | NAND2X2   | 0.070 |   3.179 |    3.242 | 
     | add_1642_33_Y_add_1633_32_g2496 | B ^ -> Y v   | NAND2X2   | 0.112 |   3.291 |    3.354 | 
     | add_1642_33_Y_add_1633_32_g2490 | B v -> Y ^   | NAND2BX2  | 0.078 |   3.368 |    3.432 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 ^ -> Y v  | OAI21X2   | 0.116 |   3.484 |    3.547 | 
     | add_1642_33_Y_add_1633_32_g2479 | B v -> Y ^   | NAND2BX2  | 0.075 |   3.559 |    3.622 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 ^ -> Y v  | AOI21X2   | 0.108 |   3.667 |    3.731 | 
     | add_1642_33_Y_add_1633_32_g2473 | B v -> Y ^   | NOR2BX4   | 0.125 |   3.792 |    3.855 | 
     | add_1642_33_Y_add_1633_32_g2471 | B ^ -> Y v   | NOR2BX2   | 0.054 |   3.846 |    3.909 | 
     | add_1642_33_Y_add_1633_32_g2468 | B v -> Y ^   | NOR2X2    | 0.104 |   3.950 |    4.014 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 ^ -> Y v  | OAI21X2   | 0.102 |   4.052 |    4.115 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 v -> Y ^  | AOI21X2   | 0.129 |   4.181 |    4.244 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 ^ -> Y v  | OAI21X2   | 0.088 |   4.269 |    4.332 | 
     | add_1642_33_Y_add_1633_32_g2673 | B v -> Y ^   | XNOR2XL   | 0.221 |   4.490 |    4.553 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.082 |   4.572 |    4.635 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.148 |   4.720 |    4.783 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.720 |    4.783 | 
     +-----------------------------------------------------------------------------------------+ 
Path 188: MET Setup Check with Pin reg_op1_reg[24]/CK 
Endpoint:   reg_op1_reg[24]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.647
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |    0.040 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.584 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.767 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.981 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.232 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.604 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.867 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.136 | 
     | g131268           | C v -> Y ^  | NAND3X1   | 0.104 |   2.177 |    2.240 | 
     | FE_OCPC192_n_1428 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.352 |    2.416 | 
     | g131193           | B ^ -> Y v  | NOR2XL    | 0.077 |   2.429 |    2.493 | 
     | FE_OFC180_n_1488  | A v -> Y v  | BUFX4     | 0.286 |   2.715 |    2.779 | 
     | FE_OFC181_n_1488  | A v -> Y v  | BUFX2     | 0.281 |   2.997 |    3.060 | 
     | g130665           | A1 v -> Y ^ | AOI22X1   | 0.129 |   3.125 |    3.189 | 
     | g130138__2802     | D ^ -> Y v  | NAND4XL   | 0.265 |   3.390 |    3.454 | 
     | g130029__8246     | AN v -> Y v | NAND4BX1  | 0.519 |   3.909 |    3.973 | 
     | g129968__9315     | A2 v -> Y ^ | OAI31X2   | 0.432 |   4.341 |    4.404 | 
     | g129912__6783     | C ^ -> Y v  | NAND4XL   | 0.306 |   4.647 |    4.710 | 
     | reg_op1_reg[24]   | D0 v        | SMDFFHQX1 | 0.000 |   4.647 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 189: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.029
- Setup                         0.298
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.608
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.041 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.585 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.768 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.982 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.233 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.605 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.868 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.137 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.461 | 
     | g131254          | A ^ -> Y v  | CLKINVX2  | 0.119 |   2.515 |    2.580 | 
     | g131220          | B v -> Y v  | AND2X6    | 0.260 |   2.775 |    2.840 | 
     | g130537          | B1 v -> Y ^ | AOI22X1   | 0.145 |   2.921 |    2.985 | 
     | g130111__1705    | B ^ -> Y v  | NAND4XL   | 0.309 |   3.229 |    3.294 | 
     | g130020__4319    | AN v -> Y v | NAND4BXL  | 0.513 |   3.742 |    3.807 | 
     | g129959__5122    | A2 v -> Y ^ | OAI31X1   | 0.556 |   4.299 |    4.363 | 
     | g129898__9315    | C ^ -> Y v  | NAND4XL   | 0.310 |   4.608 |    4.673 | 
     | reg_op1_reg[15]  | D0 v        | SMDFFHQX1 | 0.000 |   4.608 |    4.673 | 
     +-------------------------------------------------------------------------+ 
Path 190: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.648
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |    0.042 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.585 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.768 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.982 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.233 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.605 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.868 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.137 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.301 |    2.365 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.475 |    2.540 | 
     | g131256           | A ^ -> Y v  | CLKINVX2  | 0.073 |   2.548 |    2.613 | 
     | g131216           | B v -> Y v  | AND2X1    | 0.127 |   2.675 |    2.739 | 
     | FE_OFC162_n_1473  | A v -> Y v  | CLKBUFX6  | 0.241 |   2.915 |    2.980 | 
     | g130705           | B1 v -> Y ^ | AOI22X1   | 0.116 |   3.032 |    3.096 | 
     | g130147__4733     | C ^ -> Y v  | NAND4XL   | 0.472 |   3.504 |    3.569 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.403 |   3.907 |    3.972 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.348 |    4.413 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.299 |   4.648 |    4.712 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.648 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 191: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.029
- Setup                         0.298
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.608
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.023 |    0.042 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.585 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.768 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.982 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.233 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.605 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.868 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.137 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.324 |   2.396 |    2.461 | 
     | g131254          | A ^ -> Y v  | CLKINVX2  | 0.119 |   2.515 |    2.580 | 
     | g131220          | B v -> Y v  | AND2X6    | 0.260 |   2.775 |    2.840 | 
     | g130537          | B1 v -> Y ^ | AOI22X1   | 0.145 |   2.921 |    2.985 | 
     | g130111__1705    | B ^ -> Y v  | NAND4XL   | 0.309 |   3.229 |    3.294 | 
     | g130020__4319    | AN v -> Y v | NAND4BXL  | 0.513 |   3.742 |    3.807 | 
     | g129959__5122    | A2 v -> Y ^ | OAI31X1   | 0.556 |   4.298 |    4.363 | 
     | g129898__9315    | C ^ -> Y v  | NAND4XL   | 0.310 |   4.608 |    4.673 | 
     | reg_op1_reg[15]  | D0 v        | SMDFFHQX1 | 0.000 |   4.608 |    4.673 | 
     +-------------------------------------------------------------------------+ 
Path 192: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.680
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[5]               | CK ^        |           |       |   0.004 |    0.068 | 
     | reg_pc_reg[5]               | CK ^ -> Q v | SDFFQX1   | 0.455 |   0.459 |    0.523 | 
     | add_1879_23_g1458           | B v -> Y ^  | NOR2XL    | 0.285 |   0.744 |    0.809 | 
     | add_1879_23_g1360           | B ^ -> Y v  | NOR2XL    | 0.089 |   0.832 |    0.897 | 
     | add_1879_23_g1343           | A v -> Y ^  | NAND2X1   | 0.096 |   0.929 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.080 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.169 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.274 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.411 |    1.475 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.482 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.711 |    1.775 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.811 |    1.875 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   1.975 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.172 |    2.236 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.292 |    2.356 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.373 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.437 |    2.501 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.517 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.272 |   2.789 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.897 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   2.974 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.098 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.194 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.332 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.416 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.609 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.734 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.914 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.033 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.154 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.255 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.449 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.549 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.680 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.680 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 193: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.648
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.023 |    0.042 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.543 |   0.520 |    0.585 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.184 |   0.704 |    0.769 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.214 |   0.917 |    0.982 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.252 |   1.169 |    1.234 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.371 |   1.540 |    1.605 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.804 |    1.869 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.073 |    2.137 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.301 |    2.366 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.475 |    2.540 | 
     | g131256           | A ^ -> Y v  | CLKINVX2  | 0.073 |   2.548 |    2.613 | 
     | g131216           | B v -> Y v  | AND2X1    | 0.127 |   2.675 |    2.739 | 
     | FE_OFC162_n_1473  | A v -> Y v  | CLKBUFX6  | 0.241 |   2.915 |    2.980 | 
     | g130705           | B1 v -> Y ^ | AOI22X1   | 0.116 |   3.031 |    3.096 | 
     | g130147__4733     | C ^ -> Y v  | NAND4XL   | 0.472 |   3.504 |    3.569 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.403 |   3.907 |    3.972 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.441 |   4.348 |    4.413 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.299 |   4.648 |    4.712 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.648 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 194: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.680
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[5]               | CK ^        |           |       |   0.004 |    0.069 | 
     | reg_pc_reg[5]               | CK ^ -> Q v | SDFFQX1   | 0.455 |   0.459 |    0.524 | 
     | add_1879_23_g1458           | B v -> Y ^  | NOR2XL    | 0.285 |   0.744 |    0.809 | 
     | add_1879_23_g1360           | B ^ -> Y v  | NOR2XL    | 0.089 |   0.832 |    0.897 | 
     | add_1879_23_g1343           | A v -> Y ^  | NAND2X1   | 0.096 |   0.929 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.151 |   1.080 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.169 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.274 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.410 |    1.475 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.482 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.710 |    1.775 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.810 |    1.875 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   1.975 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.171 |    2.236 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.291 |    2.356 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.373 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.436 |    2.501 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.517 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.272 |   2.789 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.897 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   2.974 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.098 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.193 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.332 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.416 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.609 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.734 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.914 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.033 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.153 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.254 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.448 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.548 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.680 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.680 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 195: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.680
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[5]               | CK ^        |           |       |   0.004 |    0.069 | 
     | reg_pc_reg[5]               | CK ^ -> Q v | SDFFQX1   | 0.455 |   0.459 |    0.524 | 
     | add_1879_23_g1458           | B v -> Y ^  | NOR2XL    | 0.285 |   0.744 |    0.809 | 
     | add_1879_23_g1360           | B ^ -> Y v  | NOR2XL    | 0.089 |   0.832 |    0.897 | 
     | add_1879_23_g1343           | A v -> Y ^  | NAND2X1   | 0.096 |   0.929 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.080 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.169 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.274 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.411 |    1.476 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.482 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.711 |    1.776 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.811 |    1.876 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   1.975 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.172 |    2.237 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.292 |    2.357 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.373 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.437 |    2.502 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.517 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.271 |   2.789 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.897 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   2.974 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.098 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.193 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.332 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.416 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.609 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.734 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.914 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.033 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.153 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.254 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.448 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.548 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.680 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.680 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 196: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.645
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.041 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.498 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.688 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.902 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.053 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.243 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.581 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.845 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.114 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.371 |    2.436 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.163 |   2.534 |    2.599 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.349 |   2.883 |    2.949 | 
     | g130687           | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.047 |    3.112 | 
     | g130143__6131     | B ^ -> Y v  | NAND4XL   | 0.584 |   3.630 |    3.696 | 
     | g129969__9945     | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.336 |    4.402 | 
     | g129913__3680     | C ^ -> Y v  | NAND4XL   | 0.308 |   4.645 |    4.710 | 
     | reg_op1_reg[25]   | D0 v        | SMDFFHQX1 | 0.000 |   4.645 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 197: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.680
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[5]               | CK ^        |           |       |   0.004 |    0.069 | 
     | reg_pc_reg[5]               | CK ^ -> Q v | SDFFQX1   | 0.455 |   0.459 |    0.524 | 
     | add_1879_23_g1458           | B v -> Y ^  | NOR2XL    | 0.285 |   0.744 |    0.809 | 
     | add_1879_23_g1360           | B ^ -> Y v  | NOR2XL    | 0.089 |   0.832 |    0.898 | 
     | add_1879_23_g1343           | A v -> Y ^  | NAND2X1   | 0.096 |   0.929 |    0.994 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.151 |   1.080 |    1.145 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.169 |    1.234 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.105 |   1.274 |    1.339 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.137 |   1.410 |    1.476 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.072 |   1.482 |    1.547 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.228 |   1.710 |    1.776 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.810 |    1.876 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.164 |   1.975 |    2.040 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.197 |   2.171 |    2.237 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.120 |   2.291 |    2.357 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.373 |    2.438 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.063 |   2.436 |    2.502 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.081 |   2.517 |    2.582 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.271 |   2.789 |    2.854 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.108 |   2.897 |    2.962 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.077 |   2.974 |    3.039 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.124 |   3.098 |    3.163 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.096 |   3.193 |    3.258 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.139 |   3.332 |    3.397 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.084 |   3.416 |    3.481 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.193 |   3.609 |    3.674 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.124 |   3.733 |    3.799 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.180 |   3.914 |    3.979 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.119 |   4.033 |    4.098 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.120 |   4.153 |    4.218 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.101 |   4.254 |    4.319 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.194 |   4.448 |    4.513 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.100 |   4.548 |    4.613 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.132 |   4.680 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.680 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 198: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srl_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.628
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_srl_reg     | CK ^        |           |       |   0.007 |    0.072 | 
     | instr_srl_reg     | CK ^ -> Q v | SDFFQX1   | 0.385 |   0.392 |    0.457 | 
     | g133976           | A v -> Y ^  | NOR2XL    | 0.171 |   0.562 |    0.628 | 
     | g133725           | B ^ -> Y v  | NAND2X1   | 0.159 |   0.721 |    0.786 | 
     | g134387           | AN v -> Y v | NAND4BX1  | 0.248 |   0.969 |    1.034 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.158 |    1.224 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.497 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.761 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.029 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.257 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.432 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.504 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.851 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.236 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.483 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.851 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.374 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.628 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.628 |    4.694 | 
     +--------------------------------------------------------------------------+ 
Path 199: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.645
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.024 |    0.041 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.457 |   0.433 |    0.498 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.190 |   0.623 |    0.688 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.214 |   0.837 |    0.902 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.151 |   0.988 |    1.053 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.177 |    1.243 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.516 |    1.581 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.780 |    1.845 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.048 |    2.114 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.323 |   2.371 |    2.436 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.163 |   2.534 |    2.599 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.349 |   2.883 |    2.949 | 
     | g130687           | B1 v -> Y ^ | AOI22X1   | 0.163 |   3.046 |    3.112 | 
     | g130143__6131     | B ^ -> Y v  | NAND4XL   | 0.584 |   3.630 |    3.696 | 
     | g129969__9945     | A1 v -> Y ^ | OAI31X1   | 0.706 |   4.336 |    4.402 | 
     | g129913__3680     | C ^ -> Y v  | NAND4XL   | 0.308 |   4.645 |    4.710 | 
     | reg_op1_reg[25]   | D0 v        | SMDFFHQX1 | 0.000 |   4.645 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 200: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srl_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.694
- Arrival Time                  4.628
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_srl_reg     | CK ^        |           |       |   0.007 |    0.072 | 
     | instr_srl_reg     | CK ^ -> Q v | SDFFQX1   | 0.385 |   0.392 |    0.457 | 
     | g133976           | A v -> Y ^  | NOR2XL    | 0.171 |   0.562 |    0.628 | 
     | g133725           | B ^ -> Y v  | NAND2X1   | 0.159 |   0.721 |    0.786 | 
     | g134387           | AN v -> Y v | NAND4BX1  | 0.248 |   0.969 |    1.034 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.190 |   1.158 |    1.224 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.339 |   1.497 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.264 |   1.761 |    1.826 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.269 |   2.029 |    2.095 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.228 |   2.257 |    2.323 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.174 |   2.432 |    2.497 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.504 |    2.569 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.347 |   2.851 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.385 |   3.236 |    3.301 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.247 |   3.483 |    3.548 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.368 |   3.851 |    3.916 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.523 |   4.374 |    4.439 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.254 |   4.628 |    4.694 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.628 |    4.694 | 
     +--------------------------------------------------------------------------+ 

