
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
…
+Loading parts and site information from %s
36*device2A
-/opt/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
’
!Parsing RTL primitives file [%s]
14*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
›
*Finished parsing RTL primitives file [%s]
11*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
‰
Loaded user repository '%s'.
1135*coregen2N
:/root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter2default:defaultZ19-1700
Ž
Loaded user repository '%s'.
1135*coregen2S
?/root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues2default:defaultZ19-1700
’
Loaded user repository '%s'.
1135*coregen2W
C/root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup2default:defaultZ19-1700
r
Loaded Vivado repository '%s'.
1332*coregen25
!/opt/Xilinx/Vivado/2013.3/data/ip2default:defaultZ19-2313
…
Command: %s
53*	vivadotcl2]
Isynth_design -top axi_dma_0 -part xc7vx690tffg1761-2 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
¯
%IP '%s' is locked. Locked reason: %s
1260*coregen2
	axi_dma_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
—
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx690t2default:defaultZ17-347
‡
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx690t2default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 875.258 ; gain = 161.000
2default:default
…
synthesizing module '%s'638*oasys2
	axi_dma_02default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd2default:default2
1702default:default8@Z8-638
d
%s*synth2U
A	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¬
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_dma2default:default2¦
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd2default:default2
1022default:default2
U02default:default2
axi_dma2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd2default:default2
4362default:default8@Z8-3491
–
synthesizing module '%s'638*oasys2
axi_dma2default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd2default:default2
4462default:default8@Z8-638
d
%s*synth2U
A	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_INSTANCE bound to: axi_dma - type: string 
2default:default
¬
synthesizing module '%s'638*oasys2&
axi_dma_rst_module2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd2default:default2
2122default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
È
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd2default:default2
1932default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd2default:default2
1942default:default8@Z8-4472
œ
synthesizing module '%s'638*oasys2
cdc_sync2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
Ç
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2492default:default8@Z8-4472
Ç
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2502default:default8@Z8-4472
Ç
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2512default:default8@Z8-4472
Ç
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2522default:default8@Z8-4472
Ç
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2532default:default8@Z8-4472
Ç
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2542default:default8@Z8-4472
×
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
12default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
¢
synthesizing module '%s'638*oasys2!
axi_dma_reset2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1482default:default8@Z8-638
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1102default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1122default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1142default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1162default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1182default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1202default:default8@Z8-4472
Ý
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_dma_reset2default:default2
22default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
1482default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_dma_rst_module2default:default2
32default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd2default:default2
2122default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2&
axi_dma_reg_module2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd2default:default2
2362default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
¦
synthesizing module '%s'638*oasys2#
axi_dma_lite_if2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
2122default:default8@Z8-638
U
%s*synth2F
2	Parameter C_NUM_CE bound to: 23 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
í
merging register '%s' into '%s'3619*oasys20
GEN_SYNC_WRITE.awready_i_reg2default:default2/
GEN_SYNC_WRITE.wready_i_reg2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
2932default:default8@Z8-4471
è
merging register '%s' into '%s'3619*oasys2+
GEN_SYNC_WRITE.rdy1_reg2default:default2/
GEN_SYNC_WRITE.wready_i_reg2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
4222default:default8@Z8-4471
ã
merging register '%s' into '%s'3619*oasys23
GEN_SYNC_READ.arvalid_re_d1_reg2default:default2!
arready_i_reg2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
12032default:default8@Z8-4471
á
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_dma_lite_if2default:default2
42default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
2122default:default8@Z8-256
¨
synthesizing module '%s'638*oasys2$
axi_dma_register2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd2default:default2
1582default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_dma_register2default:default2
52default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd2default:default2
1582default:default8@Z8-256
²
synthesizing module '%s'638*oasys2)
axi_dma_register_s2mm2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd2default:default2
2962default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_dma_register_s2mm2default:default2
62default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd2default:default2
2962default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_dma_reg_module2default:default2
72default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd2default:default2
2362default:default8@Z8-256
“
synthesizing module '%s'638*oasys2
axi_sg2default:default2¦
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd2default:default2
4242default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_ASYNC bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
§
synthesizing module '%s'638*oasys2$
axi_sg_ftch_mngr2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd2default:default2
2012default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
£
synthesizing module '%s'638*oasys2"
axi_sg_ftch_sm2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
1802default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
É
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
2592default:default8@Z8-4472
É
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
2622default:default8@Z8-4472
É
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
2682default:default8@Z8-4472
É
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
2692default:default8@Z8-4472
‚
default block is never used226*oasys2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
3122default:default8@Z8-226
Þ
%done synthesizing module '%s' (%s#%s)256*oasys2"
axi_sg_ftch_sm2default:default2
82default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd2default:default2
1802default:default8@Z8-256
§
synthesizing module '%s'638*oasys2$
axi_sg_ftch_pntr2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd2default:default2
1532default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
Ë
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd2default:default2
1782default:default8@Z8-4472
Ë
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd2default:default2
1852default:default8@Z8-4472
â
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_sg_ftch_pntr2default:default2
92default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd2default:default2
1532default:default8@Z8-256
±
synthesizing module '%s'638*oasys2)
axi_sg_ftch_cmdsts_if2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd2default:default2
1202default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_sg_ftch_cmdsts_if2default:default2
102default:default2
12default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd2default:default2
1202default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_sg_ftch_mngr2default:default2
112default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd2default:default2
2012default:default8@Z8-256
«
synthesizing module '%s'638*oasys2&
axi_sg_ftch_q_mngr2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
2212default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_ASYNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
2962default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
2962default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
2992default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
2992default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
3022default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
3072default:default8@Z8-4472
©
synthesizing module '%s'638*oasys2%
axi_sg_ftch_queue2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
1962default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_WORDS_TO_FETCH bound to: 13 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG2_WORDS_TO_FETCH bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_ASYNC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
2602default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
2902default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
2912default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
2992default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
3032default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
3212default:default8@Z8-4472
©
synthesizing module '%s'638*oasys2%
axi_sg_cntrl_strm2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd2default:default2
1272default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 16 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¤
synthesizing module '%s'638*oasys2 
sync_fifo_fg2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DCOUNT_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_DCOUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_READ_DATA_WIDTH bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_WRITE_DATA_WIDTH bound to: 33 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
fifo_generator_v11_02default:default2®
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
1272default:default2$
I_SYNC_FIFO_BRAM2default:default2(
fifo_generator_v11_02default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
4922default:default8@Z8-3491
«
synthesizing module '%s'638*oasys2(
fifo_generator_v11_02default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2.
fifo_generator_v11_0_synth2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
§
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
­
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
Ï
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2232default:default8@Z8-4472
Ï
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2242default:default8@Z8-4472
Ï
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2262default:default8@Z8-4472
Ï
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2272default:default8@Z8-4472
Ï
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
Ï
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2302default:default8@Z8-4472
é
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
122default:default2
12default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-256
œ
synthesizing module '%s'638*oasys2
	input_blk2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
132default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
—
synthesizing module '%s'638*oasys2
memory2default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 33 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
“
synthesizing module '%s'638*oasys2
dmem2default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 33 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
É
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
142default:default2
12default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
152default:default2
12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
›
synthesizing module '%s'638*oasys2
rd_logic2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¡
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
Ý
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
162default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
rd_status_flags_ss2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
™
synthesizing module '%s'638*oasys2
compare2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 7 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
172default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
Ý
merging register '%s' into '%s'3619*oasys2&
ram_empty_fb_i_reg2default:default2#
ram_empty_i_reg2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
2612default:default8@Z8-4471
ë
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_ss2default:default2
182default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
™
synthesizing module '%s'638*oasys2
rd_fwft2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ÿ
default block is never used226*oasys2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
ÿ
default block is never used226*oasys2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
ÿ
default block is never used226*oasys2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
Ò
merging register '%s' into '%s'3619*oasys2%
empty_fwft_fb_reg2default:default2$
empty_fwft_i_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
4522default:default8@Z8-4471
Ô
merging register '%s' into '%s'3619*oasys2&
aempty_fwft_fb_reg2default:default2%
aempty_fwft_i_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5382default:default8@Z8-4471
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
192default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
×
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
202default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-256
›
synthesizing module '%s'638*oasys2
wr_logic2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
¡
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Ý
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
212default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
wr_status_flags_ss2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
Û
merging register '%s' into '%s'3619*oasys2%
ram_full_fb_i_reg2default:default2"
ram_full_i_reg2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
2782default:default8@Z8-4471
ë
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_ss2default:default2
222default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
×
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
232default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-256
ž
synthesizing module '%s'638*oasys2

output_blk2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
242default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
252default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
262default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v11_0_synth2default:default2
272default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v11_02default:default2
282default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys2 
sync_fifo_fg2default:default2
292default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_sg_cntrl_strm2default:default2
302default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd2default:default2
1272default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_sg_ftch_queue2default:default2
312default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd2default:default2
1962default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_sg_ftch_q_mngr2default:default2
322default:default2
12default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd2default:default2
2212default:default8@Z8-256
§
synthesizing module '%s'638*oasys2$
axi_sg_updt_mngr2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd2default:default2
1732default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
2default:default
£
synthesizing module '%s'638*oasys2"
axi_sg_updt_sm2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd2default:default2
1672default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
2default:default
É
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd2default:default2
2332default:default8@Z8-4472
É
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd2default:default2
2362default:default8@Z8-4472
ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
axi_sg_updt_sm2default:default2
332default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd2default:default2
1672default:default8@Z8-256
±
synthesizing module '%s'638*oasys2)
axi_sg_updt_cmdsts_if2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd2default:default2
1142default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_sg_updt_cmdsts_if2default:default2
342default:default2
12default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd2default:default2
1142default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_sg_updt_mngr2default:default2
352default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd2default:default2
1732default:default8@Z8-256
«
synthesizing module '%s'638*oasys2&
axi_sg_updt_q_mngr2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd2default:default2
2092default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
©
synthesizing module '%s'638*oasys2%
axi_sg_updt_queue2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
1912default:default8@Z8-638
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SG2_WORDS_TO_UPDATE bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
3282default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
3292default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
3302default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
3312default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
3442default:default8@Z8-4472
Ì
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
3482default:default8@Z8-4472
 
synthesizing module '%s'638*oasys2

srl_fifo_f2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 34 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¨
synthesizing module '%s'638*oasys2"
srl_fifo_rbu_f2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 34 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¶
synthesizing module '%s'638*oasys2)
cntr_incr_decr_addn_f2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
¼
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
362default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default8@Z8-256
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2
XORCY2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default8@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
372default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
·
synthesizing module '%s'638*oasys2
FDS2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2default:default2
382default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default8@Z8-256
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
ò
%done synthesizing module '%s' (%s#%s)256*oasys2)
cntr_incr_decr_addn_f2default:default2
392default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
 
synthesizing module '%s'638*oasys2

dynshreg_f2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 12 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 34 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
¼
synthesizing module '%s'638*oasys2
SRLC16E2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC16E2default:default2
402default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default8@Z8-256
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2default:default2
412default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2"
srl_fifo_rbu_f2default:default2
422default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2default:default2
432default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_sg_updt_queue2default:default2
442default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd2default:default2
1912default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_sg_updt_q_mngr2default:default2
452default:default2
12default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd2default:default2
2092default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2!
axi_sg_intrpt2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd2default:default2
1362default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
Ý
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_sg_intrpt2default:default2
462default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd2default:default2
1362default:default8@Z8-256
§
synthesizing module '%s'638*oasys2$
axi_sg_datamover2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd2default:default2
5212default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
³
synthesizing module '%s'638*oasys2*
axi_sg_mm2s_basic_wrap2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd2default:default2
3012default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MM2S_ARID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Ÿ
synthesizing module '%s'638*oasys2 
axi_sg_reset2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd2default:default2
1522default:default8@Z8-638
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
ø
merging register '%s' into '%s'3619*oasys22
sig_cmd_stat_rst_int_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd2default:default2
1862default:default8@Z8-4471
ð
merging register '%s' into '%s'3619*oasys2*
sig_mmap_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd2default:default2
1892default:default8@Z8-4471
ò
merging register '%s' into '%s'3619*oasys2,
sig_stream_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd2default:default2
1922default:default8@Z8-4471
Û
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_sg_reset2default:default2
472default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd2default:default2
1522default:default8@Z8-256
©
synthesizing module '%s'638*oasys2%
axi_sg_cmd_status2default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd2default:default2
1772default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default

synthesizing module '%s'638*oasys2
axi_sg_fifo2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 68 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_sg_fifo2default:default2
482default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-256
­
synthesizing module '%s'638*oasys2/
axi_sg_fifo__parameterized02default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
é
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_sg_fifo__parameterized02default:default2
482default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_sg_cmd_status2default:default2
492default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd2default:default2
1772default:default8@Z8-256
±
synthesizing module '%s'638*oasys2)
axi_sg_rd_status_cntl2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd2default:default2
1892default:default8@Z8-638
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_sg_rd_status_cntl2default:default2
502default:default2
12default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd2default:default2
1892default:default8@Z8-256
›
synthesizing module '%s'638*oasys2

axi_sg_scc2default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd2default:default2
2262default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
2default:default
×
%done synthesizing module '%s' (%s#%s)256*oasys2

axi_sg_scc2default:default2
512default:default2
12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd2default:default2
2262default:default8@Z8-256
§
synthesizing module '%s'638*oasys2$
axi_sg_addr_cntl2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd2default:default2
2652default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ADDR_ID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Å
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd2default:default2
3422default:default8@Z8-4472
Å
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd2default:default2
3482default:default8@Z8-4472
ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_sg_addr_cntl2default:default2
522default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd2default:default2
2652default:default8@Z8-256
«
synthesizing module '%s'638*oasys2&
axi_sg_rddata_cntl2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd2default:default2
3652default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
ç
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_sg_rddata_cntl2default:default2
532default:default2
12default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd2default:default2
3652default:default8@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_sg_mm2s_basic_wrap2default:default2
542default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd2default:default2
3012default:default8@Z8-256
³
synthesizing module '%s'638*oasys2*
axi_sg_s2mm_basic_wrap2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd2default:default2
3062default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_S2MM_AWID bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
±
synthesizing module '%s'638*oasys2)
axi_sg_wr_status_cntl2default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd2default:default2
2512default:default8@Z8-638
^
%s*synth2O
;	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
­
synthesizing module '%s'638*oasys2/
axi_sg_fifo__parameterized12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized02default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized02default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Æ
synthesizing module '%s'638*oasys29
%cntr_incr_decr_addn_f__parameterized02default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
þ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‚
%done synthesizing module '%s' (%s#%s)256*oasys29
%cntr_incr_decr_addn_f__parameterized02default:default2
542default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized02default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized02default:default2
542default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized02default:default2
542default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized02default:default2
542default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_sg_fifo__parameterized12default:default2
542default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-256
­
synthesizing module '%s'638*oasys2/
axi_sg_fifo__parameterized22default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized12default:default2
542default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized12default:default2
542default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized12default:default2
542default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_sg_fifo__parameterized22default:default2
542default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
1392default:default8@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_sg_wr_status_cntl2default:default2
552default:default2
12default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd2default:default2
2512default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2!
axi_sg_scc_wr2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd2default:default2
2262default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
2default:default
Ý
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_sg_scc_wr2default:default2
562default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd2default:default2
2262default:default8@Z8-256
·
synthesizing module '%s'638*oasys24
 axi_sg_addr_cntl__parameterized02default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd2default:default2
2652default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ADDR_ID bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys24
 axi_sg_addr_cntl__parameterized02default:default2
562default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd2default:default2
2652default:default8@Z8-256
«
synthesizing module '%s'638*oasys2&
axi_sg_wrdata_cntl2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
3822default:default8@Z8-638
`
%s*synth2Q
=	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
ç
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_sg_wrdata_cntl2default:default2
572default:default2
12default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
3822default:default8@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_sg_s2mm_basic_wrap2default:default2
582default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd2default:default2
3062default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_sg_datamover2default:default2
592default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd2default:default2
5212default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_sg2default:default2
602default:default2
12default:default2¦
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd2default:default2
4242default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2%
axi_dma_mm2s_mngr2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd2default:default2
2502default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd2default:default2
2742default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd2default:default2
2812default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd2default:default2
2822default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd2default:default2
2832default:default8@Z8-4472
¦
synthesizing module '%s'638*oasys2#
axi_dma_mm2s_sm2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd2default:default2
1362default:default8@Z8-638
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
Ë
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd2default:default2
1872default:default8@Z8-4472
â
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_dma_mm2s_sm2default:default2
612default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd2default:default2
1362default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2&
axi_dma_mm2s_sg_if2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd2default:default2
2132default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized22default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 23 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized22default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 23 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized22default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 23 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized22default:default2
612default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized22default:default2
612default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized22default:default2
612default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_dma_mm2s_sg_if2default:default2
622default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd2default:default2
2132default:default8@Z8-256
´
synthesizing module '%s'638*oasys2*
axi_dma_mm2s_cmdsts_if2default:default2·
 /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd2default:default2
1202default:default8@Z8-638
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
ð
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_dma_mm2s_cmdsts_if2default:default2
632default:default2
12default:default2·
 /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd2default:default2
1202default:default8@Z8-256
²
synthesizing module '%s'638*oasys2)
axi_dma_mm2s_sts_mngr2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd2default:default2
1072default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_dma_mm2s_sts_mngr2default:default2
642default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd2default:default2
1072default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_dma_mm2s_mngr2default:default2
652default:default2
12default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd2default:default2
2502default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2&
axi_dma_sofeof_gen2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd2default:default2
1012default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
è
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_dma_sofeof_gen2default:default2
662default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd2default:default2
1012default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2%
axi_dma_s2mm_mngr2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2622default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2842default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2852default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2932default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2942default:default8@Z8-4472
Í
&Detected and applied attribute %s = %s3620*oasys2

mark_debug2default:default2
true2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2952default:default8@Z8-4472
¦
synthesizing module '%s'638*oasys2#
axi_dma_s2mm_sm2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd2default:default2
1552default:default8@Z8-638
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
2default:default
â
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_dma_s2mm_sm2default:default2
672default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd2default:default2
1552default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2&
axi_dma_s2mm_sg_if2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd2default:default2
2342default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
è
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_dma_s2mm_sg_if2default:default2
682default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd2default:default2
2342default:default8@Z8-256
´
synthesizing module '%s'638*oasys2*
axi_dma_s2mm_cmdsts_if2default:default2·
 /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd2default:default2
1532default:default8@Z8-638
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
2default:default
ð
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_dma_s2mm_cmdsts_if2default:default2
692default:default2
12default:default2·
 /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd2default:default2
1532default:default8@Z8-256
²
synthesizing module '%s'638*oasys2)
axi_dma_s2mm_sts_mngr2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd2default:default2
1082default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_dma_s2mm_sts_mngr2default:default2
702default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd2default:default2
1082default:default8@Z8-256
²
synthesizing module '%s'638*oasys2)
axi_dma_s2mm_sts_strm2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd2default:default2
1382default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ENABLE_SKID bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized32default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 33 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized32default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 33 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized32default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 33 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized32default:default2
702default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized32default:default2
702default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized32default:default2
702default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_dma_s2mm_sts_strm2default:default2
712default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd2default:default2
1382default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_dma_s2mm_mngr2default:default2
722default:default2
12default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd2default:default2
2622default:default8@Z8-256
¨
synthesizing module '%s'638*oasys2!
axi_datamover2default:default2´
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd2default:default2
5702default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Æ
synthesizing module '%s'638*oasys20
axi_datamover_mm2s_full_wrap2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2default:default2
3602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MM2S_ARID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
´
synthesizing module '%s'638*oasys2'
axi_datamover_reset2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
1712default:default8@Z8-638
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
†
merging register '%s' into '%s'3619*oasys22
sig_cmd_stat_rst_int_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2092default:default8@Z8-4471
þ
merging register '%s' into '%s'3619*oasys2*
sig_mmap_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2122default:default8@Z8-4471
€
merging register '%s' into '%s'3619*oasys2,
sig_stream_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2152default:default8@Z8-4471
ð
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_reset2default:default2
732default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
1712default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2,
axi_datamover_cmd_status2default:default2¿
¨/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
²
synthesizing module '%s'638*oasys2&
axi_datamover_fifo2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 68 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_datamover_fifo2default:default2
742default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized02default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
þ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized02default:default2
742default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_datamover_cmd_status2default:default2
752default:default2
12default:default2¿
¨/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys20
axi_datamover_rd_status_cntl2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2default:default2
2072default:default8@Z8-638
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_rd_status_cntl2default:default2
762default:default2
12default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2default:default2
2072default:default8@Z8-256
°
synthesizing module '%s'638*oasys2%
axi_datamover_pcc2default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
3652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_IS_MM2S bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BTT_USED bound to: 14 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2+
axi_datamover_strb_gen22default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_OP_MODE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_strb_gen22default:default2
772default:default2
12default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2;
'axi_datamover_strb_gen2__parameterized02default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_OP_MODE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_datamover_strb_gen2__parameterized02default:default2
772default:default2
12default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-256

default block is never used226*oasys2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
24392default:default8@Z8-226
ì
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_datamover_pcc2default:default2
782default:default2
12default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
3652default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2+
axi_datamover_addr_cntl2default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ADDR_ID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Ó
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
3692default:default8@Z8-4472
Ó
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
3752default:default8@Z8-4472
ø
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_addr_cntl2default:default2
792default:default2
12default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-256
À
synthesizing module '%s'638*oasys2-
axi_datamover_rddata_cntl2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
3912default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
´
synthesizing module '%s'638*oasys2'
axi_datamover_rdmux2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd2default:default2
1362default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
ð
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_rdmux2default:default2
802default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd2default:default2
1362default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_datamover_rddata_cntl2default:default2
812default:default2
12default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
3912default:default8@Z8-256
´
synthesizing module '%s'638*oasys2'
axi_datamover_rd_sf2default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd2default:default2
3072default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized42default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized42default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized42default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized42default:default2
812default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized42default:default2
812default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized42default:default2
812default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
þ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized12default:default2
812default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2.
axi_datamover_sfifo_autord2default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 39 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DEPTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
´
synthesizing module '%s'638*oasys20
sync_fifo_fg__parameterized02default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
fifo_generator_v11_02default:default2®
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
1272default:default2$
I_SYNC_FIFO_BRAM2default:default2(
fifo_generator_v11_02default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
4922default:default8@Z8-3491
»
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
¬
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
è
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
812default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
§
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
blk_mem_gen_v8_02default:default2¦
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
1232default:default2
bmg2default:default2$
blk_mem_gen_v8_02default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
11572default:default8@Z8-3491
Ÿ
synthesizing module '%s'638*oasys2$
blk_mem_gen_v8_02default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
2502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
«
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_0_synth2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2default:default2
3112default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default

synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2§
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
¥
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 39 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
822default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 39 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 39 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 39 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
«
synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 39 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_INITA_VAL bound to: 39'b000000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_INITB_VAL bound to: 39'b000000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
µ
synthesizing module '%s'638*oasys2/
blk_mem_gen_prim_wrapper_v62default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 39 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 39 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
”
%s*synth2„
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
”
%s*synth2„
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
†
null assignment ignored3449*oasys2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
93432default:default8@Z8-3919
S
%s*synth2D
0	Parameter DOA_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: SDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
2default:default
Ð
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
94042default:default8@Z8-113
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2/
blk_mem_gen_prim_wrapper_v62default:default2
832default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
842default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
ë
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
852default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-256
§
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 39 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 39 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
862default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
872default:default2
12default:default2§
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_0_synth2default:default2
882default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2default:default2
3112default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys2$
blk_mem_gen_v8_02default:default2
892default:default2
12default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
2502default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
892default:default2
12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
«
synthesizing module '%s'638*oasys2,
rd_logic__parameterized02default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
•
synthesizing module '%s'638*oasys2
dc_ss2default:default2©
’/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd2default:default2
1442default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default

synthesizing module '%s'638*oasys2
	updn_cntr2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
	updn_cntr2default:default2
902default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
dc_ss2default:default2
912default:default2
12default:default2©
’/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd2default:default2
1442default:default8@Z8-256
³
synthesizing module '%s'638*oasys2(
rd_handshaking_flags2default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2(
rd_handshaking_flags2default:default2
922default:default2
12default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd2default:default2
1552default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized02default:default2
922default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-256
«
synthesizing module '%s'638*oasys2,
wr_logic__parameterized02default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
³
synthesizing module '%s'638*oasys2(
wr_handshaking_flags2default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd2default:default2
1522default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2(
wr_handshaking_flags2default:default2
932default:default2
12default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd2default:default2
1522default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized02default:default2
932default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-256
®
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 39 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 39 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 39 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
ê
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
932default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
932default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
932default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2
932default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized12default:default2
932default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
ð
%done synthesizing module '%s' (%s#%s)256*oasys20
sync_fifo_fg__parameterized02default:default2
932default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-256
þ
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_datamover_sfifo_autord2default:default2
942default:default2
12default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-256
ð
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_rd_sf2default:default2
952default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd2default:default2
3072default:default8@Z8-256
º
synthesizing module '%s'638*oasys2*
axi_datamover_skid_buf2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1342default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
Ò
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1562default:default8@Z8-4472
Ò
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1572default:default8@Z8-4472
Ò
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1592default:default8@Z8-4472
Ò
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1602default:default8@Z8-4472
ö
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_datamover_skid_buf2default:default2
962default:default2
12default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1342default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_mm2s_full_wrap2default:default2
972default:default2
12default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2default:default2
3602default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys20
axi_datamover_s2mm_full_wrap2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd2default:default2
3962default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_S2MM_AWID bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Î
synthesizing module '%s'638*oasys2<
(axi_datamover_cmd_status__parameterized02default:default2¿
¨/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STS_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized22default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
þ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized22default:default2
972default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_datamover_cmd_status__parameterized02default:default2
972default:default2
12default:default2¿
¨/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys20
axi_datamover_wr_status_cntl2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2default:default2
2762default:default8@Z8-638
^
%s*synth2O
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STS_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized32default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
þ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized32default:default2
972default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized42default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 21 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized52default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 21 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized52default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 21 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized52default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized52default:default2
972default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized52default:default2
972default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized52default:default2
972default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
þ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized42default:default2
972default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_wr_status_cntl2default:default2
982default:default2
12default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2default:default2
2762default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2(
axi_datamover_ibttcc2default:default2»
¤/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd2default:default2
4082default:default8@Z8-638
a
%s*synth2R
>	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BTT_USED bound to: 14 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
Ð
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2»
¤/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd2default:default2
8282default:default8@Z8-4472
Ð
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2»
¤/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd2default:default2
8292default:default8@Z8-4472
ò
%done synthesizing module '%s' (%s#%s)256*oasys2(
axi_datamover_ibttcc2default:default2
992default:default2
12default:default2»
¤/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd2default:default2
4082default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2.
axi_datamover_s2mm_realign2default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2default:default2
2982default:default8@Z8-638
^
%s*synth2O
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BTT_USED bound to: 14 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized52default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 25 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized62default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 25 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized62default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 25 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized62default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 25 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized62default:default2
992default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized62default:default2
992default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized62default:default2
992default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
þ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized52default:default2
992default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2.
axi_datamover_s2mm_scatter2default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd2default:default2
2392default:default8@Z8-638
^
%s*synth2O
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BTT_USED bound to: 14 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Æ
synthesizing module '%s'638*oasys20
axi_datamover_mssai_skid_buf2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1432default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
2default:default
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1702default:default8@Z8-4472
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1712default:default8@Z8-4472
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1732default:default8@Z8-4472
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1952default:default8@Z8-4472
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1962default:default8@Z8-4472
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1972default:default8@Z8-4472
Ø
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1982default:default8@Z8-4472
À
synthesizing module '%s'638*oasys2-
axi_datamover_ms_strb_set2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd2default:default2
1292default:default8@Z8-638
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
2default:default
ý
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_datamover_ms_strb_set2default:default2
1002default:default2
12default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd2default:default2
1292default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_mssai_skid_buf2default:default2
1012default:default2
12default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
1432default:default8@Z8-256
Â
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized62default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 9 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized72default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 9 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¸
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized72default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 9 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
°
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized72default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized72default:default2
1012default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized72default:default2
1012default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized72default:default2
1012default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized62default:default2
1012default:default2
12default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_datamover_s2mm_scatter2default:default2
1022default:default2
12default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd2default:default2
2392default:default8@Z8-256
õ
merging register '%s' into '%s'3619*oasys2-
sig_sm_ld_scatter_cmd_reg2default:default2)
sig_sm_ld_dre_cmd_reg2default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2default:default2
7972default:default8@Z8-4471
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_datamover_s2mm_realign2default:default2
1032default:default2
12default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2default:default2
2982default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2+
axi_datamover_indet_btt2default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd2default:default2
2612default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Æ
synthesizing module '%s'638*oasys20
axi_datamover_stbs_set_nodre2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd2default:default2
1192default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_stbs_set_nodre2default:default2
1042default:default2
12default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd2default:default2
1192default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2>
*axi_datamover_sfifo_autord__parameterized02default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 9 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DATA_CNT_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
´
synthesizing module '%s'638*oasys20
sync_fifo_fg__parameterized12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DCOUNT_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_READ_DEPTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WRITE_DEPTH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 5 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
»
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized32default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 5 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 5 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 5 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 5 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
¬
synthesizing module '%s'638*oasys2-
input_blk__parameterized12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
é
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized12default:default2
1042default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
§
synthesizing module '%s'638*oasys2*
memory__parameterized12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_LARGER_DEPTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
£
synthesizing module '%s'638*oasys2(
dmem__parameterized02default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_LARGER_DEPTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
à
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized02default:default2
1042default:default2
12default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized12default:default2
1042default:default2
12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
«
synthesizing module '%s'638*oasys2,
rd_logic__parameterized12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RD_DEPTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WR_DEPTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
±
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized02default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized02default:default2
1042default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
¿
synthesizing module '%s'638*oasys26
"rd_status_flags_ss__parameterized02default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
©
synthesizing module '%s'638*oasys2+
compare__parameterized02default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 3 - type: integer 
2default:default
æ
%done synthesizing module '%s' (%s#%s)256*oasys2+
compare__parameterized02default:default2
1042default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
Ý
merging register '%s' into '%s'3619*oasys2&
ram_empty_fb_i_reg2default:default2#
ram_empty_i_reg2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
2612default:default8@Z8-4471
ü
%done synthesizing module '%s' (%s#%s)256*oasys26
"rd_status_flags_ss__parameterized02default:default2
1042default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
¥
synthesizing module '%s'638*oasys2)
dc_ss__parameterized02default:default2©
’/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd2default:default2
1442default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
­
synthesizing module '%s'638*oasys2-
updn_cntr__parameterized02default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
ê
%done synthesizing module '%s' (%s#%s)256*oasys2-
updn_cntr__parameterized02default:default2
1042default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
â
%done synthesizing module '%s' (%s#%s)256*oasys2)
dc_ss__parameterized02default:default2
1042default:default2
12default:default2©
’/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd2default:default2
1442default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys28
$rd_handshaking_flags__parameterized02default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys28
$rd_handshaking_flags__parameterized02default:default2
1042default:default2
12default:default2¸
¡/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd2default:default2
1552default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized12default:default2
1042default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-256
«
synthesizing module '%s'638*oasys2,
wr_logic__parameterized12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 5 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
±
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized02default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized02default:default2
1042default:default2
12default:default2¯
˜/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
¿
synthesizing module '%s'638*oasys26
"wr_status_flags_ss__parameterized02default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
Û
merging register '%s' into '%s'3619*oasys2%
ram_full_fb_i_reg2default:default2"
ram_full_i_reg2default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
2782default:default8@Z8-4471
ü
%done synthesizing module '%s' (%s#%s)256*oasys26
"wr_status_flags_ss__parameterized02default:default2
1042default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized12default:default2
1042default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-256
®
synthesizing module '%s'638*oasys2.
output_blk__parameterized12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
ë
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized12default:default2
1042default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2
1042default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized12default:default2
1042default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized12default:default2
1042default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized32default:default2
1042default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys20
sync_fifo_fg__parameterized12default:default2
1042default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_datamover_sfifo_autord__parameterized02default:default2
1042default:default2
12default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2>
*axi_datamover_sfifo_autord__parameterized12default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 38 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DEPTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
´
synthesizing module '%s'638*oasys20
sync_fifo_fg__parameterized22default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
»
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized52default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized22default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized22default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
¬
synthesizing module '%s'638*oasys2-
input_blk__parameterized22default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
é
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized22default:default2
1042default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
§
synthesizing module '%s'638*oasys2*
memory__parameterized22default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
¯
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_0__parameterized12default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
2502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
»
synthesizing module '%s'638*oasys2:
&blk_mem_gen_v8_0_synth__parameterized02default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2default:default2
3112default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
­
synthesizing module '%s'638*oasys23
blk_mem_gen_top__parameterized02default:default2§
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 38 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys27
#blk_mem_input_block__parameterized02default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 38 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys27
#blk_mem_input_block__parameterized02default:default2
1042default:default2
12default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 38 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INITB_VAL bound to: 0000000000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 38 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 38 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
»
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 38 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_INITA_VAL bound to: 38'b00000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_INITB_VAL bound to: 38'b00000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
Å
synthesizing module '%s'638*oasys2?
+blk_mem_gen_prim_wrapper_v6__parameterized02default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 38 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 38 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
”
%s*synth2„
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
”
%s*synth2„
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
†
null assignment ignored3449*oasys2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
93432default:default8@Z8-3919
S
%s*synth2D
0	Parameter DOA_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: SDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
2default:default
Ð
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
94042default:default8@Z8-113
‚
%done synthesizing module '%s' (%s#%s)256*oasys2?
+blk_mem_gen_prim_wrapper_v6__parameterized02default:default2
1042default:default2
12default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2
1042default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2
1042default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-256
·
synthesizing module '%s'638*oasys28
$blk_mem_output_block__parameterized02default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 38 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 38 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 38 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys28
$blk_mem_output_block__parameterized02default:default2
1042default:default2
12default:default2¬
•/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys23
blk_mem_gen_top__parameterized02default:default2
1042default:default2
12default:default2§
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_v8_0_synth__parameterized02default:default2
1042default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2default:default2
3112default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_0__parameterized12default:default2
1042default:default2
12default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
2502default:default8@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized22default:default2
1042default:default2
12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
®
synthesizing module '%s'638*oasys2.
output_blk__parameterized22default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 38 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 38 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 38 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
ë
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized22default:default2
1042default:default2
12default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2
1042default:default2
12default:default2º
£/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized22default:default2
1042default:default2
12default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized22default:default2
1042default:default2
12default:default2¶
Ÿ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized52default:default2
1042default:default2
12default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys20
sync_fifo_fg__parameterized22default:default2
1042default:default2
12default:default2±
š/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_datamover_sfifo_autord__parameterized12default:default2
1042default:default2
12default:default2Á
ª/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2:
&axi_datamover_skid_buf__parameterized02default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1342default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2:
&axi_datamover_skid_buf__parameterized02default:default2
1042default:default2
12default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
1342default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_indet_btt2default:default2
1052default:default2
12default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd2default:default2
2612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2;
'axi_datamover_addr_cntl__parameterized02default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ADDR_ID bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_datamover_addr_cntl__parameterized02default:default2
1052default:default2
12default:default2¾
§/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-256
À
synthesizing module '%s'638*oasys2-
axi_datamover_wrdata_cntl2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2default:default2
4242default:default8@Z8-638
`
%s*synth2Q
=	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
ý
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_datamover_wrdata_cntl2default:default2
1062default:default2
12default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2default:default2
4242default:default8@Z8-256
À
synthesizing module '%s'638*oasys2-
axi_datamover_skid2mm_buf2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
1452default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
2default:default
Õ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
1702default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
1712default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
1732default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
1742default:default8@Z8-4472
º
synthesizing module '%s'638*oasys2*
axi_datamover_wr_demux2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd2default:default2
1422default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_datamover_wr_demux2default:default2
1072default:default2
12default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd2default:default2
1422default:default8@Z8-256
ý
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_datamover_skid2mm_buf2default:default2
1082default:default2
12default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
1452default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_s2mm_full_wrap2default:default2
1092default:default2
12default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd2default:default2
3962default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_datamover2default:default2
1102default:default2
12default:default2´
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd2default:default2
5702default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_dma2default:default2
1112default:default2
12default:default2¨
‘/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd2default:default2
4462default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2
	axi_dma_02default:default2
1122default:default2
12default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd2default:default2
1702default:default8@Z8-256

%s*synth2
yFinished RTL Elaboration : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 1109.316 ; gain = 395.059
2default:default
›
%s*synth2‹
wStart RTL Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 1109.316 ; gain = 395.059
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[71]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[70]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[69]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[68]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[67]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[62]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[61]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[60]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[59]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[53]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[52]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[51]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[50]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[44]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[43]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[42]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[41]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[35]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[34]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[33]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[32]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[26]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[25]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[24]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[23]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[17]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[16]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[15]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[14]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[8]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[7]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[6]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[5]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[71]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[70]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[69]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[68]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[67]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[62]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[61]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[60]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[59]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[53]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[52]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[51]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[50]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[44]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[43]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[42]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[41]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[35]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[34]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[33]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[32]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[26]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[25]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[24]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[23]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[17]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[16]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[15]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[14]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[8]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[7]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[6]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[5]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[71]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[70]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[69]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[68]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[67]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[62]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[61]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[60]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[59]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[53]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[52]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[51]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[50]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[44]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[43]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[42]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[41]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[35]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[34]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[33]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[32]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[31]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[26]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[25]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[24]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[23]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[17]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[16]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[15]2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[14]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[8]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[7]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[6]2default:defaultZ8-3295
‚
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[5]2default:defaultZ8-3295
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
]
-Analyzing %s Unisim elements for replacement
17*netlist2
782default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
 
Loading clock regions from %s
13*device2i
U/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml2default:defaultZ21-13
¡
Loading clock buffers from %s
11*device2j
V/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml2default:defaultZ21-11
œ
&Loading clock placement rules from %s
318*place2\
H/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml2default:defaultZ30-318
š
)Loading package pin functions from %s...
17*device2X
D/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/PinFunctions.xml2default:defaultZ21-17
ž
Loading package from %s
16*device2m
Y/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml2default:defaultZ21-16

Loading io standards from %s
15*device2Y
E/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/virtex7/IOStandards.xml2default:defaultZ21-15
›
+Loading device configuration modes from %s
14*device2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ConfigModes.xml2default:defaultZ21-14
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
î
$Parsing XDC File [%s] for cell '%s'
848*designutils2‘
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2
U02default:defaultZ20-848
ª
"Creating clock %s with %s sources.582*constraints2
	all_clock2default:default2
42default:default2“
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2
512default:default8@Z18-633
÷
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‘
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2
U02default:defaultZ20-847
¡
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2‘
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2—
‚/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/.Xil/axi_dma_0_propImpl.xdc2default:defaultZ1-236
ê
$Parsing XDC File [%s] for cell '%s'
848*designutils2
y/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc2default:default2
U02default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
y/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc2default:default2
U02default:defaultZ20-847
À
Parsing XDC File [%s]
179*designutils2‰
u/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/dont_touch.xdc2default:defaultZ20-179
É
Finished Parsing XDC File [%s]
178*designutils2‰
u/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/dont_touch.xdc2default:defaultZ20-178
™
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2‰
u/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/dont_touch.xdc2default:default2—
‚/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/.Xil/axi_dma_0_propImpl.xdc2default:defaultZ1-236
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc2default:default2
U02default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc2default:default2
U02default:defaultZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
¹
!Unisim Transformation Summary:
%s111*project2}
i  A total of 76 instances were transformed.
  FDS => FDSE: 38 instances
  MUXCY_L => MUXCY: 38 instances
2default:defaultZ1-111
›
%s*synth2‹
wStart RTL Optimization : Time (s): cpu = 00:04:26 ; elapsed = 00:04:29 . Memory (MB): peak = 1480.230 ; gain = 765.973
2default:default
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:04:30 . Memory (MB): peak = 1480.230 ; gain = 765.973
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:04:27 ; elapsed = 00:04:30 . Memory (MB): peak = 1480.230 ; gain = 765.973
2default:default
ñ
merging register '%s' into '%s'3619*oasys24
 GEN_SYNC_WRITE.rst_wvalid_re_reg2default:default2/
GEN_SYNC_WRITE.bvalid_i_reg2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
3392default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys23
GEN_SYNC_READ.rst_rvalid_re_reg2default:default29
%GEN_SYNC_READ.s_axi_lite_rvalid_i_reg2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd2default:default2
11102default:default8@Z8-4471
Ž
merging register '%s' into '%s'3619*oasys2:
&GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg2default:default2?
+GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg2default:default2·
 /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd2default:default2
1812default:default8@Z8-4471

3inferred FSM for state register '%s' in module '%s'802*oasys2
mm2s_cs_reg2default:default2#
axi_dma_mm2s_sm2default:defaultZ8-802
Ž
merging register '%s' into '%s'3619*oasys2:
&GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg2default:default2?
+GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg2default:default2·
 /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd2default:default2
2182default:default8@Z8-4471
¥
3inferred FSM for state register '%s' in module '%s'802*oasys24
 GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg2default:default2#
axi_dma_s2mm_sm2default:defaultZ8-802
ô
merging register '%s' into '%s'3619*oasys2B
.GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg2default:default2!
updt_data_reg2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd2default:default2
7822default:default8@Z8-4471
›
3inferred FSM for state register '%s' in module '%s'802*oasys2(
sig_pcc_sm_state_reg2default:default2%
axi_datamover_pcc2default:defaultZ8-802
ù
merging register '%s' into '%s'3619*oasys20
sig_coelsc_cmd_cmplt_reg_reg2default:default2+
sig_coelsc_reg_full_reg2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
6312default:default8@Z8-4471
›
3inferred FSM for state register '%s' in module '%s'802*oasys2%
sig_psm_state_reg2default:default2(
axi_datamover_ibttcc2default:defaultZ8-802
›
3inferred FSM for state register '%s' in module '%s'802*oasys2%
sig_csm_state_reg2default:default2(
axi_datamover_ibttcc2default:defaultZ8-802
¨
3inferred FSM for state register '%s' in module '%s'802*oasys2,
sig_cmdcntl_sm_state_reg2default:default2.
axi_datamover_s2mm_realign2default:defaultZ8-802
ú
merging register '%s' into '%s'3619*oasys28
$GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg2default:default24
 GEN_PNTR_FOR_CH2.ch2_sg_idle_reg2default:default2°
™/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd2default:default2
3672default:default8@Z8-4471
Ã
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
mm2s_cs_reg2default:default2
one-hot2default:default2#
axi_dma_mm2s_sm2default:defaultZ8-3354
Ø
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys24
 GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg2default:default2
one-hot2default:default2#
axi_dma_s2mm_sm2default:defaultZ8-3354
Î
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
sig_pcc_sm_state_reg2default:default2
one-hot2default:default2%
axi_datamover_pcc2default:defaultZ8-3354
Î
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2%
sig_csm_state_reg2default:default2
one-hot2default:default2(
axi_datamover_ibttcc2default:defaultZ8-3354
Î
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2%
sig_psm_state_reg2default:default2
one-hot2default:default2(
axi_datamover_ibttcc2default:defaultZ8-3354
Û
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2,
sig_cmdcntl_sm_state_reg2default:default2
one-hot2default:default2.
axi_datamover_s2mm_realign2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
‘
%s*synth2
mPart Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:41 ; elapsed = 00:04:45 . Memory (MB): peak = 1480.234 ; gain = 765.977
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   3 Input     14 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 9     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 13    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 15    
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 161   
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               91 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               40 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               34 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 31    
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 60    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 20    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 695   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     40 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     34 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	  74 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input     23 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      7 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 47    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 324   
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
5
%s*synth2&
Module axi_dma_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
Module dmem 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module axi_dma_mm2s_cmdsts_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module axi_datamover_cmd_status 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module axi_dma_sofeof_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
D
%s*synth25
!Module wr_logic__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module axi_datamover_sfifo_autord__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module axi_datamover_skid2mm_buf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_datamover_mssai_skid_buf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module sync_fifo_fg__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module axi_sg_intrpt 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
@
%s*synth21
Module blk_mem_output_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module rd_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 3     
2default:default
=
%s*synth2.
Module axi_sg_cntrl_strm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
>
%s*synth2/
Module axi_sg_ftch_q_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
H
%s*synth29
%Module axi_datamover_stbs_set_nodre 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
A
%s*synth22
Module axi_sg_updt_cmdsts_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
B
%s*synth23
Module blk_mem_gen_v8_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module axi_datamover_rd_sf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module wr_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
7
%s*synth2(
Module axi_sg_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module axi_datamover_sfifo_autord 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
9
%s*synth2*
Module axi_datamover 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module axi_dma_lite_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     23 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 49    
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module axi_datamover_wr_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
B
%s*synth23
Module axi_sg_s2mm_basic_wrap 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
>
%s*synth2/
Module axi_sg_updt_q_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_datamover_mm2s_full_wrap 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
@
%s*synth21
Module wr_handshaking_flags 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module axi_datamover_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
<
%s*synth2-
Module axi_sg_addr_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
@
%s*synth21
Module dmem__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module axi_dma_register 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
;
%s*synth2,
Module axi_dma_s2mm_sm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module dynshreg_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module fifo_generator_v11_0__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module fifo_generator_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
Module dc_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
<
%s*synth2-
Module axi_sg_updt_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module wr_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
P
%s*synth2A
-Module fifo_generator_v11_0__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module wr_status_flags_ss__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module axi_datamover_rddata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
<
%s*synth2-
Module axi_sg_ftch_pntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
E
%s*synth26
"Module input_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_generic_cstr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module fifo_generator_v11_0__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module axi_datamover_rdmux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module axi_sg_cmd_status 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module axi_datamover_strb_gen2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module blk_mem_gen_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module cntr_incr_decr_addn_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
9
%s*synth2*
Module axi_sg_scc_wr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module output_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module axi_sg_updt_queue 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               34 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 22    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     34 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module input_blk__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module input_blk__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module axi_sg_ftch_sm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 24    
2default:default
B
%s*synth23
Module memory__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module axi_dma_s2mm_sts_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
F
%s*synth27
#Module axi_datamover_s2mm_scatter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
@
%s*synth21
Module axi_datamover_ibttcc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module axi_sg_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module axi_dma_mm2s_sm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
>
%s*synth2/
Module rd_status_flags_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
4
%s*synth2%
Module rd_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module srl_fifo_rbu_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module output_blk__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_0__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module axi_dma_s2mm_cmdsts_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
O
%s*synth2@
,Module blk_mem_input_block__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module blk_mem_gen_prim_wrapper_v6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module axi_datamover_addr_cntl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
3
%s*synth2$
Module rd_fwft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module axi_dma_register_s2mm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_datamover_cmd_status__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module output_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module axi_dma_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 18    
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module axi_sg_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
3
%s*synth2$
Module compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 7     
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module axi_sg_scc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module fifo_generator_v11_0_synth__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module sync_fifo_fg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module fifo_generator_v11_0_synth__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module blk_mem_output_block__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module axi_datamover_ms_strb_set 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module sync_fifo_fg__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module axi_datamover_pcc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 27    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
V
%s*synth2G
3Module fifo_generator_v11_0_synth__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module axi_dma_mm2s_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
P
%s*synth2A
-Module rd_handshaking_flags__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
A
%s*synth22
Module axi_dma_s2mm_sts_strm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module blk_mem_gen_prim_wrapper_v6__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module wr_bin_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
:
%s*synth2+
Module axi_sg_updt_sm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
2
%s*synth2#
Module axi_sg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 3     
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
V
%s*synth2G
3Module axi_datamover_sfifo_autord__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module fifo_generator_v11_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module axi_sg_wr_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
T
%s*synth2E
1Module blk_mem_gen_generic_cstr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module rd_handshaking_flags 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
A
%s*synth22
Module dc_ss__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module rd_logic__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_datamover_rd_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
>
%s*synth2/
Module axi_sg_wrdata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 22    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
G
%s*synth28
$Module axi_sg_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
G
%s*synth28
$Module rd_bin_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
6
%s*synth2'
Module srl_fifo_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module rd_status_flags_ss__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
<
%s*synth2-
Module blk_mem_gen_v8_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module reset_blk_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module rd_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module axi_dma_mm2s_sts_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
C
%s*synth24
 Module axi_datamover_indet_btt 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
>
%s*synth2/
Module axi_dma_s2mm_sg_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               34 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     34 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
B
%s*synth23
Module fifo_generator_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_prim_width 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module axi_datamover_addr_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
A
%s*synth22
Module axi_sg_rd_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.Module cntr_incr_decr_addn_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
C
%s*synth24
 Module compare__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
>
%s*synth2/
Module axi_dma_reg_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  74 Input     32 Bit        Muxes := 1     
2default:default
=
%s*synth2.
Module axi_sg_ftch_queue 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               91 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module axi_datamover_s2mm_realign 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module axi_sg_rddata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
4
%s*synth2%
Module wr_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module axi_datamover_strb_gen2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
B
%s*synth23
Module axi_datamover_wr_demux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module cdc_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
5
%s*synth2&
Module updn_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module axi_sg_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
R
%s*synth2C
/Module axi_datamover_skid_buf__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               40 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     40 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
A
%s*synth22
Module axi_sg_ftch_cmdsts_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
L
%s*synth2=
)Module axi_sg_addr_cntl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
2
%s*synth2#
Module memory 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
H
%s*synth29
%Module sync_fifo_fg__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module axi_sg_ftch_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module axi_datamover_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
@
%s*synth21
Module fifo_generator_v11_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module axi_dma 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module axi_datamover_wrdata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 23    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
R
%s*synth2C
/Module blk_mem_gen_v8_0_synth__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
B
%s*synth23
Module axi_sg_mm2s_basic_wrap 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
5
%s*synth2&
Module input_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module axi_dma_s2mm_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
<
%s*synth2-
Module axi_sg_datamover 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module axi_dma_rst_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
H
%s*synth29
%Module axi_datamover_s2mm_full_wrap 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
>
%s*synth2/
Module wr_status_flags_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module updn_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module axi_dma_mm2s_sg_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               34 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     34 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module blk_mem_input_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module axi_datamover_skid_buf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
K
%s*synth2<
(Module blk_mem_gen_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[15] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[14] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[13] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[12] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[11] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[10] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[9] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[8] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[7] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[6] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2@
,\I_MSTR_PCC/sig_input_cache_type_reg_reg[3] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2@
,\I_MSTR_PCC/sig_input_cache_type_reg_reg[2] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2@
,\I_MSTR_PCC/sig_input_cache_type_reg_reg[1] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2@
,\I_MSTR_PCC/sig_input_cache_type_reg_reg[0] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\I_MSTR_PCC/sig_input_user_type_reg_reg[3] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\I_MSTR_PCC/sig_input_user_type_reg_reg[2] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\I_MSTR_PCC/sig_input_user_type_reg_reg[1] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\I_MSTR_PCC/sig_input_user_type_reg_reg[0] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys26
"\I_MSTR_PCC/sig_input_drr_reg_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\I_MSTR_PCC/sig_input_dsa_reg_reg[5] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\I_MSTR_PCC/sig_input_dsa_reg_reg[4] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\I_MSTR_PCC/sig_input_dsa_reg_reg[3] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\I_MSTR_PCC/sig_input_dsa_reg_reg[2] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\I_MSTR_PCC/sig_input_dsa_reg_reg[1] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\I_MSTR_PCC/sig_input_dsa_reg_reg[0] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\I_ADDR_CNTL/sig_next_cache_reg_reg[3] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\I_ADDR_CNTL/sig_next_cache_reg_reg[2] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\I_ADDR_CNTL/sig_next_cache_reg_reg[1] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\I_ADDR_CNTL/sig_next_cache_reg_reg[0] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2:
&\I_ADDR_CNTL/sig_next_user_reg_reg[3] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2:
&\I_ADDR_CNTL/sig_next_user_reg_reg[2] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2:
&\I_ADDR_CNTL/sig_next_user_reg_reg[1] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2:
&\I_ADDR_CNTL/sig_next_user_reg_reg[0] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2<
(\I_RD_DATA_CNTL/sig_ls_addr_cntr_reg[1] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2<
(\I_RD_DATA_CNTL/sig_ls_addr_cntr_reg[0] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ö
Á\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ô
¿\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2×
Â\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gvep1.ram_valid_d2_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ó
¾\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ò
½\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ï
º\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2‰
u\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
›
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ˆ
t\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
§
merging register '%s' into '%s'3619*oasys2T
@I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg2default:default2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2U
AI_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg2default:default2=
)I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
ˆ
merging register '%s' into '%s'3619*oasys2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default25
!I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
”
merging register '%s' into '%s'3619*oasys28
$I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg2default:default2>
*I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
7132default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2^
JGEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg2default:default25
!I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2F
2ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg2default:default25
!I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
2172default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2I
5ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg2default:default2L
8ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
2122default:default8@Z8-4471
³
merging register '%s' into '%s'3619*oasys2_
KGEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg2default:default2=
)I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[15] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[14] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[13] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[12] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[11] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
×
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[10] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[9] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[8] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[7] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[6] 2default:default20
axi_datamover_mm2s_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 2default:default20
axi_datamover_s2mm_full_wrap2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
§
merging register '%s' into '%s'3619*oasys2T
@I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg2default:default2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2U
AI_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg2default:default2=
)I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys2J
6I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg2default:default2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys2K
7I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg2default:default2=
)I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
¹
merging register '%s' into '%s'3619*oasys2f
RI_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg2default:default2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2g
SI_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg2default:default2=
)I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
ˆ
merging register '%s' into '%s'3619*oasys23
I_WR_DATA_CNTL/sig_halt_reg_reg2default:default26
"I_WR_STATUS_CNTLR/sig_halt_reg_reg2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2default:default2
11912default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys28
$I_WR_DATA_CNTL/sig_halt_reg_dly1_reg2default:default2;
'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2default:default2
21712default:default8@Z8-4471
•
merging register '%s' into '%s'3619*oasys2;
'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg2default:default28
$I_WR_DATA_CNTL/sig_halt_reg_dly2_reg2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2default:default2
14232default:default8@Z8-4471
”
merging register '%s' into '%s'3619*oasys2:
&I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg2default:default2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2À
©/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2default:default2
2112default:default8@Z8-4471
£
merging register '%s' into '%s'3619*oasys2<
(I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2P
<GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys2K
7ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg2default:default2P
<GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
2172default:default8@Z8-4471
º
merging register '%s' into '%s'3619*oasys2N
:ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg2default:default2Q
=ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
2122default:default8@Z8-4471
Â
merging register '%s' into '%s'3619*oasys2[
GGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg2default:default2P
<GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
ò
merging register '%s' into '%s'3619*oasys2€
lGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg2default:default2P
<GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
2522default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2ƒ
oGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg2default:default2†
rGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2default:default2
2472default:default8@Z8-4471
—
merging register '%s' into '%s'3619*oasys2u
aGEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg2default:default2†
rGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
4382default:default8@Z8-4471
Ú
merging register '%s' into '%s'3619*oasys2o
[GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg2default:default2P
<GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
2172default:default8@Z8-4471
”
merging register '%s' into '%s'3619*oasys2r
^GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg2default:default2†
rGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg2default:default2½
¦/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd2default:default2
2122default:default8@Z8-4471
•
merging register '%s' into '%s'3619*oasys2;
'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg2default:default28
$I_WR_DATA_CNTL/sig_halt_reg_dly3_reg2default:default2Ã
¬/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2default:default2
13672default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2\
HGEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg2default:default2=
)I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2¹
¢/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys2x
dGEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg2default:default2`
LGEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2162default:default8@Z8-4471
ã
merging register '%s' into '%s'3619*oasys2y
eGEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg2default:default2a
MGEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2172default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys2x
dGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg2default:default2`
LGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2162default:default8@Z8-4471
ã
merging register '%s' into '%s'3619*oasys2y
eGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg2default:default2a
MGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2172default:default8@Z8-4471
×
merging register '%s' into '%s'3619*oasys2n
ZGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg2default:default2`
LGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2162default:default8@Z8-4471
Ù
merging register '%s' into '%s'3619*oasys2o
[GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg2default:default2a
MGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2172default:default8@Z8-4471
ï
merging register '%s' into '%s'3619*oasys2…
qGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg2default:default2`
LGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2162default:default8@Z8-4471
ñ
merging register '%s' into '%s'3619*oasys2†
rGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg2default:default2a
MGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2«
”/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd2default:default2
2172default:default8@Z8-4471
Á
merging register '%s' into '%s'3619*oasys2W
CGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg2default:default2Z
FGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
7072default:default8@Z8-4471
Ì
merging register '%s' into '%s'3619*oasys2\
HGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg2default:default2_
KGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
21432default:default8@Z8-4471
Ì
merging register '%s' into '%s'3619*oasys2\
HGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg2default:default2_
KGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
20872default:default8@Z8-4471
Ì
merging register '%s' into '%s'3619*oasys2\
HGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg2default:default2_
KGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
20612default:default8@Z8-4471
Í
merging register '%s' into '%s'3619*oasys2a
MGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg2default:default2[
GGEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg2default:default2²
›/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd2default:default2
16882default:default8@Z8-4471
¦
merging register '%s' into '%s'3619*oasys2M
9I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg2default:default2M
9I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg2default:default2®
—/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd2default:default2
2712default:default8@Z8-4471
‡
merging register '%s' into '%s'3619*oasys2Š
vI_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg2default:default2k
WI_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg2default:default2³
œ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd2default:default2
7272default:default8@Z8-4471
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:04:44 ; elapsed = 00:04:47 . Memory (MB): peak = 1490.246 ; gain = 775.988
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
6
%s*synth2'

Distributed RAM: 
2default:default
ö
%s*synth2æ
Ñ+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+----------------------------------------+
2default:default
÷
%s*synth2ç
Ò|Module Name   | RTL Object                                                                                                                                                                                                               | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name                      | 
2default:default
ö
%s*synth2æ
Ñ+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+----------------------------------------+
2default:default
÷
%s*synth2ç
Ò|axi_datamover | GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 8 X 9                | RAM32M x 2    | axi_dma_0/axi_dma/axi_datamover/ram__4 | 
2default:default
÷
%s*synth2ç
Ò|axi_sg        | I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg  | User Attribute     | 128 X 33             | RAM64M x 22   | axi_dma_0/axi_dma/axi_sg/ram__6        | 
2default:default
÷
%s*synth2ç
Ò+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+----------------------------------------+

2default:default
Æ
%s*synth2¶
¡Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:04:50 ; elapsed = 00:04:54 . Memory (MB): peak = 1567.895 ; gain = 853.637
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:50 ; elapsed = 00:04:54 . Memory (MB): peak = 1567.895 ; gain = 853.637
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:04:52 ; elapsed = 00:04:55 . Memory (MB): peak = 1567.895 ; gain = 853.637
2default:default
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:04:55 ; elapsed = 00:04:59 . Memory (MB): peak = 1570.848 ; gain = 856.590
2default:default
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:04:56 ; elapsed = 00:05:00 . Memory (MB): peak = 1570.848 ; gain = 856.590
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:04:56 ; elapsed = 00:05:00 . Memory (MB): peak = 1570.848 ; gain = 856.590
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:04:56 ; elapsed = 00:05:00 . Memory (MB): peak = 1570.848 ; gain = 856.590
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
<
%s*synth2-

Dynamic Shift Register:
2default:default
“
%s*synth2ƒ
o+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
”
%s*synth2„
p|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
2default:default
“
%s*synth2ƒ
o+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
”
%s*synth2„
p|dsrl        | INFERRED_GEN.data_reg[15] | 16     | 23         | 23     | 0       | 0      | 0      | 0      | 
2default:default
”
%s*synth2„
p|dsrl__1     | INFERRED_GEN.data_reg[15] | 16     | 33         | 33     | 0       | 0      | 0      | 0      | 
2default:default
”
%s*synth2„
p|dsrl__2     | INFERRED_GEN.data_reg[15] | 16     | 9          | 9      | 0       | 0      | 0      | 0      | 
2default:default
”
%s*synth2„
p+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |CARRY4     |    59|
2default:default
?
%s*synth20
|2     |LUT1       |   702|
2default:default
?
%s*synth20
|3     |LUT2       |   258|
2default:default
?
%s*synth20
|4     |LUT3       |   591|
2default:default
?
%s*synth20
|5     |LUT4       |   357|
2default:default
?
%s*synth20
|6     |LUT5       |   455|
2default:default
?
%s*synth20
|7     |LUT6       |   791|
2default:default
?
%s*synth20
|8     |MUXCY_L    |    28|
2default:default
?
%s*synth20
|9     |MUXF7      |     7|
2default:default
?
%s*synth20
|10    |RAM32M     |     2|
2default:default
?
%s*synth20
|11    |RAM64M     |    22|
2default:default
?
%s*synth20
|12    |RAMB36E1_1 |     2|
2default:default
?
%s*synth20
|13    |SRL16E     |    65|
2default:default
?
%s*synth20
|14    |SRLC16E    |    75|
2default:default
?
%s*synth20
|15    |XORCY      |    38|
2default:default
?
%s*synth20
|16    |FDRE       |  3293|
2default:default
?
%s*synth20
|17    |FDS        |    38|
2default:default
?
%s*synth20
|18    |FDSE       |    49|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
§
%s*synth2—
‚+------+--------------------------------------------------------------------+--------------------------------------------+------+
2default:default
§
%s*synth2—
‚|      |Instance                                                            |Module                                      |Cells |
2default:default
§
%s*synth2—
‚+------+--------------------------------------------------------------------+--------------------------------------------+------+
2default:default
§
%s*synth2—
‚|1     |top                                                                 |                                            |  6832|
2default:default
§
%s*synth2—
‚|2     |  U0                                                                |axi_dma                                     |  6832|
2default:default
§
%s*synth2—
‚|3     |    I_RST_MODULE                                                    |axi_dma_rst_module                          |    82|
2default:default
§
%s*synth2—
‚|4     |      REG_HRD_RST_OUT                                               |cdc_sync                                    |     6|
2default:default
§
%s*synth2—
‚|5     |      \GEN_RESET_FOR_S2MM.RESET_I                                   |axi_dma_reset                               |    37|
2default:default
§
%s*synth2—
‚|6     |      \GEN_RESET_FOR_MM2S.RESET_I                                   |axi_dma_reset_31                            |    30|
2default:default
§
%s*synth2—
‚|7     |      REG_HRD_RST                                                   |cdc_sync_32                                 |     5|
2default:default
§
%s*synth2—
‚|8     |    \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN               |axi_dma_sofeof_gen                          |    14|
2default:default
§
%s*synth2—
‚|9     |    I_AXI_DMA_REG_MODULE                                            |axi_dma_reg_module                          |   662|
2default:default
§
%s*synth2—
‚|10    |      \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                       |axi_dma_register_s2mm                       |   146|
2default:default
§
%s*synth2—
‚|11    |      \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                |axi_dma_lite_if                             |   370|
2default:default
§
%s*synth2—
‚|12    |      \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                       |axi_dma_register                            |   146|
2default:default
§
%s*synth2—
‚|13    |    I_MM2S_DMA_MNGR                                                 |axi_dma_mm2s_mngr                           |   310|
2default:default
§
%s*synth2—
‚|14    |      \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM       |axi_dma_mm2s_sm                             |    20|
2default:default
§
%s*synth2—
‚|15    |      \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                         |axi_dma_mm2s_sts_mngr                       |     5|
2default:default
§
%s*synth2—
‚|16    |      \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF    |axi_dma_mm2s_sg_if                          |   119|
2default:default
§
%s*synth2—
‚|17    |        \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO      |srl_fifo_f__parameterized2                  |    49|
2default:default
§
%s*synth2—
‚|18    |          I_SRL_FIFO_RBU_F                                          |srl_fifo_rbu_f__parameterized2              |    49|
2default:default
§
%s*synth2—
‚|19    |            CNTR_INCR_DECR_ADDN_F_I                                 |cntr_incr_decr_addn_f_30                    |    20|
2default:default
§
%s*synth2—
‚|20    |            DYNSHREG_F_I                                            |dynshreg_f__parameterized2                  |    23|
2default:default
§
%s*synth2—
‚|21    |      \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                           |axi_dma_mm2s_cmdsts_if                      |    13|
2default:default
§
%s*synth2—
‚|22    |    I_S2MM_DMA_MNGR                                                 |axi_dma_s2mm_mngr                           |   451|
2default:default
§
%s*synth2—
‚|23    |      \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                         |axi_dma_s2mm_sts_mngr                       |     5|
2default:default
§
%s*synth2—
‚|24    |      \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM       |axi_dma_s2mm_sm                             |    21|
2default:default
§
%s*synth2—
‚|25    |      \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF    |axi_dma_s2mm_sg_if                          |   136|
2default:default
§
%s*synth2—
‚|26    |      \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                           |axi_dma_s2mm_cmdsts_if                      |    42|
2default:default
§
%s*synth2—
‚|27    |      \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM        |axi_dma_s2mm_sts_strm                       |    93|
2default:default
§
%s*synth2—
‚|28    |        \GEN_SYNC_FIFO.I_UPDT_STS_FIFO                              |srl_fifo_f__parameterized3                  |    56|
2default:default
§
%s*synth2—
‚|29    |          I_SRL_FIFO_RBU_F                                          |srl_fifo_rbu_f__parameterized3              |    56|
2default:default
§
%s*synth2—
‚|30    |            CNTR_INCR_DECR_ADDN_F_I                                 |cntr_incr_decr_addn_f_29                    |    21|
2default:default
§
%s*synth2—
‚|31    |            DYNSHREG_F_I                                            |dynshreg_f__parameterized3                  |    34|
2default:default
§
%s*synth2—
‚|32    |    I_PRMRY_DATAMOVER                                               |axi_datamover                               |  2743|
2default:default
§
%s*synth2—
‚|33    |      \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                            |axi_datamover_mm2s_full_wrap                |   924|
2default:default
§
%s*synth2—
‚|34    |        I_RD_STATUS_CNTLR                                           |axi_datamover_rd_status_cntl                |     9|
2default:default
§
%s*synth2—
‚|35    |        I_RESET                                                     |axi_datamover_reset_18                      |     8|
2default:default
§
%s*synth2—
‚|36    |        I_RD_DATA_CNTL                                              |axi_datamover_rddata_cntl                   |    96|
2default:default
§
%s*synth2—
‚|37    |        I_ADDR_CNTL                                                 |axi_datamover_addr_cntl                     |    50|
2default:default
§
%s*synth2—
‚|38    |        I_CMD_STATUS                                                |axi_datamover_cmd_status                    |    75|
2default:default
§
%s*synth2—
‚|39    |          \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                       |axi_datamover_fifo__parameterized0          |    15|
2default:default
§
%s*synth2—
‚|40    |          I_CMD_FIFO                                                |axi_datamover_fifo_28                       |    60|
2default:default
§
%s*synth2—
‚|41    |        I_MSTR_PCC                                                  |axi_datamover_pcc                           |   416|
2default:default
§
%s*synth2—
‚|42    |        \GEN_INCLUDE_MM2S_SF.I_RD_SF                                |axi_datamover_rd_sf                         |   136|
2default:default
§
%s*synth2—
‚|43    |          I_DATA_FIFO                                               |axi_datamover_sfifo_autord                  |   104|
2default:default
§
%s*synth2—
‚|44    |            \BLK_MEM.I_SYNC_FIFOGEN_FIFO                            |sync_fifo_fg__parameterized0                |   103|
2default:default
§
%s*synth2—
‚|45    |              \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                    |fifo_generator_v11_0__parameterized1        |   103|
2default:default
§
%s*synth2—
‚|46    |                inst_fifo_gen                                       |fifo_generator_v11_0_synth__parameterized0  |   103|
2default:default
§
%s*synth2—
‚|47    |                  \gconvfifo.rf                                     |fifo_generator_top__parameterized0          |   103|
2default:default
§
%s*synth2—
‚|48    |                    \grf.rf                                         |fifo_generator_ramfifo__parameterized0      |   103|
2default:default
§
%s*synth2—
‚|49    |                      \gntv_or_sync_fifo.mem                        |memory__parameterized0                      |     2|
2default:default
§
%s*synth2—
‚|50    |                        \gbm.gbmg.gbmgb.ngecc.bmg                   |blk_mem_gen_v8_0                            |     2|
2default:default
§
%s*synth2—
‚|51    |                          inst_blk_mem_gen                          |blk_mem_gen_v8_0_synth                      |     2|
2default:default
§
%s*synth2—
‚|52    |                            \gnativebmg.native_blk_mem_gen          |blk_mem_gen_top                             |     2|
2default:default
§
%s*synth2—
‚|53    |                              \valid.cstr                           |blk_mem_gen_generic_cstr                    |     2|
2default:default
§
%s*synth2—
‚|54    |                                \ramloop[0].ram.r                   |blk_mem_gen_prim_width                      |     2|
2default:default
§
%s*synth2—
‚|55    |                                  \v6_noinit.ram                    |blk_mem_gen_prim_wrapper_v6                 |     2|
2default:default
§
%s*synth2—
‚|56    |                      \gntv_or_sync_fifo.gl0.rd                     |rd_logic__parameterized0_21                 |    72|
2default:default
§
%s*synth2—
‚|57    |                        \grss.gdc.dc                                |dc_ss                                       |    16|
2default:default
§
%s*synth2—
‚|58    |                          dc                                        |updn_cntr                                   |    16|
2default:default
§
%s*synth2—
‚|59    |                        \grss.rsts                                  |rd_status_flags_ss_25                       |    10|
2default:default
§
%s*synth2—
‚|60    |                        rpntr                                       |rd_bin_cntr_26                              |    32|
2default:default
§
%s*synth2—
‚|61    |                        \gr1.rfwft                                  |rd_fwft_27                                  |    14|
2default:default
§
%s*synth2—
‚|62    |                      \gntv_or_sync_fifo.gl0.wr                     |wr_logic__parameterized0_22                 |    29|
2default:default
§
%s*synth2—
‚|63    |                        wpntr                                       |wr_bin_cntr_23                              |    27|
2default:default
§
%s*synth2—
‚|64    |                        \gwss.wsts                                  |wr_status_flags_ss_24                       |     2|
2default:default
§
%s*synth2—
‚|65    |          \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                            |axi_datamover_fifo__parameterized1          |    20|
2default:default
§
%s*synth2—
‚|66    |            \USE_SRL_FIFO.I_SYNC_FIFO                               |srl_fifo_f__parameterized4                  |    16|
2default:default
§
%s*synth2—
‚|67    |              I_SRL_FIFO_RBU_F                                      |srl_fifo_rbu_f__parameterized4              |    16|
2default:default
§
%s*synth2—
‚|68    |                CNTR_INCR_DECR_ADDN_F_I                             |cntr_incr_decr_addn_f__parameterized0_20    |    13|
2default:default
§
%s*synth2—
‚|69    |        \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                           |axi_datamover_skid_buf_19                   |   134|
2default:default
§
%s*synth2—
‚|70    |      \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                            |axi_datamover_s2mm_full_wrap                |  1819|
2default:default
§
%s*synth2—
‚|71    |        I_RESET                                                     |axi_datamover_reset                         |     9|
2default:default
§
%s*synth2—
‚|72    |        I_ADDR_CNTL                                                 |axi_datamover_addr_cntl__parameterized0     |    49|
2default:default
§
%s*synth2—
‚|73    |        I_WR_STATUS_CNTLR                                           |axi_datamover_wr_status_cntl                |   101|
2default:default
§
%s*synth2—
‚|74    |          I_WRESP_STATUS_FIFO                                       |axi_datamover_fifo__parameterized3          |    22|
2default:default
§
%s*synth2—
‚|75    |            \USE_SRL_FIFO.I_SYNC_FIFO                               |srl_fifo_f__parameterized0_14               |    18|
2default:default
§
%s*synth2—
‚|76    |              I_SRL_FIFO_RBU_F                                      |srl_fifo_rbu_f__parameterized0_15           |    18|
2default:default
§
%s*synth2—
‚|77    |                CNTR_INCR_DECR_ADDN_F_I                             |cntr_incr_decr_addn_f__parameterized0_16    |    11|
2default:default
§
%s*synth2—
‚|78    |                DYNSHREG_F_I                                        |dynshreg_f__parameterized0_17               |     5|
2default:default
§
%s*synth2—
‚|79    |          \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO          |axi_datamover_fifo__parameterized4          |    39|
2default:default
§
%s*synth2—
‚|80    |            \USE_SRL_FIFO.I_SYNC_FIFO                               |srl_fifo_f__parameterized5                  |    35|
2default:default
§
%s*synth2—
‚|81    |              I_SRL_FIFO_RBU_F                                      |srl_fifo_rbu_f__parameterized5              |    35|
2default:default
§
%s*synth2—
‚|82    |                CNTR_INCR_DECR_ADDN_F_I                             |cntr_incr_decr_addn_f__parameterized0_13    |    13|
2default:default
§
%s*synth2—
‚|83    |                DYNSHREG_F_I                                        |dynshreg_f__parameterized5                  |    21|
2default:default
§
%s*synth2—
‚|84    |        I_CMD_STATUS                                                |axi_datamover_cmd_status__parameterized0    |   101|
2default:default
§
%s*synth2—
‚|85    |          \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                       |axi_datamover_fifo__parameterized2          |    43|
2default:default
§
%s*synth2—
‚|86    |          I_CMD_FIFO                                                |axi_datamover_fifo                          |    58|
2default:default
§
%s*synth2—
‚|87    |        \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                        |axi_datamover_indet_btt                     |   322|
2default:default
§
%s*synth2—
‚|88    |          I_DATA_FIFO                                               |axi_datamover_sfifo_autord__parameterized1  |    84|
2default:default
§
%s*synth2—
‚|89    |            \BLK_MEM.I_SYNC_FIFOGEN_FIFO                            |sync_fifo_fg__parameterized2                |    83|
2default:default
§
%s*synth2—
‚|90    |              \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                    |fifo_generator_v11_0__parameterized5        |    83|
2default:default
§
%s*synth2—
‚|91    |                inst_fifo_gen                                       |fifo_generator_v11_0_synth__parameterized2  |    83|
2default:default
§
%s*synth2—
‚|92    |                  \gconvfifo.rf                                     |fifo_generator_top__parameterized2          |    83|
2default:default
§
%s*synth2—
‚|93    |                    \grf.rf                                         |fifo_generator_ramfifo__parameterized2      |    83|
2default:default
§
%s*synth2—
‚|94    |                      \gntv_or_sync_fifo.mem                        |memory__parameterized2                      |     7|
2default:default
§
%s*synth2—
‚|95    |                        \gbm.gbmg.gbmgb.ngecc.bmg                   |blk_mem_gen_v8_0__parameterized1            |     7|
2default:default
§
%s*synth2—
‚|96    |                          inst_blk_mem_gen                          |blk_mem_gen_v8_0_synth__parameterized0      |     7|
2default:default
§
%s*synth2—
‚|97    |                            \gnativebmg.native_blk_mem_gen          |blk_mem_gen_top__parameterized0             |     7|
2default:default
§
%s*synth2—
‚|98    |                              \valid.cstr                           |blk_mem_gen_generic_cstr__parameterized0    |     7|
2default:default
§
%s*synth2—
‚|99    |                                \ramloop[0].ram.r                   |blk_mem_gen_prim_width__parameterized0      |     7|
2default:default
§
%s*synth2—
‚|100   |                                  \v6_noinit.ram                    |blk_mem_gen_prim_wrapper_v6__parameterized0 |     7|
2default:default
§
%s*synth2—
‚|101   |                      \gntv_or_sync_fifo.gl0.rd                     |rd_logic__parameterized0                    |    53|
2default:default
§
%s*synth2—
‚|102   |                        rpntr                                       |rd_bin_cntr_10                              |    41|
2default:default
§
%s*synth2—
‚|103   |                        \gr1.rfwft                                  |rd_fwft_11                                  |    10|
2default:default
§
%s*synth2—
‚|104   |                        \grss.rsts                                  |rd_status_flags_ss_12                       |     2|
2default:default
§
%s*synth2—
‚|105   |                      \gntv_or_sync_fifo.gl0.wr                     |wr_logic__parameterized0                    |    23|
2default:default
§
%s*synth2—
‚|106   |                        wpntr                                       |wr_bin_cntr_8                               |    22|
2default:default
§
%s*synth2—
‚|107   |                        \gwss.wsts                                  |wr_status_flags_ss_9                        |     1|
2default:default
§
%s*synth2—
‚|108   |          I_XD_FIFO                                                 |axi_datamover_sfifo_autord__parameterized0  |    83|
2default:default
§
%s*synth2—
‚|109   |            \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                        |sync_fifo_fg__parameterized1                |    82|
2default:default
§
%s*synth2—
‚|110   |              \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                    |fifo_generator_v11_0__parameterized3        |    82|
2default:default
§
%s*synth2—
‚|111   |                inst_fifo_gen                                       |fifo_generator_v11_0_synth__parameterized1  |    82|
2default:default
§
%s*synth2—
‚|112   |                  \gconvfifo.rf                                     |fifo_generator_top__parameterized1          |    82|
2default:default
§
%s*synth2—
‚|113   |                    \grf.rf                                         |fifo_generator_ramfifo__parameterized1      |    82|
2default:default
§
%s*synth2—
‚|114   |                      \gntv_or_sync_fifo.gl0.rd                     |rd_logic__parameterized1                    |    43|
2default:default
§
%s*synth2—
‚|115   |                        \grss.gdc.dc                                |dc_ss__parameterized0                       |    20|
2default:default
§
%s*synth2—
‚|116   |                          dc                                        |updn_cntr__parameterized0                   |    20|
2default:default
§
%s*synth2—
‚|117   |                        \grhf.rhf                                   |rd_handshaking_flags__parameterized0        |     7|
2default:default
§
%s*synth2—
‚|118   |                        \grss.rsts                                  |rd_status_flags_ss__parameterized0          |     1|
2default:default
§
%s*synth2—
‚|119   |                        rpntr                                       |rd_bin_cntr__parameterized0                 |    15|
2default:default
§
%s*synth2—
‚|120   |                      \gntv_or_sync_fifo.mem                        |memory__parameterized1                      |    27|
2default:default
§
%s*synth2—
‚|121   |                        \gdm.dm                                     |dmem__parameterized0                        |    27|
2default:default
§
%s*synth2—
‚|122   |                      \gntv_or_sync_fifo.gl0.wr                     |wr_logic__parameterized1                    |    12|
2default:default
§
%s*synth2—
‚|123   |                        wpntr                                       |wr_bin_cntr__parameterized0                 |    10|
2default:default
§
%s*synth2—
‚|124   |                        \gwss.wsts                                  |wr_status_flags_ss__parameterized0          |     2|
2default:default
§
%s*synth2—
‚|125   |          \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                    |axi_datamover_skid_buf__parameterized0      |   135|
2default:default
§
%s*synth2—
‚|126   |        \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                     |axi_datamover_s2mm_realign                  |   385|
2default:default
§
%s*synth2—
‚|127   |          \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                       |axi_datamover_s2mm_scatter                  |   299|
2default:default
§
%s*synth2—
‚|128   |            I_MSSAI_SKID_BUF                                        |axi_datamover_mssai_skid_buf                |   154|
2default:default
§
%s*synth2—
‚|129   |            \LOWER_DATAWIDTH.I_TSTRB_FIFO                           |axi_datamover_fifo__parameterized6          |    70|
2default:default
§
%s*synth2—
‚|130   |              \USE_SRL_FIFO.I_SYNC_FIFO                             |srl_fifo_f__parameterized7                  |    64|
2default:default
§
%s*synth2—
‚|131   |                I_SRL_FIFO_RBU_F                                    |srl_fifo_rbu_f__parameterized7              |    64|
2default:default
§
%s*synth2—
‚|132   |                  CNTR_INCR_DECR_ADDN_F_I                           |cntr_incr_decr_addn_f_7                     |    23|
2default:default
§
%s*synth2—
‚|133   |                  DYNSHREG_F_I                                      |dynshreg_f__parameterized7                  |    33|
2default:default
§
%s*synth2—
‚|134   |          I_DRE_CNTL_FIFO                                           |axi_datamover_fifo__parameterized5          |    67|
2default:default
§
%s*synth2—
‚|135   |            \USE_SRL_FIFO.I_SYNC_FIFO                               |srl_fifo_f__parameterized6                  |    63|
2default:default
§
%s*synth2—
‚|136   |              I_SRL_FIFO_RBU_F                                      |srl_fifo_rbu_f__parameterized6              |    63|
2default:default
§
%s*synth2—
‚|137   |                CNTR_INCR_DECR_ADDN_F_I                             |cntr_incr_decr_addn_f__parameterized0_6     |    19|
2default:default
§
%s*synth2—
‚|138   |                DYNSHREG_F_I                                        |dynshreg_f__parameterized6                  |    43|
2default:default
§
%s*synth2—
‚|139   |        \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                      |axi_datamover_ibttcc                        |   468|
2default:default
§
%s*synth2—
‚|140   |        I_S2MM_MMAP_SKID_BUF                                        |axi_datamover_skid2mm_buf                   |   117|
2default:default
§
%s*synth2—
‚|141   |        I_WR_DATA_CNTL                                              |axi_datamover_wrdata_cntl                   |   132|
2default:default
§
%s*synth2—
‚|142   |        \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                      |axi_datamover_skid_buf                      |   135|
2default:default
§
%s*synth2—
‚|143   |    \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN               |axi_dma_sofeof_gen_0                        |    14|
2default:default
§
%s*synth2—
‚|144   |    \GEN_SG_ENGINE.I_SG_ENGINE                                      |axi_sg                                      |  2532|
2default:default
§
%s*synth2—
‚|145   |      I_SG_AXI_DATAMOVER                                            |axi_sg_datamover                            |   449|
2default:default
§
%s*synth2—
‚|146   |        \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                        |axi_sg_mm2s_basic_wrap                      |   161|
2default:default
§
%s*synth2—
‚|147   |          I_ADDR_CNTL                                               |axi_sg_addr_cntl                            |    43|
2default:default
§
%s*synth2—
‚|148   |          I_RESET                                                   |axi_sg_reset_2                              |     3|
2default:default
§
%s*synth2—
‚|149   |          I_MSTR_SCC                                                |axi_sg_scc                                  |    37|
2default:default
§
%s*synth2—
‚|150   |          I_RD_STATUS_CNTLR                                         |axi_sg_rd_status_cntl                       |     8|
2default:default
§
%s*synth2—
‚|151   |          I_CMD_STATUS                                              |axi_sg_cmd_status_3                         |    58|
2default:default
§
%s*synth2—
‚|152   |            \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                     |axi_sg_fifo__parameterized0_4               |    15|
2default:default
§
%s*synth2—
‚|153   |            I_CMD_FIFO                                              |axi_sg_fifo_5                               |    43|
2default:default
§
%s*synth2—
‚|154   |          I_RD_DATA_CNTL                                            |axi_sg_rddata_cntl                          |    12|
2default:default
§
%s*synth2—
‚|155   |        \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                        |axi_sg_s2mm_basic_wrap                      |   288|
2default:default
§
%s*synth2—
‚|156   |          I_WR_STATUS_CNTLR                                         |axi_sg_wr_status_cntl                       |    64|
2default:default
§
%s*synth2—
‚|157   |            \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO             |axi_sg_fifo__parameterized2                 |    27|
2default:default
§
%s*synth2—
‚|158   |              \USE_SRL_FIFO.I_SYNC_FIFO                             |srl_fifo_f__parameterized1                  |    23|
2default:default
§
%s*synth2—
‚|159   |                I_SRL_FIFO_RBU_F                                    |srl_fifo_rbu_f__parameterized1              |    23|
2default:default
§
%s*synth2—
‚|160   |                  CNTR_INCR_DECR_ADDN_F_I                           |cntr_incr_decr_addn_f__parameterized0_1     |    12|
2default:default
§
%s*synth2—
‚|161   |                  DYNSHREG_F_I                                      |dynshreg_f__parameterized1                  |     9|
2default:default
§
%s*synth2—
‚|162   |            I_WRESP_STATUS_FIFO                                     |axi_sg_fifo__parameterized1                 |    22|
2default:default
§
%s*synth2—
‚|163   |              \USE_SRL_FIFO.I_SYNC_FIFO                             |srl_fifo_f__parameterized0                  |    18|
2default:default
§
%s*synth2—
‚|164   |                I_SRL_FIFO_RBU_F                                    |srl_fifo_rbu_f__parameterized0              |    18|
2default:default
§
%s*synth2—
‚|165   |                  CNTR_INCR_DECR_ADDN_F_I                           |cntr_incr_decr_addn_f__parameterized0       |    11|
2default:default
§
%s*synth2—
‚|166   |                  DYNSHREG_F_I                                      |dynshreg_f__parameterized0                  |     5|
2default:default
§
%s*synth2—
‚|167   |          I_ADDR_CNTL                                               |axi_sg_addr_cntl__parameterized0            |    46|
2default:default
§
%s*synth2—
‚|168   |          I_RESET                                                   |axi_sg_reset                                |     3|
2default:default
§
%s*synth2—
‚|169   |          I_MSTR_SCC                                                |axi_sg_scc_wr                               |    41|
2default:default
§
%s*synth2—
‚|170   |          I_CMD_STATUS                                              |axi_sg_cmd_status                           |    62|
2default:default
§
%s*synth2—
‚|171   |            \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                     |axi_sg_fifo__parameterized0                 |    15|
2default:default
§
%s*synth2—
‚|172   |            I_CMD_FIFO                                              |axi_sg_fifo                                 |    47|
2default:default
§
%s*synth2—
‚|173   |          I_WR_DATA_CNTL                                            |axi_sg_wrdata_cntl                          |    72|
2default:default
§
%s*synth2—
‚|174   |      \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                            |axi_sg_updt_q_mngr                          |   375|
2default:default
§
%s*synth2—
‚|175   |        \GEN_QUEUE.I_UPDT_DESC_QUEUE                                |axi_sg_updt_queue                           |   375|
2default:default
§
%s*synth2—
‚|176   |          \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO  |srl_fifo_f                                  |    56|
2default:default
§
%s*synth2—
‚|177   |            I_SRL_FIFO_RBU_F                                        |srl_fifo_rbu_f                              |    56|
2default:default
§
%s*synth2—
‚|178   |              CNTR_INCR_DECR_ADDN_F_I                               |cntr_incr_decr_addn_f                       |    21|
2default:default
§
%s*synth2—
‚|179   |              DYNSHREG_F_I                                          |dynshreg_f                                  |    34|
2default:default
§
%s*synth2—
‚|180   |      I_SG_FETCH_QUEUE                                              |axi_sg_ftch_q_mngr                          |  1052|
2default:default
§
%s*synth2—
‚|181   |        \GEN_QUEUE.FTCH_QUEUE_I                                     |axi_sg_ftch_queue                           |   848|
2default:default
§
%s*synth2—
‚|182   |          \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM              |axi_sg_cntrl_strm                           |   231|
2default:default
§
%s*synth2—
‚|183   |            \GEN_SYNC_FIFO.I_CNTRL_FIFO                             |sync_fifo_fg                                |   189|
2default:default
§
%s*synth2—
‚|184   |              \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                    |fifo_generator_v11_0                        |   189|
2default:default
§
%s*synth2—
‚|185   |                inst_fifo_gen                                       |fifo_generator_v11_0_synth                  |   189|
2default:default
§
%s*synth2—
‚|186   |                  \gconvfifo.rf                                     |fifo_generator_top                          |   189|
2default:default
§
%s*synth2—
‚|187   |                    \grf.rf                                         |fifo_generator_ramfifo                      |   189|
2default:default
§
%s*synth2—
‚|188   |                      \gntv_or_sync_fifo.gl0.rd                     |rd_logic                                    |    43|
2default:default
§
%s*synth2—
‚|189   |                        rpntr                                       |rd_bin_cntr                                 |    32|
2default:default
§
%s*synth2—
‚|190   |                        \gr1.rfwft                                  |rd_fwft                                     |    10|
2default:default
§
%s*synth2—
‚|191   |                        \grss.rsts                                  |rd_status_flags_ss                          |     1|
2default:default
§
%s*synth2—
‚|192   |                      \gntv_or_sync_fifo.mem                        |memory                                      |    98|
2default:default
§
%s*synth2—
‚|193   |                        \gdm.dm                                     |dmem                                        |    65|
2default:default
§
%s*synth2—
‚|194   |                      \gntv_or_sync_fifo.gl0.wr                     |wr_logic                                    |    48|
2default:default
§
%s*synth2—
‚|195   |                        wpntr                                       |wr_bin_cntr                                 |    28|
2default:default
§
%s*synth2—
‚|196   |                        \gwss.wsts                                  |wr_status_flags_ss                          |    20|
2default:default
§
%s*synth2—
‚|197   |      \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                             |axi_sg_updt_mngr                            |   185|
2default:default
§
%s*synth2—
‚|198   |        I_UPDT_SG                                                   |axi_sg_updt_sm                              |   174|
2default:default
§
%s*synth2—
‚|199   |        I_UPDT_CMDSTS_IF                                            |axi_sg_updt_cmdsts_if                       |    11|
2default:default
§
%s*synth2—
‚|200   |      \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                          |axi_sg_intrpt                               |   126|
2default:default
§
%s*synth2—
‚|201   |      I_SG_FETCH_MNGR                                               |axi_sg_ftch_mngr                            |   319|
2default:default
§
%s*synth2—
‚|202   |        I_FTCH_CMDSTS_IF                                            |axi_sg_ftch_cmdsts_if                       |    19|
2default:default
§
%s*synth2—
‚|203   |        I_FTCH_SG                                                   |axi_sg_ftch_sm                              |    83|
2default:default
§
%s*synth2—
‚|204   |        I_FTCH_PNTR_MNGR                                            |axi_sg_ftch_pntr                            |   217|
2default:default
§
%s*synth2—
‚+------+--------------------------------------------------------------------+--------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:04:57 ; elapsed = 00:05:01 . Memory (MB): peak = 1570.848 ; gain = 856.590
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:04:57 ; elapsed = 00:05:01 . Memory (MB): peak = 1570.848 ; gain = 856.590
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
922default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
î
$Parsing XDC File [%s] for cell '%s'
848*designutils2‘
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2
U02default:defaultZ20-848
ª
"Creating clock %s with %s sources.582*constraints2
	all_clock2default:default2
42default:default2“
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2
512default:default8@Z18-633
÷
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‘
}/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc2default:default2
U02default:defaultZ20-847
ê
$Parsing XDC File [%s] for cell '%s'
848*designutils2
y/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc2default:default2
U02default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
y/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc2default:default2
U02default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc2default:default2
U02default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc2default:default2
U02default:defaultZ20-847
Œ
!Unisim Transformation Summary:
%s111*project2Ï
º  A total of 151 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 14 instances
  FDS => FDSE: 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances
  SRLC16E => SRL16E: 75 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
8782default:default2
32default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:05:072default:default2
00:05:112default:default2
2065.0902default:default2
1236.8322default:defaultZ17-268
I
Renamed %s cell refs.
330*coretcl2
2032default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2102.129 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Oct 24 13:58:16 20132default:defaultZ17-206