* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Oct 30 2022 13:51:55

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : btn_cond.un1_M_ctr_q_cry_18
T_18_29_wire_logic_cluster/lc_2/cout
T_18_29_wire_logic_cluster/lc_3/in_3

End 

Net : btn_cond.M_btn_cond_out_i_0
T_17_28_wire_logic_cluster/lc_4/out
T_18_27_lc_trk_g2_4
T_18_27_input_2_0
T_18_27_wire_logic_cluster/lc_0/in_2

T_17_28_wire_logic_cluster/lc_4/out
T_18_27_lc_trk_g3_4
T_18_27_wire_logic_cluster/lc_0/in_3

End 

Net : btn_cond.g0_14
T_17_27_wire_logic_cluster/lc_3/out
T_17_28_lc_trk_g1_3
T_17_28_wire_logic_cluster/lc_4/in_0

End 

Net : btn_cond.M_ctr_qZ0Z_6
T_18_27_wire_logic_cluster/lc_6/out
T_17_27_lc_trk_g3_6
T_17_27_wire_logic_cluster/lc_3/in_0

T_18_27_wire_logic_cluster/lc_6/out
T_17_26_lc_trk_g3_6
T_17_26_wire_logic_cluster/lc_6/in_3

T_18_27_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g1_6
T_18_27_wire_logic_cluster/lc_6/in_1

End 

Net : btn_cond.g0_11
T_17_27_wire_logic_cluster/lc_2/out
T_17_28_lc_trk_g1_2
T_17_28_wire_logic_cluster/lc_4/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_2
T_18_27_wire_logic_cluster/lc_2/out
T_18_27_sp4_h_l_9
T_17_27_lc_trk_g1_1
T_17_27_wire_logic_cluster/lc_2/in_0

T_18_27_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g3_2
T_17_26_wire_logic_cluster/lc_3/in_0

T_18_27_wire_logic_cluster/lc_2/out
T_18_27_lc_trk_g1_2
T_18_27_wire_logic_cluster/lc_2/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_7
T_18_27_wire_logic_cluster/lc_7/out
T_18_27_sp4_h_l_3
T_17_27_lc_trk_g0_3
T_17_27_input_2_3
T_17_27_wire_logic_cluster/lc_3/in_2

T_18_27_wire_logic_cluster/lc_7/out
T_17_26_lc_trk_g3_7
T_17_26_input_2_6
T_17_26_wire_logic_cluster/lc_6/in_2

T_18_27_wire_logic_cluster/lc_7/out
T_18_27_sp4_h_l_3
T_18_27_lc_trk_g0_6
T_18_27_wire_logic_cluster/lc_7/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_3
T_18_27_wire_logic_cluster/lc_3/out
T_18_27_sp4_h_l_11
T_17_27_lc_trk_g1_3
T_17_27_input_2_2
T_17_27_wire_logic_cluster/lc_2/in_2

T_18_27_wire_logic_cluster/lc_3/out
T_17_26_lc_trk_g2_3
T_17_26_input_2_3
T_17_26_wire_logic_cluster/lc_3/in_2

T_18_27_wire_logic_cluster/lc_3/out
T_18_27_lc_trk_g1_3
T_18_27_wire_logic_cluster/lc_3/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_17
T_18_29_wire_logic_cluster/lc_1/cout
T_18_29_wire_logic_cluster/lc_2/in_3

Net : btn_cond.M_ctr_qZ0Z_17
T_18_29_wire_logic_cluster/lc_1/out
T_18_26_sp4_v_t_42
T_17_28_lc_trk_g0_7
T_17_28_wire_logic_cluster/lc_5/in_0

T_18_29_wire_logic_cluster/lc_1/out
T_18_26_sp4_v_t_42
T_17_28_lc_trk_g0_7
T_17_28_wire_logic_cluster/lc_6/in_1

T_18_29_wire_logic_cluster/lc_1/out
T_18_29_lc_trk_g3_1
T_18_29_wire_logic_cluster/lc_1/in_1

End 

Net : btn_cond.g0_10
T_17_28_wire_logic_cluster/lc_5/out
T_17_28_lc_trk_g2_5
T_17_28_wire_logic_cluster/lc_4/in_3

End 

Net : btn_cond.g0_5
T_17_28_wire_logic_cluster/lc_1/out
T_17_28_lc_trk_g3_1
T_17_28_wire_logic_cluster/lc_3/in_3

End 

Net : btn_cond.M_ctr_qZ0Z_12
T_18_28_wire_logic_cluster/lc_4/out
T_17_28_lc_trk_g2_4
T_17_28_wire_logic_cluster/lc_1/in_1

T_18_28_wire_logic_cluster/lc_4/out
T_17_27_lc_trk_g3_4
T_17_27_wire_logic_cluster/lc_0/in_1

T_18_28_wire_logic_cluster/lc_4/out
T_18_28_lc_trk_g3_4
T_18_28_wire_logic_cluster/lc_4/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_13
T_18_28_wire_logic_cluster/lc_5/out
T_17_28_lc_trk_g3_5
T_17_28_wire_logic_cluster/lc_1/in_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_27_sp4_v_t_43
T_16_27_sp4_h_l_6
T_17_27_lc_trk_g2_6
T_17_27_wire_logic_cluster/lc_0/in_0

T_18_28_wire_logic_cluster/lc_5/out
T_18_28_lc_trk_g1_5
T_18_28_wire_logic_cluster/lc_5/in_1

End 

Net : btn_cond.g0_16_cascade_
T_17_28_wire_logic_cluster/lc_3/ltout
T_17_28_wire_logic_cluster/lc_4/in_2

End 

Net : btn_cond.M_ctr_qZ0Z_16
T_18_29_wire_logic_cluster/lc_0/out
T_18_26_sp4_v_t_40
T_17_28_lc_trk_g0_5
T_17_28_input_2_5
T_17_28_wire_logic_cluster/lc_5/in_2

T_18_29_wire_logic_cluster/lc_0/out
T_18_26_sp4_v_t_40
T_17_28_lc_trk_g0_5
T_17_28_wire_logic_cluster/lc_6/in_3

T_18_29_wire_logic_cluster/lc_0/out
T_18_29_lc_trk_g3_0
T_18_29_wire_logic_cluster/lc_0/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_16
T_18_29_wire_logic_cluster/lc_0/cout
T_18_29_wire_logic_cluster/lc_1/in_3

Net : bfn_18_29_0_
T_18_29_wire_logic_cluster/carry_in_mux/cout
T_18_29_wire_logic_cluster/lc_0/in_3

Net : btn_cond.M_ctr_qZ0Z_5
T_18_27_wire_logic_cluster/lc_5/out
T_17_27_lc_trk_g3_5
T_17_27_wire_logic_cluster/lc_3/in_1

T_18_27_wire_logic_cluster/lc_5/out
T_17_26_lc_trk_g3_5
T_17_26_wire_logic_cluster/lc_6/in_0

T_18_27_wire_logic_cluster/lc_5/out
T_18_27_lc_trk_g1_5
T_18_27_wire_logic_cluster/lc_5/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_10
T_18_28_wire_logic_cluster/lc_2/out
T_18_28_sp4_h_l_9
T_17_28_lc_trk_g1_1
T_17_28_input_2_2
T_17_28_wire_logic_cluster/lc_2/in_2

T_18_28_wire_logic_cluster/lc_2/out
T_17_27_lc_trk_g3_2
T_17_27_input_2_1
T_17_27_wire_logic_cluster/lc_1/in_2

T_18_28_wire_logic_cluster/lc_2/out
T_18_28_lc_trk_g1_2
T_18_28_wire_logic_cluster/lc_2/in_1

End 

Net : btn_cond.g0_13_cascade_
T_17_28_wire_logic_cluster/lc_2/ltout
T_17_28_wire_logic_cluster/lc_3/in_2

End 

Net : btn_cond.M_ctr_qZ0Z_1
T_18_27_wire_logic_cluster/lc_1/out
T_17_27_lc_trk_g2_1
T_17_27_wire_logic_cluster/lc_2/in_1

T_18_27_wire_logic_cluster/lc_1/out
T_17_26_lc_trk_g3_1
T_17_26_wire_logic_cluster/lc_3/in_1

T_18_27_wire_logic_cluster/lc_1/out
T_18_27_lc_trk_g3_1
T_18_27_wire_logic_cluster/lc_1/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_4
T_18_27_wire_logic_cluster/lc_4/out
T_17_27_lc_trk_g2_4
T_17_27_wire_logic_cluster/lc_3/in_3

T_18_27_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g3_4
T_17_26_wire_logic_cluster/lc_6/in_1

T_18_27_wire_logic_cluster/lc_4/out
T_18_27_lc_trk_g1_4
T_18_27_wire_logic_cluster/lc_4/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_19
T_18_29_wire_logic_cluster/lc_3/out
T_17_28_lc_trk_g3_3
T_17_28_wire_logic_cluster/lc_5/in_1

T_18_29_wire_logic_cluster/lc_3/out
T_17_28_lc_trk_g3_3
T_17_28_input_2_6
T_17_28_wire_logic_cluster/lc_6/in_2

T_18_29_wire_logic_cluster/lc_3/out
T_18_29_lc_trk_g1_3
T_18_29_wire_logic_cluster/lc_3/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_0
T_18_27_wire_logic_cluster/lc_0/out
T_17_27_lc_trk_g3_0
T_17_27_wire_logic_cluster/lc_2/in_3

T_18_27_wire_logic_cluster/lc_0/out
T_17_26_lc_trk_g2_0
T_17_26_wire_logic_cluster/lc_3/in_3

T_18_27_wire_logic_cluster/lc_0/out
T_18_27_lc_trk_g1_0
T_18_27_wire_logic_cluster/lc_0/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_18
T_18_29_wire_logic_cluster/lc_2/out
T_17_28_lc_trk_g2_2
T_17_28_wire_logic_cluster/lc_5/in_3

T_18_29_wire_logic_cluster/lc_2/out
T_17_28_lc_trk_g2_2
T_17_28_wire_logic_cluster/lc_6/in_0

T_18_29_wire_logic_cluster/lc_2/out
T_18_29_lc_trk_g1_2
T_18_29_wire_logic_cluster/lc_2/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_14
T_18_28_wire_logic_cluster/lc_6/cout
T_18_28_wire_logic_cluster/lc_7/in_3

Net : btn_cond.M_ctr_qZ0Z_8
T_18_28_wire_logic_cluster/lc_0/out
T_17_28_lc_trk_g2_0
T_17_28_wire_logic_cluster/lc_2/in_0

T_18_28_wire_logic_cluster/lc_0/out
T_18_25_sp4_v_t_40
T_17_27_lc_trk_g0_5
T_17_27_wire_logic_cluster/lc_1/in_0

T_18_28_wire_logic_cluster/lc_0/out
T_18_28_lc_trk_g3_0
T_18_28_wire_logic_cluster/lc_0/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_9
T_18_28_wire_logic_cluster/lc_1/out
T_17_28_lc_trk_g2_1
T_17_28_wire_logic_cluster/lc_2/in_1

T_18_28_wire_logic_cluster/lc_1/out
T_17_27_lc_trk_g3_1
T_17_27_wire_logic_cluster/lc_1/in_1

T_18_28_wire_logic_cluster/lc_1/out
T_18_28_lc_trk_g3_1
T_18_28_wire_logic_cluster/lc_1/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_13
T_18_28_wire_logic_cluster/lc_5/cout
T_18_28_wire_logic_cluster/lc_6/in_3

Net : btn_cond.M_ctr_qZ0Z_11
T_18_28_wire_logic_cluster/lc_3/out
T_17_28_lc_trk_g2_3
T_17_28_wire_logic_cluster/lc_2/in_3

T_18_28_wire_logic_cluster/lc_3/out
T_17_27_lc_trk_g3_3
T_17_27_wire_logic_cluster/lc_1/in_3

T_18_28_wire_logic_cluster/lc_3/out
T_18_28_lc_trk_g1_3
T_18_28_wire_logic_cluster/lc_3/in_1

End 

Net : btn_cond.out_17_6
T_17_27_wire_logic_cluster/lc_0/out
T_17_26_lc_trk_g0_0
T_17_26_wire_logic_cluster/lc_7/in_1

End 

Net : un1_M_count_q_ac0_7
T_17_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g2_6
T_16_25_input_2_2
T_16_25_wire_logic_cluster/lc_2/in_2

T_17_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_1/in_3

End 

Net : click_dtct_out3
T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g3_1
T_17_25_input_2_6
T_17_25_wire_logic_cluster/lc_6/in_2

T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_3/in_3

T_17_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_4/in_1

End 

Net : btn_cond_out_17
T_17_26_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g1_7
T_17_25_wire_logic_cluster/lc_1/in_3

T_17_26_wire_logic_cluster/lc_7/out
T_17_26_lc_trk_g2_7
T_17_26_wire_logic_cluster/lc_4/in_3

T_17_26_wire_logic_cluster/lc_7/out
T_17_23_sp4_v_t_38
T_17_24_lc_trk_g2_6
T_17_24_wire_logic_cluster/lc_1/in_3

T_17_26_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g3_7
T_18_25_wire_logic_cluster/lc_5/in_3

T_17_26_wire_logic_cluster/lc_7/out
T_17_26_lc_trk_g2_7
T_17_26_wire_logic_cluster/lc_2/in_3

End 

Net : btn_cond.un1_M_ctr_q_cry_12
T_18_28_wire_logic_cluster/lc_4/cout
T_18_28_wire_logic_cluster/lc_5/in_3

Net : click_dtct_out_d
T_17_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g3_4
T_16_26_wire_logic_cluster/lc_6/in_3

T_17_26_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_7/in_0

T_17_26_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_1/in_0

T_17_26_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_6/in_1

T_17_26_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_4/in_3

End 

Net : un1_M_count_q_axbxc7_1
T_16_26_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g1_6
T_16_25_wire_logic_cluster/lc_2/in_3

End 

Net : btn_cond.M_ctr_qZ0Z_15
T_18_28_wire_logic_cluster/lc_7/out
T_17_28_lc_trk_g2_7
T_17_28_wire_logic_cluster/lc_3/in_0

T_18_28_wire_logic_cluster/lc_7/out
T_17_27_lc_trk_g3_7
T_17_27_input_2_0
T_17_27_wire_logic_cluster/lc_0/in_2

T_18_28_wire_logic_cluster/lc_7/out
T_18_28_lc_trk_g3_7
T_18_28_wire_logic_cluster/lc_7/in_1

End 

Net : btn_cond.M_ctr_qZ0Z_14
T_18_28_wire_logic_cluster/lc_6/out
T_17_28_lc_trk_g2_6
T_17_28_wire_logic_cluster/lc_3/in_1

T_18_28_wire_logic_cluster/lc_6/out
T_18_28_sp4_h_l_1
T_17_24_sp4_v_t_36
T_17_27_lc_trk_g1_4
T_17_27_wire_logic_cluster/lc_0/in_3

T_18_28_wire_logic_cluster/lc_6/out
T_18_28_sp4_h_l_1
T_18_28_lc_trk_g1_4
T_18_28_wire_logic_cluster/lc_6/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_11
T_18_28_wire_logic_cluster/lc_3/cout
T_18_28_wire_logic_cluster/lc_4/in_3

Net : un1_M_count_q_ac0_1
T_17_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g2_3
T_16_25_wire_logic_cluster/lc_6/in_3

End 

Net : M_count_d6
T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

End 

Net : M_btn_cond_out_0_cascade_
T_17_24_wire_logic_cluster/lc_1/ltout
T_17_24_wire_logic_cluster/lc_2/in_2

End 

Net : btn_cond.un1_M_ctr_q_cry_10
T_18_28_wire_logic_cluster/lc_2/cout
T_18_28_wire_logic_cluster/lc_3/in_3

Net : btn_cond.out_17_7
T_17_27_wire_logic_cluster/lc_1/out
T_17_26_lc_trk_g1_1
T_17_26_wire_logic_cluster/lc_7/in_3

End 

Net : btn_cond.un1_M_ctr_q_cry_9
T_18_28_wire_logic_cluster/lc_1/cout
T_18_28_wire_logic_cluster/lc_2/in_3

Net : btn_cond.un1_M_ctr_q_cry_8
T_18_28_wire_logic_cluster/lc_0/cout
T_18_28_wire_logic_cluster/lc_1/in_3

Net : bfn_18_28_0_
T_18_28_wire_logic_cluster/carry_in_mux/cout
T_18_28_wire_logic_cluster/lc_0/in_3

Net : un1_M_count_q_ac0_7_cascade_
T_17_25_wire_logic_cluster/lc_6/ltout
T_17_25_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx.M_state_q_ns_0_o2_4_0_cascade_
T_17_23_wire_logic_cluster/lc_1/ltout
T_17_23_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_N_187
T_17_24_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.N_182_0
T_17_23_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_36
T_17_24_lc_trk_g2_1
T_17_24_wire_logic_cluster/lc_6/in_1

T_17_23_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/in_3

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_4/in_3

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_7/in_0

T_17_23_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_7/in_3

T_17_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_7/in_3

End 

Net : click_dtct_M_count_d6_0_1
T_17_25_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g3_2
T_18_24_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.M_ctr_qZ0Z_2
T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_17_23_lc_trk_g1_6
T_17_23_wire_logic_cluster/lc_1/in_0

T_17_23_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g0_3
T_17_22_wire_logic_cluster/lc_2/in_1

End 

Net : un1_M_count_q_ac0_1_cascade_
T_17_25_wire_logic_cluster/lc_3/ltout
T_17_25_wire_logic_cluster/lc_4/in_2

End 

Net : click_dtct_out3_cascade_
T_17_25_wire_logic_cluster/lc_1/ltout
T_17_25_wire_logic_cluster/lc_2/in_2

End 

Net : btn_cond_out_16_4
T_17_28_wire_logic_cluster/lc_6/out
T_17_22_sp12_v_t_23
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_1/in_1

T_17_28_wire_logic_cluster/lc_6/out
T_17_25_sp4_v_t_36
T_17_26_lc_trk_g2_4
T_17_26_wire_logic_cluster/lc_4/in_0

T_17_28_wire_logic_cluster/lc_6/out
T_17_22_sp12_v_t_23
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_1/in_1

T_17_28_wire_logic_cluster/lc_6/out
T_17_25_sp4_v_t_36
T_18_25_sp4_h_l_6
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_5/in_1

T_17_28_wire_logic_cluster/lc_6/out
T_17_25_sp4_v_t_36
T_17_26_lc_trk_g2_4
T_17_26_wire_logic_cluster/lc_2/in_0

End 

Net : click_dtct_out8
T_18_25_wire_logic_cluster/lc_5/out
T_18_24_lc_trk_g0_5
T_18_24_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g2_5
T_18_25_wire_logic_cluster/lc_0/in_3

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g2_5
T_18_25_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx_N_185
T_17_24_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_6
T_18_27_wire_logic_cluster/lc_6/cout
T_18_27_wire_logic_cluster/lc_7/in_3

Net : uart_tx.M_ctr_qZ0Z_6
T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_2/in_0

T_17_22_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx.M_ctr_qZ1Z_5
T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g1_7
T_17_22_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.M_ctr_qZ0Z_0
T_17_22_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g1_0
T_17_23_input_2_1
T_17_23_wire_logic_cluster/lc_1/in_2

T_17_22_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_5
T_18_27_wire_logic_cluster/lc_5/cout
T_18_27_wire_logic_cluster/lc_6/in_3

Net : btn_cond_out_16_5
T_17_26_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_46
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_1/in_0

T_17_26_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_46
T_17_24_lc_trk_g3_6
T_17_24_wire_logic_cluster/lc_1/in_0

T_17_26_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_5/in_0

T_17_26_wire_logic_cluster/lc_3/out
T_17_26_lc_trk_g0_3
T_17_26_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.M_ctr_qZ1Z_1
T_17_22_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g1_1
T_17_23_wire_logic_cluster/lc_1/in_3

T_17_22_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_count_q_ac0_5_m2_0_a2_3
T_18_25_wire_logic_cluster/lc_3/out
T_18_22_sp4_v_t_46
T_17_25_lc_trk_g3_6
T_17_25_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx_N_186_1
T_18_24_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g0_3
T_18_25_wire_logic_cluster/lc_3/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g1_3
T_17_25_wire_logic_cluster/lc_2/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_41
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_0/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_41
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_4/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_3/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_41
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_41
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_7/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_17_20_sp4_v_t_46
T_17_23_lc_trk_g0_6
T_17_23_wire_logic_cluster/lc_7/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_3/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_5/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_2/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g0_3
T_18_25_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx.M_state_qZ0Z_0
T_18_24_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_3/in_3

T_18_24_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_1/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_5/in_3

T_18_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g2_2
T_17_23_input_2_6
T_17_23_wire_logic_cluster/lc_6/in_2

T_18_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g2_2
T_17_23_input_2_4
T_17_23_wire_logic_cluster/lc_4/in_2

T_18_24_wire_logic_cluster/lc_2/out
T_18_24_sp4_h_l_9
T_17_20_sp4_v_t_44
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g2_2
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

T_18_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g3_2
T_17_24_input_2_7
T_17_24_wire_logic_cluster/lc_7/in_2

End 

Net : btn_cond.un1_M_ctr_q_cry_4
T_18_27_wire_logic_cluster/lc_4/cout
T_18_27_wire_logic_cluster/lc_5/in_3

Net : uart_tx.M_state_qZ0Z_1
T_17_24_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_3/in_1

T_17_24_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_1/in_3

T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g1_0
T_17_24_wire_logic_cluster/lc_6/in_3

T_17_24_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_6/in_0

T_17_24_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_4/in_0

T_17_24_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_40
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_2/in_3

T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g1_0
T_17_24_wire_logic_cluster/lc_7/in_0

T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g1_0
T_17_24_wire_logic_cluster/lc_0/in_1

End 

Net : btn_cond.out_17_8_cascade_
T_17_26_wire_logic_cluster/lc_6/ltout
T_17_26_wire_logic_cluster/lc_7/in_2

End 

Net : btn_cond.un1_M_ctr_q_cry_3
T_18_27_wire_logic_cluster/lc_3/cout
T_18_27_wire_logic_cluster/lc_4/in_3

Net : uart_tx.un1_M_ctr_q_3_cry_4
T_17_22_wire_logic_cluster/lc_4/cout
T_17_22_wire_logic_cluster/lc_5/in_3

Net : uart_tx.M_ctr_q_RNO_0Z0Z_5
T_17_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.N_186_1_i
T_18_23_wire_logic_cluster/lc_1/out
T_18_21_sp4_v_t_47
T_17_22_lc_trk_g3_7
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.M_ctr_qZ1Z_4
T_17_22_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g1_4
T_17_23_wire_logic_cluster/lc_2/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_4/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_2
T_18_27_wire_logic_cluster/lc_2/cout
T_18_27_wire_logic_cluster/lc_3/in_3

Net : uart_tx.M_ctr_qZ0Z_3
T_17_22_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g0_3
T_17_23_wire_logic_cluster/lc_2/in_3

T_17_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_3/in_1

End 

Net : btn_cond.un1_M_ctr_q_cry_1
T_18_27_wire_logic_cluster/lc_1/cout
T_18_27_wire_logic_cluster/lc_2/in_3

Net : click_dtct_out8_cascade_
T_18_25_wire_logic_cluster/lc_5/ltout
T_18_25_wire_logic_cluster/lc_6/in_2

End 

Net : btn_cond.un1_M_ctr_q_cry_0
T_18_27_wire_logic_cluster/lc_0/cout
T_18_27_wire_logic_cluster/lc_1/in_3

Net : uart_tx.M_ctr_q_RNO_0Z0Z_2
T_17_22_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_1
T_17_22_wire_logic_cluster/lc_1/cout
T_17_22_wire_logic_cluster/lc_2/in_3

Net : uart_tx.M_ctr_q_RNO_0Z0Z_6_cascade_
T_17_22_wire_logic_cluster/lc_6/ltout
T_17_22_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx.un1_M_ctr_q_3_cry_5
T_17_22_wire_logic_cluster/lc_5/cout
T_17_22_wire_logic_cluster/lc_6/in_3

End 

Net : led_c_0
T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g3_6
T_18_25_wire_logic_cluster/lc_2/in_3

T_18_25_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g1_6
T_18_24_wire_logic_cluster/lc_4/in_3

T_18_25_wire_logic_cluster/lc_6/out
T_18_24_sp4_v_t_44
T_15_24_sp4_h_l_9
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_2/in_3

T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g2_6
T_18_25_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_6/out
T_18_19_sp12_v_t_23
T_18_7_sp12_v_t_23
T_19_7_sp12_h_l_0
T_26_7_sp4_h_l_9
T_30_7_sp4_h_l_0
T_33_3_span4_vert_t_14
T_33_6_lc_trk_g0_6
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_M_count_q_ac0_5_m2_0_a2_3_1_cascade_
T_18_25_wire_logic_cluster/lc_2/ltout
T_18_25_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx.N_143_0
T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

End 

Net : led_c_3
T_17_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_16_24_lc_trk_g2_4
T_16_24_wire_logic_cluster/lc_3/in_3

T_17_25_wire_logic_cluster/lc_4/out
T_17_17_sp12_v_t_23
T_17_5_sp12_v_t_23
T_18_5_sp12_h_l_0
T_30_5_sp12_h_l_0
T_33_5_lc_trk_g1_7
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_2
T_16_25_wire_logic_cluster/lc_6/out
T_16_25_sp4_h_l_1
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_3/in_1

T_16_25_wire_logic_cluster/lc_6/out
T_16_25_sp4_h_l_1
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_6/in_0

T_16_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_4/in_0

T_16_25_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g0_6
T_16_24_wire_logic_cluster/lc_1/in_3

T_16_25_wire_logic_cluster/lc_6/out
T_16_19_sp12_v_t_23
T_16_7_sp12_v_t_23
T_17_7_sp12_h_l_0
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_10
T_30_7_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_tx.M_savedData_qZ0Z_6
T_16_24_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g0_6
T_16_23_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_5
T_16_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx.M_bitCtr_qZ0Z_2
T_17_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_0/in_3

T_17_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_1/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_2/in_3

T_17_23_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_6/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_3/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.M_txReg_d_3
T_16_23_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_2/in_0

End 

Net : uart_tx.M_txReg_d_3_7_ns_1_cascade_
T_16_23_wire_logic_cluster/lc_4/ltout
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.M_savedData_qZ0Z_2
T_16_24_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g0_1
T_16_23_wire_logic_cluster/lc_0/in_1

End 

Net : btn_cond_out_16_5_cascade_
T_17_26_wire_logic_cluster/lc_3/ltout
T_17_26_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_N_186_1_cascade_
T_18_24_wire_logic_cluster/lc_3/ltout
T_18_24_wire_logic_cluster/lc_4/in_2

End 

Net : un1_M_count_q_ac0_out
T_18_24_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.M_bitCtr_qZ0Z_1
T_17_23_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g0_5
T_17_24_wire_logic_cluster/lc_5/in_0

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_3
T_17_22_wire_logic_cluster/lc_3/cout
T_17_22_wire_logic_cluster/lc_4/in_3

Net : uart_tx.M_state_q_ns_0_a2_1_2_0_cascade_
T_17_24_wire_logic_cluster/lc_5/ltout
T_17_24_wire_logic_cluster/lc_6/in_2

End 

Net : led_c_1
T_18_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g2_0
T_18_25_wire_logic_cluster/lc_3/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g3_0
T_17_25_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_17_25_sp4_h_l_8
T_16_21_sp4_v_t_45
T_16_24_lc_trk_g0_5
T_16_24_wire_logic_cluster/lc_4/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g2_0
T_18_25_input_2_0
T_18_25_wire_logic_cluster/lc_0/in_2

T_18_25_wire_logic_cluster/lc_0/out
T_18_13_sp12_v_t_23
T_18_1_sp12_v_t_23
T_19_1_sp12_h_l_0
T_26_1_sp4_h_l_9
T_30_1_sp4_h_l_0
T_33_1_span4_vert_t_14
T_33_4_lc_trk_g1_6
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_tx.M_bitCtr_qZ1Z_0
T_17_24_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g1_7
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_4/in_1

T_17_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_5/in_0

T_17_24_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_4/in_1

T_17_24_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g1_7
T_17_24_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_2
T_16_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_5/in_1

End 

Net : btn_cond.sync.M_sync_out_i_0
T_16_32_wire_logic_cluster/lc_1/out
T_16_33_lc_trk_g0_1
T_16_33_wire_gbuf/in

End 

Net : btn_cond.sync.M_sync_out_0
T_16_32_wire_logic_cluster/lc_4/out
T_16_32_lc_trk_g0_4
T_16_32_wire_logic_cluster/lc_1/in_3

End 

Net : btn_cond.M_sync_out_i_g_0
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_27_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx.M_savedData_qZ0Z_3
T_16_24_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.M_savedData_qZ0Z_7
T_16_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_1
T_16_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.M_savedData_qZ0Z_5
T_16_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_2/in_0

End 

Net : uart_tx.un1_M_ctr_q_3_cry_2
T_17_22_wire_logic_cluster/lc_2/cout
T_17_22_wire_logic_cluster/lc_3/in_3

Net : uart_tx.M_savedData_qZ0Z_1
T_16_24_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.N_143_0_cascade_
T_17_23_wire_logic_cluster/lc_4/ltout
T_17_23_wire_logic_cluster/lc_5/in_2

End 

Net : click_dtct_M_last_q
T_17_26_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_input_2_1
T_17_25_wire_logic_cluster/lc_1/in_2

T_17_26_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_4/in_1

T_17_26_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_44
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_2/in_1

T_17_26_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g3_2
T_18_25_input_2_5
T_18_25_wire_logic_cluster/lc_5/in_2

T_17_26_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_wire_logic_cluster/lc_6/in_1

T_17_26_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_input_2_3
T_17_25_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_4_cascade_
T_16_23_wire_logic_cluster/lc_3/ltout
T_16_23_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.M_savedData_qZ0Z_4
T_16_24_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.M_savedData_qZ0Z_0
T_16_24_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_0
T_17_22_wire_logic_cluster/lc_0/cout
T_17_22_wire_logic_cluster/lc_1/in_3

Net : un1_M_count_q_ac0_5_m2_0_a2_3_cascade_
T_18_25_wire_logic_cluster/lc_3/ltout
T_18_25_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.N_134_i
T_17_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g1_6
T_17_22_wire_logic_cluster/lc_7/in_0

T_17_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.N_182_0_cascade_
T_17_23_wire_logic_cluster/lc_2/ltout
T_17_23_wire_logic_cluster/lc_3/in_2

End 

Net : led_c_4
T_18_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_4/out
T_18_24_sp4_v_t_40
T_15_24_sp4_h_l_11
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_18_25_lc_trk_g0_0
T_18_25_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_4/out
T_18_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_30_5_sp12_v_t_23
T_30_5_sp4_v_t_45
T_31_5_sp4_h_l_1
T_33_1_span4_vert_t_12
T_33_2_lc_trk_g0_4
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_5
T_16_25_wire_logic_cluster/lc_1/out
T_16_26_lc_trk_g0_1
T_16_26_wire_logic_cluster/lc_6/in_1

T_16_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_1/in_1

T_16_25_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g0_1
T_16_24_wire_logic_cluster/lc_0/in_1

T_16_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g1_1
T_17_25_wire_logic_cluster/lc_7/in_3

T_16_25_wire_logic_cluster/lc_1/out
T_12_25_sp12_h_l_1
T_23_13_sp12_v_t_22
T_23_1_sp12_v_t_22
T_24_1_sp12_h_l_1
T_30_1_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_3_lc_trk_g0_3
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_reset_cond_out_0
T_18_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_2
T_16_22_sp4_v_t_45
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_2
T_16_22_sp4_v_t_45
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_2
T_16_22_sp4_v_t_45
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_42
T_15_25_sp4_h_l_0
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_42
T_15_25_sp4_h_l_0
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_18_15_sp12_v_t_22
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_18_15_sp12_v_t_22
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_18_15_sp12_v_t_22
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_18_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_43
T_18_24_lc_trk_g3_3
T_18_24_input_2_2
T_18_24_wire_logic_cluster/lc_2/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_39
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.N_134_i_cascade_
T_17_23_wire_logic_cluster/lc_6/ltout
T_17_23_wire_logic_cluster/lc_7/in_2

End 

Net : led_c_7
T_16_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_2/in_0

T_16_25_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_7/in_3

T_16_25_wire_logic_cluster/lc_2/out
T_11_25_sp12_h_l_0
T_22_13_sp12_v_t_23
T_22_1_sp12_v_t_23
T_23_1_sp12_h_l_0
T_28_1_sp4_h_l_7
T_31_0_span4_vert_7
T_31_0_span4_horz_r_1
T_33_2_lc_trk_g0_1
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_6
T_17_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g2_7
T_16_25_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g3_7
T_17_25_wire_logic_cluster/lc_7/in_1

T_17_25_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g2_7
T_16_24_wire_logic_cluster/lc_6/in_3

T_17_25_wire_logic_cluster/lc_7/out
T_15_25_sp12_h_l_1
T_26_13_sp12_v_t_22
T_26_1_sp12_v_t_22
T_27_1_sp12_h_l_1
T_33_1_lc_trk_g1_5
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : reset_cond.M_stage_qZ0Z_0
T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_4/in_3

End 

Net : reset_cond.M_stage_qZ0Z_1
T_18_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g0_4
T_18_22_wire_logic_cluster/lc_3/in_3

End 

Net : reset_cond.M_stage_qZ0Z_2
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : btn_cond.sync.M_pipe_qZ0Z_0
T_16_31_wire_logic_cluster/lc_0/out
T_16_32_lc_trk_g1_0
T_16_32_wire_logic_cluster/lc_4/in_3

End 

Net : usb_tx_c
T_16_22_wire_logic_cluster/lc_2/out
T_11_22_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_0_span12_vert_19
T_22_0_lc_trk_g0_3
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_32_wire_logic_cluster/lc_3/clk

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_18_21_sp12_h_l_0
T_19_21_sp4_h_l_3
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_6/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_18_21_sp12_h_l_0
T_19_21_sp4_h_l_3
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_4/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_18_21_sp12_h_l_0
T_19_21_sp4_h_l_3
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_3/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_18_21_sp12_h_l_0
T_19_21_sp4_h_l_3
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_5/in_0

End 

Net : trigger_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_6_16_sp12_v_t_23
T_7_28_sp12_h_l_0
T_14_28_sp4_h_l_9
T_17_28_sp4_v_t_44
T_16_31_lc_trk_g3_4
T_16_31_wire_logic_cluster/lc_0/in_3

End 

