// -------------------------------------------------------------
// 
// File Name: DUAL_port_RAM_and_GA4\hdlsrc\DUALportRAMinterface_v3\FIFO_system1.v
// Created: 2024-05-15 10:45:59
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: FIFO_system1
// Source Path: DUALportRAMinterface_v3/PL/integration_block1/FIFO_system1
// Hierarchy Level: 2
// Model version: 1.52
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module FIFO_system1
          (clk,
           reset_x,
           enb,
           data_in,
           enable_output,
           load_fifo,
           data_out,
           data_valid,
           reset_fft,
           FIFO_full);


  input   clk;
  input   reset_x;
  input   enb;
  input   signed [15:0] data_in;  // sfix16_En14
  input   enable_output;
  input   load_fifo;
  output  signed [15:0] data_out;  // sfix16_En14
  output  data_valid;
  output  reset_fft;
  output  FIFO_full;


  wire signed [12:0] Constant4_out1;  // sfix13
  wire [12:0] Constant4_out1_dtc;  // ufix13
  wire [11:0] Constant3_out1;  // ufix12
  reg [12:0] Delay1_out1;  // ufix13
  wire [12:0] Add1_1;  // ufix13
  wire [12:0] Add1_out1;  // ufix13
  wire [12:0] Switch1_out1;  // ufix13
  wire enable_counter;
  wire enable_pop;
  wire enable_push;
  wire Logical_Operator_out1;
  wire HDL_FIFO1_out2;
  wire signed [15:0] HDL_FIFO1_out1;  // sfix16_En14
  wire signed [15:0] Switch3_out1;  // sfix16_En14
  reg  Delay2_out1;
  wire Logical_Operator1_out1;
  reg  [2047:0] Delay_reg;  // ufix1 [2048]
  wire Delay_out1;
  wire Logical_Operator2_out1;
  reg  [6143:0] tuneback_reg;  // ufix1 [6144]
  wire tuneback_out1;
  wire Logical_Operator4_out1;
  wire Logical_Operator5_out1;
  wire Logical_Operator3_out1;
  reg  Delay3_out1;
  wire Logical_Operator6_out1;


  assign Constant4_out1 = 13'sb0000000000000;



  assign Constant4_out1_dtc = Constant4_out1;



  assign Constant3_out1 = 12'b000000000001;



  assign Add1_1 = {1'b0, Constant3_out1};
  assign Add1_out1 = Delay1_out1 + Add1_1;



  always @(posedge clk)
    begin : Delay1_process
      if (reset_x == 1'b0) begin
        Delay1_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay1_out1 <= Switch1_out1;
        end
      end
    end



  Chart1 u_Chart1 (.clk(clk),
                   .reset_x(reset_x),
                   .enb(enb),
                   .counter(Delay1_out1),  // ufix13
                   .en_out(enable_output),
                   .enable_counter(enable_counter)
                   );

  assign Switch1_out1 = (enable_counter == 1'b0 ? Constant4_out1_dtc :
              Add1_out1);



  Chart3 u_Chart3 (.clk(clk),
                   .reset_x(reset_x),
                   .enb(enb),
                   .counter(Switch1_out1),  // ufix13
                   .enable_pop(enable_pop)
                   );

  assign Logical_Operator_out1 = enable_push | enable_pop;



  Chart2 u_Chart2 (.clk(clk),
                   .reset_x(reset_x),
                   .enb(enb),
                   .load_FIFO1(load_fifo),
                   .full(HDL_FIFO1_out2),
                   .enable_push(enable_push)
                   );

  assign Switch3_out1 = (enable_push == 1'b0 ? HDL_FIFO1_out1 :
              data_in);



  HDL_FIFO1_block u_HDL_FIFO1 (.clk(clk),
                               .reset_x(reset_x),
                               .enb(enb),
                               .In(Switch3_out1),  // sfix16_En14
                               .Push(Logical_Operator_out1),
                               .Pop(enable_pop),
                               .Out(HDL_FIFO1_out1),  // sfix16_En14
                               .Full(HDL_FIFO1_out2)
                               );

  assign data_out = HDL_FIFO1_out1;

  always @(posedge clk)
    begin : Delay2_process
      if (reset_x == 1'b0) begin
        Delay2_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay2_out1 <= enable_pop;
        end
      end
    end



  assign Logical_Operator1_out1 = enable_pop & Delay2_out1;



  always @(posedge clk)
    begin : Delay_process
      if (reset_x == 1'b0) begin
        Delay_reg <= {2048{1'b0}};
      end
      else begin
        if (enb) begin
          Delay_reg[0] <= Logical_Operator1_out1;
          Delay_reg[32'sd2047:32'sd1] <= Delay_reg[32'sd2046:32'sd0];
        end
      end
    end

  assign Delay_out1 = Delay_reg[2047];



  assign Logical_Operator2_out1 = Logical_Operator1_out1 & Delay_out1;



  always @(posedge clk)
    begin : tuneback_process
      if (reset_x == 1'b0) begin
        tuneback_reg <= {6144{1'b0}};
      end
      else begin
        if (enb) begin
          tuneback_reg[0] <= Logical_Operator1_out1;
          tuneback_reg[32'sd6143:32'sd1] <= tuneback_reg[32'sd6142:32'sd0];
        end
      end
    end

  assign tuneback_out1 = tuneback_reg[6143];



  assign Logical_Operator4_out1 = Logical_Operator1_out1 & tuneback_out1;



  assign Logical_Operator5_out1 = Logical_Operator2_out1 ^ Logical_Operator4_out1;



  assign data_valid = Logical_Operator5_out1;

  assign Logical_Operator3_out1 = Logical_Operator2_out1 ^ Logical_Operator1_out1;



  assign reset_fft = Logical_Operator3_out1;

  always @(posedge clk)
    begin : Delay3_process
      if (reset_x == 1'b0) begin
        Delay3_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay3_out1 <= HDL_FIFO1_out2;
        end
      end
    end



  assign Logical_Operator6_out1 = HDL_FIFO1_out2 ^ Delay3_out1;



  assign FIFO_full = Logical_Operator6_out1;

endmodule  // FIFO_system1

