=====
SETUP
-7.041
8.041
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n294_s7
6.302
6.872
SPI_MCP3202/n295_s5
6.875
7.424
SPI_MCP3202/r_DATA_6_s0
8.041
=====
SETUP
-6.890
7.890
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n296_s7
6.324
6.695
SPI_MCP3202/n296_s5
6.704
7.166
SPI_MCP3202/r_DATA_5_s0
7.890
=====
SETUP
-6.881
7.881
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n294_s7
6.302
6.857
SPI_MCP3202/n294_s5
7.275
7.737
SPI_MCP3202/r_DATA_7_s0
7.881
=====
SETUP
-6.741
7.741
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n290_s9
5.521
5.892
SPI_MCP3202/n302_s7
6.071
6.641
SPI_MCP3202/n257_s7
6.815
7.277
SPI_MCP3202/n257_s5
7.279
7.741
SPI_MCP3202/r_MOSI_s1
7.741
=====
SETUP
-6.692
7.692
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n290_s9
5.521
5.892
SPI_MCP3202/n302_s7
6.071
6.641
SPI_MCP3202/n302_s5
6.815
7.364
SPI_MCP3202/r_DV_s1
7.692
=====
SETUP
-6.584
7.584
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n296_s7
6.324
6.695
SPI_MCP3202/n297_s5
7.113
7.440
SPI_MCP3202/r_DATA_4_s0
7.584
=====
SETUP
-6.570
7.570
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n256_s7
5.521
5.892
SPI_MCP3202/n256_s14
6.139
6.694
SPI_MCP3202/n256_s15
7.108
7.570
SPI_MCP3202/r_SCK_enable_s4
7.570
=====
SETUP
-6.412
7.412
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n290_s9
5.521
5.892
SPI_MCP3202/n290_s6
6.071
6.442
SPI_MCP3202/n290_s5
6.622
7.084
SPI_MCP3202/r_DATA_11_s0
7.412
=====
SETUP
-6.397
7.397
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n292_s7
6.324
6.695
SPI_MCP3202/n293_s5
6.704
7.253
SPI_MCP3202/r_DATA_8_s0
7.397
=====
SETUP
-6.382
7.382
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n292_s7
6.324
6.695
SPI_MCP3202/n292_s5
6.870
7.197
SPI_MCP3202/r_DATA_9_s0
7.382
=====
SETUP
-6.228
7.228
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n290_s9
5.521
5.892
SPI_MCP3202/n290_s6
6.071
6.442
SPI_MCP3202/n291_s5
6.622
7.084
SPI_MCP3202/r_DATA_10_s0
7.228
=====
SETUP
-6.147
7.147
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n290_s9
5.521
5.892
SPI_MCP3202/r_STATE_1_s7
6.071
6.533
SPI_MCP3202/r_STATE_1_s3
6.535
6.997
SPI_MCP3202/r_STATE_0_s2
7.147
=====
SETUP
-6.147
7.147
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n290_s9
5.521
5.892
SPI_MCP3202/r_STATE_1_s7
6.071
6.533
SPI_MCP3202/r_STATE_1_s3
6.535
6.997
SPI_MCP3202/r_STATE_1_s1
7.147
=====
SETUP
-5.774
6.774
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n257_s6
5.527
5.898
SPI_MCP3202/r_CS_s14
6.312
6.774
SPI_MCP3202/r_CS_s10
6.774
=====
SETUP
-5.682
6.682
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n299_s6
6.076
6.538
SPI_MCP3202/r_DATA_2_s0
6.682
=====
SETUP
-5.612
6.612
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n304_s7
5.521
5.892
SPI_MCP3202/n304_s6
6.063
6.612
SPI_MCP3202/r_STATE_0_s2
6.612
=====
SETUP
-5.603
6.603
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n292_s11
5.521
5.892
SPI_MCP3202/n298_s7
5.910
6.459
SPI_MCP3202/r_DATA_3_s0
6.603
=====
SETUP
-5.601
6.601
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n303_s7
5.527
5.898
SPI_MCP3202/n303_s6
6.052
6.601
SPI_MCP3202/r_STATE_1_s1
6.601
=====
SETUP
-5.247
6.247
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/sample_counter_0_s4
5.677
6.247
SPI_MCP3202/sample_counter_0_s1
6.247
=====
SETUP
-5.219
6.219
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n32_s1
5.527
5.854
SPI_MCP3202/sample_counter_1_s0
6.219
=====
SETUP
-5.219
6.219
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n32_s1
5.527
5.854
SPI_MCP3202/sample_counter_3_s0
6.219
=====
SETUP
-5.219
6.219
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n32_s1
5.527
5.854
SPI_MCP3202/sample_counter_5_s0
6.219
=====
SETUP
-5.219
6.219
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n32_s1
5.527
5.854
SPI_MCP3202/sample_counter_6_s0
6.219
=====
SETUP
-5.216
6.215
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n32_s1
5.527
5.854
SPI_MCP3202/sample_counter_7_s0
6.215
=====
SETUP
-5.193
6.193
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.469
3.922
SPI_MCP3202/n32_s1
5.527
5.854
SPI_MCP3202/sample_counter_2_s0
6.193
=====
HOLD
-0.838
0.748
1.585
csrn_sdram_r_s0
0.184
0.385
cs_latch_1_s0
0.748
=====
HOLD
-0.736
0.850
1.585
cswn_sdram_r_s0
0.184
0.385
n289_s1
0.506
0.850
CpuWrt_s0
0.850
=====
HOLD
-0.726
0.860
1.585
csrn_sdram_r_s0
0.184
0.385
n288_s1
0.516
0.860
CpuReq_s0
0.860
=====
HOLD
-0.683
1.141
1.823
vram/data_5_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0
0.506
0.870
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.141
=====
HOLD
-0.671
0.234
0.906
n479_s0
0.002
0.234
clk_grom_s0
0.234
=====
HOLD
-0.671
0.234
0.906
n452_s1
0.002
0.234
clk_cpu_s0
0.234
=====
HOLD
-0.658
1.165
1.823
vram/data_7_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0
0.509
0.893
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.165
=====
HOLD
-0.563
1.022
1.585
cswn_sdram_r_s0
0.184
0.386
cs_latch_0_s0
1.022
=====
HOLD
-0.552
1.271
1.823
vram/data_6_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0
0.509
0.900
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.271
=====
HOLD
-0.544
1.279
1.823
vram/data_0_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0
0.506
0.897
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.279
=====
HOLD
-0.521
1.303
1.823
vram/data_3_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0
0.509
0.893
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.303
=====
HOLD
-0.145
1.439
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_7_s0
1.439
=====
HOLD
-0.145
1.439
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_10_s0
1.439
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_4_s0
1.444
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_5_s0
1.444
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_6_s0
1.444
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_8_s0
1.444
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_9_s0
1.444
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_11_s0
1.444
=====
HOLD
-0.140
1.444
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_12_s0
1.444
=====
HOLD
-0.134
1.451
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_13_s0
1.451
=====
HOLD
-0.115
1.708
1.823
vram/data_4_s0
0.184
0.386
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0
0.810
1.174
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.708
=====
HOLD
-0.092
1.493
1.585
vram/data_14_s0
0.184
0.385
u_v9958/PRAMDAT_6_s1
0.506
0.738
u_v9958/PRAMDAT_6_s0
0.741
0.976
u_v9958/U_VDP_TEXT12/PREPATTERN_6_s0
1.493
=====
HOLD
-0.064
1.760
1.823
vram/data_1_s0
0.184
0.385
u_v9958/PRAMDAT_1_s1
0.502
0.812
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s1
1.199
1.489
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.760
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_10_s0
0.986
1.187
sample_12_s0
1.536
