[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/Fir_16_0.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/fir_16_0.v
%3Cclass%3E=100
%3Cbasename%3E=Fir_16_0
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset_n, coeff_in_clk, coeff_in_areset, ast_sink_data, ast_sink_ready, ast_sink_valid, ast_sink_error, ast_source_data, ast_source_ready, ast_source_valid, ast_source_error
ast_sink_data\category=117
ast_sink_data\port=1
ast_sink_data\alias=ast_sink_data
ast_sink_data\type\Subtype\mark1=ieee::std_logic_vector
ast_sink_data\type\Subtype\mark2=ieee::std_logic_vector
ast_sink_data\type\Subtype\constraint\0\Range\dir=false
ast_sink_data\type\Subtype\constraint\0\Range\left\Constant\value=11
ast_sink_data\type\Subtype\constraint\0\Range\left\Constant\units=
ast_sink_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ast_sink_data\type\Subtype\constraint\0\Range\right\Constant\value=0
ast_sink_data\type\Subtype\constraint\0\Range\right\Constant\units=
ast_sink_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ast_sink_error\category=117
ast_sink_error\port=1
ast_sink_error\alias=ast_sink_error
ast_sink_error\type\Subtype\mark1=ieee::std_logic_vector
ast_sink_error\type\Subtype\mark2=ieee::std_logic_vector
ast_sink_error\type\Subtype\constraint\0\Range\dir=false
ast_sink_error\type\Subtype\constraint\0\Range\left\Constant\value=1
ast_sink_error\type\Subtype\constraint\0\Range\left\Constant\units=
ast_sink_error\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ast_sink_error\type\Subtype\constraint\0\Range\right\Constant\value=0
ast_sink_error\type\Subtype\constraint\0\Range\right\Constant\units=
ast_sink_error\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ast_sink_ready\category=117
ast_sink_ready\port=2
ast_sink_ready\alias=ast_sink_ready
ast_sink_ready\type\Subtype\mark1=ieee::std_logic
ast_sink_ready\type\Subtype\mark2=ieee::std_logic
ast_sink_valid\category=117
ast_sink_valid\port=1
ast_sink_valid\alias=ast_sink_valid
ast_sink_valid\type\Subtype\mark1=ieee::std_logic
ast_sink_valid\type\Subtype\mark2=ieee::std_logic
ast_sink_valid\init\Constant\value=0
ast_sink_valid\init\Constant\units=
ast_sink_valid\init\Constant\typeClass=0
ast_source_data\category=117
ast_source_data\port=2
ast_source_data\alias=ast_source_data
ast_source_data\type\Subtype\mark1=ieee::std_logic_vector
ast_source_data\type\Subtype\mark2=ieee::std_logic_vector
ast_source_data\type\Subtype\constraint\0\Range\dir=false
ast_source_data\type\Subtype\constraint\0\Range\left\Constant\value=23
ast_source_data\type\Subtype\constraint\0\Range\left\Constant\units=
ast_source_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ast_source_data\type\Subtype\constraint\0\Range\right\Constant\value=0
ast_source_data\type\Subtype\constraint\0\Range\right\Constant\units=
ast_source_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ast_source_error\category=117
ast_source_error\port=2
ast_source_error\alias=ast_source_error
ast_source_error\type\Subtype\mark1=ieee::std_logic_vector
ast_source_error\type\Subtype\mark2=ieee::std_logic_vector
ast_source_error\type\Subtype\constraint\0\Range\dir=false
ast_source_error\type\Subtype\constraint\0\Range\left\Constant\value=1
ast_source_error\type\Subtype\constraint\0\Range\left\Constant\units=
ast_source_error\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ast_source_error\type\Subtype\constraint\0\Range\right\Constant\value=0
ast_source_error\type\Subtype\constraint\0\Range\right\Constant\units=
ast_source_error\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ast_source_ready\category=117
ast_source_ready\port=1
ast_source_ready\alias=ast_source_ready
ast_source_ready\type\Subtype\mark1=ieee::std_logic
ast_source_ready\type\Subtype\mark2=ieee::std_logic
ast_source_ready\init\Constant\value=0
ast_source_ready\init\Constant\units=
ast_source_ready\init\Constant\typeClass=0
ast_source_valid\category=117
ast_source_valid\port=2
ast_source_valid\alias=ast_source_valid
ast_source_valid\type\Subtype\mark1=ieee::std_logic
ast_source_valid\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clk\init\Constant\value=0
clk\init\Constant\units=
clk\init\Constant\typeClass=0
coeff_in_areset\category=117
coeff_in_areset\port=1
coeff_in_areset\alias=coeff_in_areset
coeff_in_areset\type\Subtype\mark1=ieee::std_logic
coeff_in_areset\type\Subtype\mark2=ieee::std_logic
coeff_in_areset\init\Constant\value=0
coeff_in_areset\init\Constant\units=
coeff_in_areset\init\Constant\typeClass=0
coeff_in_clk\category=117
coeff_in_clk\port=1
coeff_in_clk\alias=coeff_in_clk
coeff_in_clk\type\Subtype\mark1=ieee::std_logic
coeff_in_clk\type\Subtype\mark2=ieee::std_logic
coeff_in_clk\init\Constant\value=0
coeff_in_clk\init\Constant\units=
coeff_in_clk\init\Constant\typeClass=0
fir_16_0\category=100
fir_16_0\port=0
fir_16_0\alias=Fir_16_0
fir_16_0_0002\category=105
fir_16_0_0002\port=0
fir_16_0_0002\alias=Fir_16_0_0002
fir_16_0_inst\category=105
fir_16_0_inst\port=0
fir_16_0_inst\alias=fir_16_0_inst
reset_n\category=117
reset_n\port=1
reset_n\alias=reset_n
reset_n\type\Subtype\mark1=ieee::std_logic
reset_n\type\Subtype\mark2=ieee::std_logic
reset_n\init\Constant\value=0
reset_n\init\Constant\units=
reset_n\init\Constant\typeClass=0
rtl\category=101
rtl\port=0
rtl\alias=rtl
%3ChasCode%3E=true
