================================================================================ 
Commit: b3e5e4c96c08379a83886698f5afffa5b2f2d52c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:18:01 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v144.3
Hsd-es-id: N/A
Original commit date: Fri May 18 18:43:46 2018 +0800
Change-Id: I6f35a674340296b6f0581a72dd683966ca32da94
Original commit hash: 438d996dfcffd0f524c1ae488774f2a36e11461f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 68be13cd600185acc9ac4d73f1dcb5c9b406ad26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:18:00 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v144.2
Hsd-es-id: N/A
Original commit date: Fri May 18 14:21:13 2018 +0800
Change-Id: I110b1eb243afd680556d7829d750b2ecd1fe8efa
Original commit hash: 7b0eefc02b8eb76a8865a7da2a00b62c53ac07ea

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 49f415bcda7eab0b9e6b97cd6b3daefe009c4e57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:59 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] NVMe is not detecting in BIOS at CFL-S platform while loading fresh OS (or) once after reboot
Asserting power pin enable in pre-mem phase to solve some NVMe devices cannot be detected.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4PreMem.h

================================================================================ 
Commit: c4a00d882db469483ef142955b38394fd30e2515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP
Thu May 17 15:57:20 2018 -0700
Original commit date: Thu May 17 15:57:20 2018 -0700
Original commit hash: d6884863193caf2db03a96ccccfec12fc00007a1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 29c46d03a52c96352a2934582935f86c4e6d4aba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Thu May 17 11:35:07 2018 -0700
Original commit date: Thu May 17 11:35:07 2018 -0700
Original commit hash: f3f9a5fcb54e6ef2c7e8c7e14eb3dee3e4150200

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: af51dcf93bc7d8b04595e62ecafabc8eef8f3cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:56 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v144.1
Hsd-es-id: N/A
Original commit date: Wed May 16 14:05:24 2018 -0700
Change-Id: I9b6e38341f580c58184839bc8cb47ece227c997b
Original commit hash: 53fc18280db5fb1e3851d461f610c00f38c90484

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 15de7322c9a897f8c4c5da13f0678e99828599a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:55 2018 -0700 
-------------------------------------------------------------------------------- 
ICC: BIOS call to HeciGetIccProfile adds 46ms to BIOS boot time
This call needs to be moved to IccSetup.c so that it does not affect boot time.
Hsd-es-id: 1407155753
Original commit date: Wed May 16 20:28:17 2018 +0800
Change-Id: Ifc42d7bd14a9d8fc89e2a28112abd7a29169a5d3
Original commit hash: d10d972670b9d1ec2038dbfb2e73904cb672a71c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.c
CannonLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.h
CannonLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatformDxe.inf
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Setup/IccSetup.c
CannonLakePlatSamplePkg/Setup/IccSetup.h
CannonLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: b180d5371fc8ff50bc6e1c1a55dbc1276fa8ad4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:54 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Wed May 16 11:34:52 2018 -0700
Original commit date: Wed May 16 11:34:52 2018 -0700
Original commit hash: 9864eec12648f67cbf4b15103b32adf122035904

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 19f947a9e45c9cff7ae42c0683635686ab30adf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:36 2018 -0700 
-------------------------------------------------------------------------------- 
[1305694155][CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile
Issue:
BIOS 139 and earlier do not show Turn Around Timings - they are all zero.
Root Cause:
On subsequent boots, after initial MRC Training the Outputs variables for the Turnaround Times are not being set again so within Overclock Setup Menu the Turnarond Timings are appearing as zero.
Solution:
Add all TAT to MrcSaveData structure per-channel, and also add per-channel entries for Turnaround Timings within MemInfoHob and MemInfo Protocol.

Original commit date: Tue Apr 17 16:22:57 2018 -0700
Change-Id: Ic65baa4a8872dd47a69058e0fa4eead77bf5a911
Original commit hash: 112e0d9be748843a077368e5a9917c629c6f804e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: d6aea367eb4c5929df917470475cfcf031452d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Tue May 15 11:35:19 2018 -0700
Original commit date: Tue May 15 11:35:19 2018 -0700
Original commit hash: 715fa37783bd6585f4326248ff40c9f6aee60997

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e97be2a8c16517d2c9331b9fb302b3406a5e0d82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:34 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update default value for xHCI HOST_CTRL_SSP_LFPS_REG4(0x8E7C) to fix some USB 3.1 Gen1 devices may experience enumeration issues when conencted to a SuperSpeedPlus(USB 3.1 Gen2) capable port

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: 9434b5153520b9f9b54284bf210b39b127179218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:33 2018 -0700 
-------------------------------------------------------------------------------- 
*CannonlakeSiliconPkg [CNL][MRC] Early Read Timing Centering2D degrading margin
Issue:
EV data show that Early Read Timing Centering 2D degrades margin due to non optimal step size.
According to EV data there is no actual need to run this step, therefore the straight forward solution is to disable it ; EV have done extensive validation with the step disabled, no issue seen.
Additionally, retrain margin check is disabled in MiniBIOS - needs to be re-enabled.
Root Cause:
Change:
In MrcSetup.c and MrcGeneral.c files:
Inputs->TrainingEnables.ERDTC2D     = 0;
Inputs->TrainingEnables.RMC         = 1;
Original commit date: Wed Apr 18 12:43:36 2018 +0300
Change-Id: I90a2e95480e4ca40c66e917678f9b927b7979820
Original commit hash: 69b39ade891d991d498fb00d4f24f5e90d62514a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: bfca85b791090148bff7d97c260e5e5efc449c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Mon May 14 11:36:12 2018 -0700
Original commit date: Mon May 14 11:36:12 2018 -0700
Original commit hash: c1fc1c77f637a14c0b18512739ca554ae3b596eb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ea65ba039502729eb8a83f66946d576bad52c4fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:31 2018 -0700 
-------------------------------------------------------------------------------- 
*CannonlakeSiliconPkg [CNL][MRC] MRC 53 regression - Scomp long term fix
Issue:
Scomp initial long term fix caused failures during SV regression failures
Root Cause:
Change:
All changes are all in MrcMcConfiguraion.c in function called MrcDdrScompInit
Hsd-es-id: 1305640090
Original commit date: Wed Apr 25 10:01:46 2018 +0300
Change-Id: I8b88d6db6259adb50c4ce029f2e14be19410bfa8
Original commit hash: 05d0d9698f6f5c8e4892520e5804d94a434deecc

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 40c72a891be672cccb5b8465289560091d410178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:30 2018 -0700 
-------------------------------------------------------------------------------- 

    Fix compilation issue

Original commit date: Mon May 14 16:05:52 2018 +0800
Change-Id: I308a341ea34701aeed87b1657af8feb91dc4eab8
Original commit hash: 457dadf49f5be6f324ad4124864481248ce1c02f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.c
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 777792172fee33a4dd99e264f071d5a7e9ebcdd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC
Sun May 13 12:05:25 2018 -0700
Original commit date: Sun May 13 12:05:25 2018 -0700
Original commit hash: e05f00017af269ca47c976d78b906c7dcb212763

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7687d6659d91da1a690bc6af526393c4ce7a4c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Sun May 13 11:34:45 2018 -0700
Original commit date: Sun May 13 11:34:45 2018 -0700
Original commit hash: 93114daa561c2615cdeacbf498f464c7eee35096

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f7664473c63e30cde413f9abdf473c5b644706bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Sat May 12 11:35:01 2018 -0700
Original commit date: Sat May 12 11:35:01 2018 -0700
Original commit hash: 85785572153b9cd8115853395c6f0030b9dce8c5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b454cdbff7afe6e1e7c3e50df51118cc0bb2281c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:27 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "WHL- U42 [ PM ][RS4] Frequently SLP_S0 not Entering with latest BIOS, Due to this getting Low Residency"
This reverts commit 515f8f507a795c0f5132c731405d45cae5ccbd34.
Hsd-es-id: 1505460200
Original commit date: Fri May 11 18:03:50 2018 -0700
Change-Id: I84c02e21092aee1f5e89bfda8b2bb834979a71b6
Original commit hash: 129fb0dbe4c8d72b8fcf4035a52c9b4311a64dda

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h

================================================================================ 
Commit: 7f313defb7e94a525f5a50ada3eb4306829567f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS
Fri May 11 17:10:42 2018 -0700
Original commit date: Fri May 11 17:10:42 2018 -0700
Original commit hash: ead7dcef73c71805cb594a929b3151ce164199ac

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 1182d4e568953788d27437deea3dc427ff0ec9d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Fri May 11 16:39:08 2018 -0700
Original commit date: Fri May 11 16:39:08 2018 -0700
Original commit hash: dcacc62a2de226f37536df8c1ee991b2cc442ae1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3bd65733a67fd3d7200aa8449457daab0e792773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:11 2018 -0700 
-------------------------------------------------------------------------------- 
CFL [CNP-PCH] New CFL Platform VR POR file WW18'18
CFL VR spec ww18'18
Impact: WHL-U 42f, WHL-U 22f: VR default value updates. (PL2, PL4, and TdcLimit)
Hsd-es-id: 1806129639

Attestation-link: CannonLakeSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed May 2 13:56:10 2018 -0700
Change-Id: I395a64fc625576340e7b9a73646b65233e0ec4f0
Original commit hash: ca6e2f4d6446c3b4ab7eeec8ed9a879d6c74228a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: accf606d4f4df994eac4f1c43e2249800dcc0384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:10 2018 -0700 
-------------------------------------------------------------------------------- 
Enumerate SATA PEP constraints for SATA in AHCI mode
To imporve PS_ON entry rate for CFL-S platforms BIOS
will enumerate PEP constraints for SATA ports when
PS_ON is enabled and SATA is in AHCI mode. We enumerate
constraints only in AHCI mode because in RST mode
RST driver might be loaded and there is a possiblity
that enumeration scheme won't be consistent with ACPI
specification.
Hsd-es-id: 1505384864
Original commit date: Thu May 3 13:55:47 2018 +0200
Change-Id: Iecdec8bfc91825a25a1c2b602dca775fbe7d7d93
Original commit hash: 38f962a06e86702a9e4dea87fe4d45d9b8048404

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: a50f360b9d95713a59b4cb105179cfa25711730f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:09 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL] Add additional resources for INT34C2 device.
Add i2c resources on 0x12 and 0x10 adress.
Hsd-es-id: 1806118825
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Apr 26 13:08:19 2018 +0200
Change-Id: I4567183de1ed3812c6084646a03e390b8957cb95
Original commit hash: 882420213b81a14049cf98ad4995f211ed1c57a4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl

================================================================================ 
Commit: de8f4b444eff38574f4b2e270603cb5842c63313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:09 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH][WWAN]M.2 WWAN power doesn't cycle during restart/S3/S4
Changing WWAN PWRG to GPP_D16 as WHL-U RVP board default settings.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: 2476d3026a66ceae21ae1c870987cd1e6e813e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:17:08 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-U42-RS4][WWAN]M.2 WWAN BB_Reset doesn't assert low when entering S3/S4 with BIOS ACPI D3Cold WWAN D0/L1.2 setting
Removing improper condition and PM option for WWAN RTD3.
Hsd-es-id: 1407050867
Original commit date: Tue May 8 13:12:14 2018 +0800
Change-Id: I6d2eddc210cfa1c138da3849bfc9cbbc84903b08
Original commit hash: a030c669c41ce90bb38a4e01e4e77ccfdbf99ede

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 3257aa3889f05a3043c02d077383840dd3844405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:16:44 2018 -0700 
-------------------------------------------------------------------------------- 

    Implement JHI tool to consist with ICL platform

Original commit date: Fri May 11 17:37:43 2018 +0800
Change-Id: I85eafd7ad660d4928c9866f75adf1a3e08842c56
Original commit hash: 123086e2e4c1fbd59bcebbf89ab9a6f3c3b90abb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Private/JhiInternal.h
CannonLakeSiliconPkg/Me/Include/Protocol/JhiProtocol.h
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhis.c

================================================================================ 
Commit: 4b61cc9334fce8f29e69740ea936d4a5b3acbaf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:16:44 2018 -0700 
-------------------------------------------------------------------------------- 
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL.PollMem() and EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL.PollIo() takes longer than the given delay
Rewrite calculate delay function to meet UEFI spec define.
Hsd-es-id: 2202458542
Attestation-link: :CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue May 8 17:13:14 2018 +0800
Change-Id: Id9a6caa3995abf8abf6c60a65395d5084e8e0ff7
Original commit hash: 79b1cd7a2ebe3fa805c9904ead7b16158cd1e588

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridge.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridge.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridgeDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostResource.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciRootBridge.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciRootBridgeIo.c
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 8f1071eb91ee0adb04f6cfa690781aec72fc56a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:16:43 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update verb table to enable DMIC connected to codec
Update verb table for ALC700.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: cb574693a31454dc40f067b3f3faa6723537b3b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:16:42 2018 -0700 
-------------------------------------------------------------------------------- 
Update Merlinx bin (to 6.4) and API. [Merge from ICL] Update XMLCli to work with new Merlinx API
XmlCliDxe.c is merged for the ICL changeID 36d3c79a8ae1501ade88f1c66c8e4b8ef1431829,
The other XmlCli files add Merlinx Protocol.
Merlinx binarie is update to 6.4 and the API need update with this new version.
MerlinX to use XMLCLI needs a new .inf for depex
Hsd-es-id: 200734248
Original commit date: Wed May 9 12:31:30 2018 -0500
Change-Id: Ia5cb9c2e5eb13eb267ff2025ed362950ac028824
Original commit hash: 9b5431e8b4e67bba6b5e78ff07a6541b7f4267c5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 696d894a9c65cdb1fbcf1d46e830b189e3d87a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:16:41 2018 -0700 
-------------------------------------------------------------------------------- 

Remove the ICC Profile item from the Me-BIOS Payload (MBP) structure and replace with direct GetProfile HECI message.

Original commit date: Tue May 8 15:28:50 2018 +0800
Change-Id: I0c81f447652107961423c6a20d94e6e33db82c1c
Original commit hash: 7d4e25ec9634dec76975be8359662418e902a6ca

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.c
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 45c324ae2f8b448cb0d0d617205905c7d6210514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 17:15:22 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [2202664321][CFL-S][CNP][OC] XMP Profile fails to successfully boot (MRC Late Command Training fails)
Issue:
System fails to boot in Late Command Training when selecting XMP Profile.
Solution:
NMode should not default to N:1 mode when used with XMP Profile, User should be able to select NMode regardless of which SPD Profile is selected

Original commit date: Tue Apr 10 23:11:59 2018 -0700
Change-Id: I919c27d7d6f72f93392ed3470779a7e49b560436
Original commit hash: 991f606b8f4e2f09c24cc827bc3901d54a31465d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 82a67e4cbeca40a2c5d1d7707439f3b5a90d475f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 14:57:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Fri May 11 11:34:25 2018 -0700
Original commit date: Fri May 11 11:34:25 2018 -0700
Original commit hash: 5929f8c3ffa8da9ad3c3175251ca2f11ef416990

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 42b88cfee28e2e20faa42cb593f4e712bec2bdd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 14:57:28 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL_S86] Update DdiHpdEnable and DdiDisable for DDI Port B
Enable DDI Port B HPD in BoardSaInitPreMemLib.c
Hsd-es-id: 1505489049 & 1505384800
Original commit date: Fri May 11 14:57:31 2018 +0800
Change-Id: I13e2028a397acaf3eed159dc692bd2b2b27649fa
Original commit hash: a1a69c7a139fd57b34035352f6120cf998345e30

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 68cadcf90109424e676a048d95e5dc99a0d42242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 14:57:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC
Thu May 10 11:34:47 2018 -0700
Original commit date: Thu May 10 11:34:47 2018 -0700
Original commit hash: 85796d9443e9ec851db3eb00e3f1b29eb0212ae3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e0c7567efffca592b102ff0a1dae58138326173a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 14:57:25 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [WHL_U]:SUT IS HANGING AT POSTCODE 109A AFTER DOING Serial IO I2C1 SETTINGS.
1. Instead of calling GetHidDescriptor directly, change it to asynchronous mode
2. Introduce Loop which waits for response for about 100 ms in total.
3. Once I2C response Touch Panel driver will continue its work, other wise it will return with DEVICE_ERROR
Hsd-es-id: 1505376586
Original commit date: Tue May 8 14:21:25 2018 -0700
Change-Id: Ib5d2026e8ab23612e241b218d472b6ee294195fb
Original commit hash: 8059bf489caa4299c8e8991a1ff6c99409c6160a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: 9206a1522259d26746b3ac81f3fb840033c4f794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 29 14:37:15 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v143.1
Hsd-es-id: N/A
Original commit date: Wed May 9 15:29:09 2018 -0700
Change-Id: Id890d6308a49d4d7e6ad2ebc7f501f8bc7c27bfd
Original commit hash: 0ccda8612402d95f14933830c2d7c398faca6718

-------------------------------------------------------------------------------- 
[Changed Files]
.gitattributes
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.inf
CFL_CNL_version decode WW21'18.pdf
CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/CannonLakeFspPkg.fdf
CannonLakeFspPkg/FspInit/Pei/FspInit.c
CannonLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.c
CannonLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.inf
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
CannonLakeFspPkg/Override/DoxygenFspOverride.h
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreT.inf
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryS.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryT.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspHelper.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/InitializeFpu.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/MicrocodeLoadNasm.inc
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/SaveRestoreSseNasm.inc
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/Stack.nasm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.c
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.h
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.h
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Bin/ResetVec.ia32.raw
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Build.py
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Ia16/ResetVec.asm16
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/ResetVectorCode.asm
CannonLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Tools/FixupForRawSection.py
CannonLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SataPuis.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflUKcRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflURvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxPowerBudgeting.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlHDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWhlUDdr4Rvp.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4PreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlYDdr4.h
CannonLakePlatSamplePkg/CapsulePkg.fdf
CannonLakePlatSamplePkg/Capsulebuild.bat
CannonLakePlatSamplePkg/Docs/PlatApi.chm
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Build.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Common.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Fwu_Common.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/cse_basic_def.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/cse_basic_types.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/me_status.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/mkhi_hdrs.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/typedef.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ver.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptorTemplate.aslc
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
CannonLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
CannonLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
CannonLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant1.asl
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant2.asl
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaMain.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruExecute.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/IdeMode.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DisableBmeProtocol.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/PciExpressHelperLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/PciExpressHelperLib.h
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Include/CnvVariables.h
CannonLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_BusNumberTranslator.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_MpTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_PirqTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_BusNumberTranslator.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_MpTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_PirqTableData.h
CannonLakePlatSamplePkg/Include/Ppi/AtaHostControllerPpi.h
CannonLakePlatSamplePkg/Include/Ppi/AtaPassThruPpi.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
CannonLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
CannonLakePlatSamplePkg/Override/BaseTools/Source/Python/Common/Misc.py
CannonLakePlatSamplePkg/Override/BaseTools/Source/Python/GenPatchPcdTable/GenPatchPcdTable.py
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteAccess.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteFmt.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteLib.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLitePeim.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.inf
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPeiExtra.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/Part.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/BaseFspWrapperApiLib.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/FspWrapperApiLib.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/IA32/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/Thunk64To32.nasm
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenu.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenu.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuApp.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuApp.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuAppExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuStrings.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
CannonLakePlatSamplePkg/Override/NetworkPkg/IScsiDxe/IScsiDhcp.c
CannonLakePlatSamplePkg/Override/NetworkPkg/IScsiDxe/IScsiExtScsiPassThru.c
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PreBuild.sh
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakePlatSamplePkg/Setup/CpuSetup.uni
CannonLakePlatSamplePkg/Setup/OverClockSetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h
CannonLakePlatSamplePkg/Setup/SetupId.h
CannonLakePlatSamplePkg/Setup/TbtSetup.c
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FitBpmGen.bat
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FvBinaryRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/ProcessFvRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/SplitFv.py
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakePlatSamplePkg/Tools/GenVcxproj/EDK.gitignore
CannonLakePlatSamplePkg/bpvp.bat
CannonLakePlatSamplePkg/output.html
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCore.i
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
CannonLakeSiliconPkg/Docs/SiPkgApi.chm
CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
CannonLakeSiliconPkg/Library/PeiPostcodeToScratchpadRegLib/PeiPostcodeToScratchpadRegLib.c
CannonLakeSiliconPkg/Library/PeiPostcodeToScratchpadRegLib/PeiPostcodeToScratchpadRegLib.inf
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Include/MkhiMsgs.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/Include/Library/ItssLib.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmItssLib/ItssLib.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmItssLib/PeiDxeSmmItssLib.inf
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf
CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLibCommon.c
CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLibFsp.c
CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLibFsp.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/OverClockingConfig.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/8254Timer.inf
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.c
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.h
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/TimerExtra.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
ClientCommonPkg/Tools/link16.exe
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
ClientSiliconPkg/Override/BaseTools/Source/Python/Rsa2048Sha256Sign/Rsa2048Sha256Sign.py
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Include/Guid/BlockIoVendor.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Include/Guid/LegacyBios.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Include/Guid/LegacyDevOrder.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Include/Protocol/IsaAcpi.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Include/Protocol/IsaIo.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Include/Protocol/VgaMiniPort.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Library/LegacyBootManagerLib/LegacyBm.c
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientSiliconPkg/SampleCode/IntelFrameworkModulePkg/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Framework/StatusCode.h
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/Legacy8259.h
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/LegacyBios.h
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/LegacyBiosPlatform.h
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/LegacyInterrupt.h
