Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul  8 09:53:59 2025
| Host         : GiridharKING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_singletoneFFT_wrapper_timing_summary_routed.rpt -pb design_singletoneFFT_wrapper_timing_summary_routed.pb -rpx design_singletoneFFT_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_singletoneFFT_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5997)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13190)
5. checking no_input_delay (33)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5997)
---------------------------
 There are 5996 register/latch pins with no clock driven by root clock pin: aclk_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_singletoneFFT_i/signal_delay_0/inst/shift_reg_reg[3][0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13190)
----------------------------------------------------
 There are 13190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                13255          inf        0.000                      0                13255           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         13255 Endpoints
Min Delay         13255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.021ns  (logic 6.057ns (35.586%)  route 10.964ns (64.414%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.687 r  <hidden>
                         net (fo=1, routed)           0.000    16.687    <hidden>
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.021 r  <hidden>
                         net (fo=1, routed)           0.000    17.021    <hidden>
    SLICE_X26Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.000ns  (logic 6.036ns (35.507%)  route 10.964ns (64.493%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.687 r  <hidden>
                         net (fo=1, routed)           0.000    16.687    <hidden>
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.000 r  <hidden>
                         net (fo=1, routed)           0.000    17.000    <hidden>
    SLICE_X26Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.926ns  (logic 5.962ns (35.225%)  route 10.964ns (64.775%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.687 r  <hidden>
                         net (fo=1, routed)           0.000    16.687    <hidden>
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.926 r  <hidden>
                         net (fo=1, routed)           0.000    16.926    <hidden>
    SLICE_X26Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.910ns  (logic 5.946ns (35.163%)  route 10.964ns (64.837%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.687 r  <hidden>
                         net (fo=1, routed)           0.000    16.687    <hidden>
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.910 r  <hidden>
                         net (fo=1, routed)           0.000    16.910    <hidden>
    SLICE_X26Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.907ns  (logic 5.943ns (35.152%)  route 10.964ns (64.848%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.907 r  <hidden>
                         net (fo=1, routed)           0.000    16.907    <hidden>
    SLICE_X26Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.886ns  (logic 5.922ns (35.071%)  route 10.964ns (64.929%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.886 r  <hidden>
                         net (fo=1, routed)           0.000    16.886    <hidden>
    SLICE_X26Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.812ns  (logic 5.848ns (34.785%)  route 10.964ns (65.215%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.812 r  <hidden>
                         net (fo=1, routed)           0.000    16.812    <hidden>
    SLICE_X26Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.796ns  (logic 5.832ns (34.723%)  route 10.964ns (65.277%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.573 r  <hidden>
                         net (fo=1, routed)           0.000    16.573    <hidden>
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.796 r  <hidden>
                         net (fo=1, routed)           0.000    16.796    <hidden>
    SLICE_X26Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.793ns  (logic 5.829ns (34.712%)  route 10.964ns (65.288%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.793 r  <hidden>
                         net (fo=1, routed)           0.000    16.793    <hidden>
    SLICE_X26Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.772ns  (logic 5.808ns (34.630%)  route 10.964ns (65.370%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=4 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=361, routed)         6.641     7.159    <hidden>
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.283 r  <hidden>
                         net (fo=1, routed)           0.000     7.283    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  <hidden>
                         net (fo=1, routed)           0.000     7.684    <hidden>
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  <hidden>
                         net (fo=1, routed)           0.938     8.957    <hidden>
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.303     9.260 r  <hidden>
                         net (fo=1, routed)           0.000     9.260    <hidden>
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.810 r  <hidden>
                         net (fo=1, routed)           0.000     9.810    <hidden>
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.032 r  <hidden>
                         net (fo=3, routed)           0.851    10.882    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.299    11.181 r  <hidden>
                         net (fo=1, routed)           0.000    11.181    <hidden>
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  <hidden>
                         net (fo=1, routed)           0.000    11.582    <hidden>
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.853 r  <hidden>
                         net (fo=2, routed)           1.324    13.177    <hidden>
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.373    13.550 r  <hidden>
                         net (fo=1, routed)           0.000    13.550    <hidden>
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  <hidden>
                         net (fo=1, routed)           0.000    14.082    <hidden>
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.304 r  <hidden>
                         net (fo=2, routed)           1.209    15.514    <hidden>
    SLICE_X26Y94         LUT2 (Prop_lut2_I0_O)        0.299    15.813 r  <hidden>
                         net (fo=1, routed)           0.000    15.813    <hidden>
    SLICE_X26Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.345 r  <hidden>
                         net (fo=1, routed)           0.000    16.345    <hidden>
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.459 r  <hidden>
                         net (fo=1, routed)           0.000    16.459    <hidden>
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.772 r  <hidden>
                         net (fo=1, routed)           0.000    16.772    <hidden>
    SLICE_X26Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.059     0.187    <hidden>
    SLICE_X15Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.059     0.187    <hidden>
    SLICE_X28Y38         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.396%)  route 0.068ns (34.604%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=2, routed)           0.068     0.196    <hidden>
    SLICE_X33Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X24Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X42Y27         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X43Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X37Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





