

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_convert_loop'
================================================================
* Date:           Mon Sep 29 22:11:43 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.263 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- convert_loop  |      768|      768|         2|          1|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_32, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_33, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_34, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_35, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_36, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_37, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_38, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_39, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_40, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_41, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_42, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_43, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_44, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_45, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_46, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_47, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_48, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_49, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_50, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_51, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_52, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_53, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_54, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_55, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_56, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_57, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_58, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_59, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_60, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_61, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_62, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_44, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_45, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_46, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_47, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_48, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_49, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_50, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_51, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_52, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_53, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_54, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_55, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_56, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_57, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_58, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_59, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_60, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_61, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_62, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i106"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%i_9 = load i10 %i" [activation_accelerator.cpp:212]   --->   Operation 72 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.91ns)   --->   "%icmp_ln210 = icmp_eq  i10 %i_9, i10 768" [activation_accelerator.cpp:210]   --->   Operation 73 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln210 = add i10 %i_9, i10 1" [activation_accelerator.cpp:210]   --->   Operation 75 'add' 'add_ln210' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %for.body.i106.split, void %_ZL13bf16_to_floatPK7ap_uintILi16EEPfi.exit.exitStub" [activation_accelerator.cpp:210]   --->   Operation 76 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_9, i32 5, i32 9" [activation_accelerator.cpp:212]   --->   Operation 77 'partselect' 'lshr_ln' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i5 %lshr_ln" [activation_accelerator.cpp:212]   --->   Operation 78 'zext' 'zext_ln212' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tile0_V_addr = getelementptr i16 %tile0_V, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 79 'getelementptr' 'tile0_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tile0_V_32_addr = getelementptr i16 %tile0_V_32, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 80 'getelementptr' 'tile0_V_32_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tile0_V_33_addr = getelementptr i16 %tile0_V_33, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 81 'getelementptr' 'tile0_V_33_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tile0_V_34_addr = getelementptr i16 %tile0_V_34, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 82 'getelementptr' 'tile0_V_34_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tile0_V_35_addr = getelementptr i16 %tile0_V_35, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 83 'getelementptr' 'tile0_V_35_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tile0_V_36_addr = getelementptr i16 %tile0_V_36, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 84 'getelementptr' 'tile0_V_36_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tile0_V_37_addr = getelementptr i16 %tile0_V_37, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 85 'getelementptr' 'tile0_V_37_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tile0_V_38_addr = getelementptr i16 %tile0_V_38, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 86 'getelementptr' 'tile0_V_38_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tile0_V_39_addr = getelementptr i16 %tile0_V_39, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 87 'getelementptr' 'tile0_V_39_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tile0_V_40_addr = getelementptr i16 %tile0_V_40, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 88 'getelementptr' 'tile0_V_40_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tile0_V_41_addr = getelementptr i16 %tile0_V_41, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 89 'getelementptr' 'tile0_V_41_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tile0_V_42_addr = getelementptr i16 %tile0_V_42, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 90 'getelementptr' 'tile0_V_42_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tile0_V_43_addr = getelementptr i16 %tile0_V_43, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 91 'getelementptr' 'tile0_V_43_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tile0_V_44_addr = getelementptr i16 %tile0_V_44, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 92 'getelementptr' 'tile0_V_44_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tile0_V_45_addr = getelementptr i16 %tile0_V_45, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 93 'getelementptr' 'tile0_V_45_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tile0_V_46_addr = getelementptr i16 %tile0_V_46, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 94 'getelementptr' 'tile0_V_46_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tile0_V_47_addr = getelementptr i16 %tile0_V_47, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 95 'getelementptr' 'tile0_V_47_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tile0_V_48_addr = getelementptr i16 %tile0_V_48, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 96 'getelementptr' 'tile0_V_48_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tile0_V_49_addr = getelementptr i16 %tile0_V_49, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 97 'getelementptr' 'tile0_V_49_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tile0_V_50_addr = getelementptr i16 %tile0_V_50, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 98 'getelementptr' 'tile0_V_50_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tile0_V_51_addr = getelementptr i16 %tile0_V_51, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 99 'getelementptr' 'tile0_V_51_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tile0_V_52_addr = getelementptr i16 %tile0_V_52, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 100 'getelementptr' 'tile0_V_52_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tile0_V_53_addr = getelementptr i16 %tile0_V_53, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 101 'getelementptr' 'tile0_V_53_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tile0_V_54_addr = getelementptr i16 %tile0_V_54, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 102 'getelementptr' 'tile0_V_54_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tile0_V_55_addr = getelementptr i16 %tile0_V_55, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 103 'getelementptr' 'tile0_V_55_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tile0_V_56_addr = getelementptr i16 %tile0_V_56, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 104 'getelementptr' 'tile0_V_56_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tile0_V_57_addr = getelementptr i16 %tile0_V_57, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 105 'getelementptr' 'tile0_V_57_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tile0_V_58_addr = getelementptr i16 %tile0_V_58, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 106 'getelementptr' 'tile0_V_58_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tile0_V_59_addr = getelementptr i16 %tile0_V_59, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 107 'getelementptr' 'tile0_V_59_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tile0_V_60_addr = getelementptr i16 %tile0_V_60, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 108 'getelementptr' 'tile0_V_60_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tile0_V_61_addr = getelementptr i16 %tile0_V_61, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 109 'getelementptr' 'tile0_V_61_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tile0_V_62_addr = getelementptr i16 %tile0_V_62, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:212]   --->   Operation 110 'getelementptr' 'tile0_V_62_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i10 %i_9" [activation_accelerator.cpp:212]   --->   Operation 111 'trunc' 'trunc_ln212' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%tile0_V_load = load i5 %tile0_V_addr" [activation_accelerator.cpp:212]   --->   Operation 112 'load' 'tile0_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%tile0_V_32_load = load i5 %tile0_V_32_addr" [activation_accelerator.cpp:212]   --->   Operation 113 'load' 'tile0_V_32_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%tile0_V_33_load = load i5 %tile0_V_33_addr" [activation_accelerator.cpp:212]   --->   Operation 114 'load' 'tile0_V_33_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%tile0_V_34_load = load i5 %tile0_V_34_addr" [activation_accelerator.cpp:212]   --->   Operation 115 'load' 'tile0_V_34_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%tile0_V_35_load = load i5 %tile0_V_35_addr" [activation_accelerator.cpp:212]   --->   Operation 116 'load' 'tile0_V_35_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%tile0_V_36_load = load i5 %tile0_V_36_addr" [activation_accelerator.cpp:212]   --->   Operation 117 'load' 'tile0_V_36_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%tile0_V_37_load = load i5 %tile0_V_37_addr" [activation_accelerator.cpp:212]   --->   Operation 118 'load' 'tile0_V_37_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%tile0_V_38_load = load i5 %tile0_V_38_addr" [activation_accelerator.cpp:212]   --->   Operation 119 'load' 'tile0_V_38_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 120 [2/2] (1.23ns)   --->   "%tile0_V_39_load = load i5 %tile0_V_39_addr" [activation_accelerator.cpp:212]   --->   Operation 120 'load' 'tile0_V_39_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%tile0_V_40_load = load i5 %tile0_V_40_addr" [activation_accelerator.cpp:212]   --->   Operation 121 'load' 'tile0_V_40_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%tile0_V_41_load = load i5 %tile0_V_41_addr" [activation_accelerator.cpp:212]   --->   Operation 122 'load' 'tile0_V_41_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%tile0_V_42_load = load i5 %tile0_V_42_addr" [activation_accelerator.cpp:212]   --->   Operation 123 'load' 'tile0_V_42_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%tile0_V_43_load = load i5 %tile0_V_43_addr" [activation_accelerator.cpp:212]   --->   Operation 124 'load' 'tile0_V_43_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%tile0_V_44_load = load i5 %tile0_V_44_addr" [activation_accelerator.cpp:212]   --->   Operation 125 'load' 'tile0_V_44_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%tile0_V_45_load = load i5 %tile0_V_45_addr" [activation_accelerator.cpp:212]   --->   Operation 126 'load' 'tile0_V_45_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 127 [2/2] (1.23ns)   --->   "%tile0_V_46_load = load i5 %tile0_V_46_addr" [activation_accelerator.cpp:212]   --->   Operation 127 'load' 'tile0_V_46_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%tile0_V_47_load = load i5 %tile0_V_47_addr" [activation_accelerator.cpp:212]   --->   Operation 128 'load' 'tile0_V_47_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%tile0_V_48_load = load i5 %tile0_V_48_addr" [activation_accelerator.cpp:212]   --->   Operation 129 'load' 'tile0_V_48_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%tile0_V_49_load = load i5 %tile0_V_49_addr" [activation_accelerator.cpp:212]   --->   Operation 130 'load' 'tile0_V_49_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%tile0_V_50_load = load i5 %tile0_V_50_addr" [activation_accelerator.cpp:212]   --->   Operation 131 'load' 'tile0_V_50_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%tile0_V_51_load = load i5 %tile0_V_51_addr" [activation_accelerator.cpp:212]   --->   Operation 132 'load' 'tile0_V_51_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%tile0_V_52_load = load i5 %tile0_V_52_addr" [activation_accelerator.cpp:212]   --->   Operation 133 'load' 'tile0_V_52_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%tile0_V_53_load = load i5 %tile0_V_53_addr" [activation_accelerator.cpp:212]   --->   Operation 134 'load' 'tile0_V_53_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 135 [2/2] (1.23ns)   --->   "%tile0_V_54_load = load i5 %tile0_V_54_addr" [activation_accelerator.cpp:212]   --->   Operation 135 'load' 'tile0_V_54_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%tile0_V_55_load = load i5 %tile0_V_55_addr" [activation_accelerator.cpp:212]   --->   Operation 136 'load' 'tile0_V_55_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%tile0_V_56_load = load i5 %tile0_V_56_addr" [activation_accelerator.cpp:212]   --->   Operation 137 'load' 'tile0_V_56_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%tile0_V_57_load = load i5 %tile0_V_57_addr" [activation_accelerator.cpp:212]   --->   Operation 138 'load' 'tile0_V_57_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%tile0_V_58_load = load i5 %tile0_V_58_addr" [activation_accelerator.cpp:212]   --->   Operation 139 'load' 'tile0_V_58_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%tile0_V_59_load = load i5 %tile0_V_59_addr" [activation_accelerator.cpp:212]   --->   Operation 140 'load' 'tile0_V_59_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%tile0_V_60_load = load i5 %tile0_V_60_addr" [activation_accelerator.cpp:212]   --->   Operation 141 'load' 'tile0_V_60_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%tile0_V_61_load = load i5 %tile0_V_61_addr" [activation_accelerator.cpp:212]   --->   Operation 142 'load' 'tile0_V_61_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%tile0_V_62_load = load i5 %tile0_V_62_addr" [activation_accelerator.cpp:212]   --->   Operation 143 'load' 'tile0_V_62_load' <Predicate = (!icmp_ln210)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 144 [1/1] (0.44ns)   --->   "%switch_ln213 = switch i5 %trunc_ln212, void %arrayidx2.i105197.case.31, i5 0, void %arrayidx2.i105197.case.0, i5 1, void %arrayidx2.i105197.case.1, i5 2, void %arrayidx2.i105197.case.2, i5 3, void %arrayidx2.i105197.case.3, i5 4, void %arrayidx2.i105197.case.4, i5 5, void %arrayidx2.i105197.case.5, i5 6, void %arrayidx2.i105197.case.6, i5 7, void %arrayidx2.i105197.case.7, i5 8, void %arrayidx2.i105197.case.8, i5 9, void %arrayidx2.i105197.case.9, i5 10, void %arrayidx2.i105197.case.10, i5 11, void %arrayidx2.i105197.case.11, i5 12, void %arrayidx2.i105197.case.12, i5 13, void %arrayidx2.i105197.case.13, i5 14, void %arrayidx2.i105197.case.14, i5 15, void %arrayidx2.i105197.case.15, i5 16, void %arrayidx2.i105197.case.16, i5 17, void %arrayidx2.i105197.case.17, i5 18, void %arrayidx2.i105197.case.18, i5 19, void %arrayidx2.i105197.case.19, i5 20, void %arrayidx2.i105197.case.20, i5 21, void %arrayidx2.i105197.case.21, i5 22, void %arrayidx2.i105197.case.22, i5 23, void %arrayidx2.i105197.case.23, i5 24, void %arrayidx2.i105197.case.24, i5 25, void %arrayidx2.i105197.case.25, i5 26, void %arrayidx2.i105197.case.26, i5 27, void %arrayidx2.i105197.case.27, i5 28, void %arrayidx2.i105197.case.28, i5 29, void %arrayidx2.i105197.case.29, i5 30, void %arrayidx2.i105197.case.30" [activation_accelerator.cpp:213]   --->   Operation 144 'switch' 'switch_ln213' <Predicate = (!icmp_ln210)> <Delay = 0.44>
ST_1 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln210 = store i10 %add_ln210, i10 %i" [activation_accelerator.cpp:210]   --->   Operation 145 'store' 'store_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.42>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.body.i106" [activation_accelerator.cpp:210]   --->   Operation 146 'br' 'br_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 280 'ret' 'ret_ln0' <Predicate = (icmp_ln210)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln211 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:211]   --->   Operation 147 'specpipeline' 'specpipeline_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [activation_accelerator.cpp:210]   --->   Operation 148 'specloopname' 'specloopname_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%tile0_V_load = load i5 %tile0_V_addr" [activation_accelerator.cpp:212]   --->   Operation 149 'load' 'tile0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%tile0_V_32_load = load i5 %tile0_V_32_addr" [activation_accelerator.cpp:212]   --->   Operation 150 'load' 'tile0_V_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%tile0_V_33_load = load i5 %tile0_V_33_addr" [activation_accelerator.cpp:212]   --->   Operation 151 'load' 'tile0_V_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%tile0_V_34_load = load i5 %tile0_V_34_addr" [activation_accelerator.cpp:212]   --->   Operation 152 'load' 'tile0_V_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%tile0_V_35_load = load i5 %tile0_V_35_addr" [activation_accelerator.cpp:212]   --->   Operation 153 'load' 'tile0_V_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%tile0_V_36_load = load i5 %tile0_V_36_addr" [activation_accelerator.cpp:212]   --->   Operation 154 'load' 'tile0_V_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%tile0_V_37_load = load i5 %tile0_V_37_addr" [activation_accelerator.cpp:212]   --->   Operation 155 'load' 'tile0_V_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%tile0_V_38_load = load i5 %tile0_V_38_addr" [activation_accelerator.cpp:212]   --->   Operation 156 'load' 'tile0_V_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%tile0_V_39_load = load i5 %tile0_V_39_addr" [activation_accelerator.cpp:212]   --->   Operation 157 'load' 'tile0_V_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%tile0_V_40_load = load i5 %tile0_V_40_addr" [activation_accelerator.cpp:212]   --->   Operation 158 'load' 'tile0_V_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%tile0_V_41_load = load i5 %tile0_V_41_addr" [activation_accelerator.cpp:212]   --->   Operation 159 'load' 'tile0_V_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%tile0_V_42_load = load i5 %tile0_V_42_addr" [activation_accelerator.cpp:212]   --->   Operation 160 'load' 'tile0_V_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%tile0_V_43_load = load i5 %tile0_V_43_addr" [activation_accelerator.cpp:212]   --->   Operation 161 'load' 'tile0_V_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%tile0_V_44_load = load i5 %tile0_V_44_addr" [activation_accelerator.cpp:212]   --->   Operation 162 'load' 'tile0_V_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%tile0_V_45_load = load i5 %tile0_V_45_addr" [activation_accelerator.cpp:212]   --->   Operation 163 'load' 'tile0_V_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%tile0_V_46_load = load i5 %tile0_V_46_addr" [activation_accelerator.cpp:212]   --->   Operation 164 'load' 'tile0_V_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%tile0_V_47_load = load i5 %tile0_V_47_addr" [activation_accelerator.cpp:212]   --->   Operation 165 'load' 'tile0_V_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%tile0_V_48_load = load i5 %tile0_V_48_addr" [activation_accelerator.cpp:212]   --->   Operation 166 'load' 'tile0_V_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%tile0_V_49_load = load i5 %tile0_V_49_addr" [activation_accelerator.cpp:212]   --->   Operation 167 'load' 'tile0_V_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%tile0_V_50_load = load i5 %tile0_V_50_addr" [activation_accelerator.cpp:212]   --->   Operation 168 'load' 'tile0_V_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%tile0_V_51_load = load i5 %tile0_V_51_addr" [activation_accelerator.cpp:212]   --->   Operation 169 'load' 'tile0_V_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%tile0_V_52_load = load i5 %tile0_V_52_addr" [activation_accelerator.cpp:212]   --->   Operation 170 'load' 'tile0_V_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%tile0_V_53_load = load i5 %tile0_V_53_addr" [activation_accelerator.cpp:212]   --->   Operation 171 'load' 'tile0_V_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%tile0_V_54_load = load i5 %tile0_V_54_addr" [activation_accelerator.cpp:212]   --->   Operation 172 'load' 'tile0_V_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%tile0_V_55_load = load i5 %tile0_V_55_addr" [activation_accelerator.cpp:212]   --->   Operation 173 'load' 'tile0_V_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%tile0_V_56_load = load i5 %tile0_V_56_addr" [activation_accelerator.cpp:212]   --->   Operation 174 'load' 'tile0_V_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%tile0_V_57_load = load i5 %tile0_V_57_addr" [activation_accelerator.cpp:212]   --->   Operation 175 'load' 'tile0_V_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%tile0_V_58_load = load i5 %tile0_V_58_addr" [activation_accelerator.cpp:212]   --->   Operation 176 'load' 'tile0_V_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%tile0_V_59_load = load i5 %tile0_V_59_addr" [activation_accelerator.cpp:212]   --->   Operation 177 'load' 'tile0_V_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%tile0_V_60_load = load i5 %tile0_V_60_addr" [activation_accelerator.cpp:212]   --->   Operation 178 'load' 'tile0_V_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%tile0_V_61_load = load i5 %tile0_V_61_addr" [activation_accelerator.cpp:212]   --->   Operation 179 'load' 'tile0_V_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%tile0_V_62_load = load i5 %tile0_V_62_addr" [activation_accelerator.cpp:212]   --->   Operation 180 'load' 'tile0_V_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 181 [1/1] (0.78ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %tile0_V_load, i16 %tile0_V_32_load, i16 %tile0_V_33_load, i16 %tile0_V_34_load, i16 %tile0_V_35_load, i16 %tile0_V_36_load, i16 %tile0_V_37_load, i16 %tile0_V_38_load, i16 %tile0_V_39_load, i16 %tile0_V_40_load, i16 %tile0_V_41_load, i16 %tile0_V_42_load, i16 %tile0_V_43_load, i16 %tile0_V_44_load, i16 %tile0_V_45_load, i16 %tile0_V_46_load, i16 %tile0_V_47_load, i16 %tile0_V_48_load, i16 %tile0_V_49_load, i16 %tile0_V_50_load, i16 %tile0_V_51_load, i16 %tile0_V_52_load, i16 %tile0_V_53_load, i16 %tile0_V_54_load, i16 %tile0_V_55_load, i16 %tile0_V_56_load, i16 %tile0_V_57_load, i16 %tile0_V_58_load, i16 %tile0_V_59_load, i16 %tile0_V_60_load, i16 %tile0_V_61_load, i16 %tile0_V_62_load, i5 %trunc_ln212" [activation_accelerator.cpp:212]   --->   Operation 181 'mux' 'tmp_s' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_s, i16 0"   --->   Operation 182 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln213 = bitcast i32 %r_V" [activation_accelerator.cpp:213]   --->   Operation 183 'bitcast' 'bitcast_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 184 'getelementptr' 'xt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%xt_32_addr = getelementptr i32 %xt_32, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 185 'getelementptr' 'xt_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%xt_33_addr = getelementptr i32 %xt_33, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 186 'getelementptr' 'xt_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%xt_34_addr = getelementptr i32 %xt_34, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 187 'getelementptr' 'xt_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%xt_35_addr = getelementptr i32 %xt_35, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 188 'getelementptr' 'xt_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%xt_36_addr = getelementptr i32 %xt_36, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 189 'getelementptr' 'xt_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%xt_37_addr = getelementptr i32 %xt_37, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 190 'getelementptr' 'xt_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%xt_38_addr = getelementptr i32 %xt_38, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 191 'getelementptr' 'xt_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%xt_39_addr = getelementptr i32 %xt_39, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 192 'getelementptr' 'xt_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%xt_40_addr = getelementptr i32 %xt_40, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 193 'getelementptr' 'xt_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%xt_41_addr = getelementptr i32 %xt_41, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 194 'getelementptr' 'xt_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%xt_42_addr = getelementptr i32 %xt_42, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 195 'getelementptr' 'xt_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%xt_43_addr = getelementptr i32 %xt_43, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 196 'getelementptr' 'xt_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%xt_44_addr = getelementptr i32 %xt_44, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 197 'getelementptr' 'xt_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%xt_45_addr = getelementptr i32 %xt_45, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 198 'getelementptr' 'xt_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%xt_46_addr = getelementptr i32 %xt_46, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 199 'getelementptr' 'xt_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%xt_47_addr = getelementptr i32 %xt_47, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 200 'getelementptr' 'xt_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%xt_48_addr = getelementptr i32 %xt_48, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 201 'getelementptr' 'xt_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%xt_49_addr = getelementptr i32 %xt_49, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 202 'getelementptr' 'xt_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%xt_50_addr = getelementptr i32 %xt_50, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 203 'getelementptr' 'xt_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%xt_51_addr = getelementptr i32 %xt_51, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 204 'getelementptr' 'xt_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%xt_52_addr = getelementptr i32 %xt_52, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 205 'getelementptr' 'xt_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%xt_53_addr = getelementptr i32 %xt_53, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 206 'getelementptr' 'xt_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%xt_54_addr = getelementptr i32 %xt_54, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 207 'getelementptr' 'xt_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%xt_55_addr = getelementptr i32 %xt_55, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 208 'getelementptr' 'xt_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%xt_56_addr = getelementptr i32 %xt_56, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 209 'getelementptr' 'xt_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%xt_57_addr = getelementptr i32 %xt_57, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 210 'getelementptr' 'xt_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%xt_58_addr = getelementptr i32 %xt_58, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 211 'getelementptr' 'xt_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%xt_59_addr = getelementptr i32 %xt_59, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 212 'getelementptr' 'xt_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%xt_60_addr = getelementptr i32 %xt_60, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 213 'getelementptr' 'xt_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%xt_61_addr = getelementptr i32 %xt_61, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 214 'getelementptr' 'xt_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%xt_62_addr = getelementptr i32 %xt_62, i64 0, i64 %zext_ln212" [activation_accelerator.cpp:213]   --->   Operation 215 'getelementptr' 'xt_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_61_addr" [activation_accelerator.cpp:213]   --->   Operation 216 'store' 'store_ln213' <Predicate = (trunc_ln212 == 30)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 217 'br' 'br_ln213' <Predicate = (trunc_ln212 == 30)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_60_addr" [activation_accelerator.cpp:213]   --->   Operation 218 'store' 'store_ln213' <Predicate = (trunc_ln212 == 29)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 219 'br' 'br_ln213' <Predicate = (trunc_ln212 == 29)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_59_addr" [activation_accelerator.cpp:213]   --->   Operation 220 'store' 'store_ln213' <Predicate = (trunc_ln212 == 28)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 221 'br' 'br_ln213' <Predicate = (trunc_ln212 == 28)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_58_addr" [activation_accelerator.cpp:213]   --->   Operation 222 'store' 'store_ln213' <Predicate = (trunc_ln212 == 27)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 223 'br' 'br_ln213' <Predicate = (trunc_ln212 == 27)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_57_addr" [activation_accelerator.cpp:213]   --->   Operation 224 'store' 'store_ln213' <Predicate = (trunc_ln212 == 26)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 225 'br' 'br_ln213' <Predicate = (trunc_ln212 == 26)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_56_addr" [activation_accelerator.cpp:213]   --->   Operation 226 'store' 'store_ln213' <Predicate = (trunc_ln212 == 25)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 227 'br' 'br_ln213' <Predicate = (trunc_ln212 == 25)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_55_addr" [activation_accelerator.cpp:213]   --->   Operation 228 'store' 'store_ln213' <Predicate = (trunc_ln212 == 24)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 229 'br' 'br_ln213' <Predicate = (trunc_ln212 == 24)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_54_addr" [activation_accelerator.cpp:213]   --->   Operation 230 'store' 'store_ln213' <Predicate = (trunc_ln212 == 23)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 231 'br' 'br_ln213' <Predicate = (trunc_ln212 == 23)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_53_addr" [activation_accelerator.cpp:213]   --->   Operation 232 'store' 'store_ln213' <Predicate = (trunc_ln212 == 22)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 233 'br' 'br_ln213' <Predicate = (trunc_ln212 == 22)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_52_addr" [activation_accelerator.cpp:213]   --->   Operation 234 'store' 'store_ln213' <Predicate = (trunc_ln212 == 21)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 235 'br' 'br_ln213' <Predicate = (trunc_ln212 == 21)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_51_addr" [activation_accelerator.cpp:213]   --->   Operation 236 'store' 'store_ln213' <Predicate = (trunc_ln212 == 20)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 237 'br' 'br_ln213' <Predicate = (trunc_ln212 == 20)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_50_addr" [activation_accelerator.cpp:213]   --->   Operation 238 'store' 'store_ln213' <Predicate = (trunc_ln212 == 19)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 239 'br' 'br_ln213' <Predicate = (trunc_ln212 == 19)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_49_addr" [activation_accelerator.cpp:213]   --->   Operation 240 'store' 'store_ln213' <Predicate = (trunc_ln212 == 18)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 241 'br' 'br_ln213' <Predicate = (trunc_ln212 == 18)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_48_addr" [activation_accelerator.cpp:213]   --->   Operation 242 'store' 'store_ln213' <Predicate = (trunc_ln212 == 17)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 243 'br' 'br_ln213' <Predicate = (trunc_ln212 == 17)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_47_addr" [activation_accelerator.cpp:213]   --->   Operation 244 'store' 'store_ln213' <Predicate = (trunc_ln212 == 16)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 245 'br' 'br_ln213' <Predicate = (trunc_ln212 == 16)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_46_addr" [activation_accelerator.cpp:213]   --->   Operation 246 'store' 'store_ln213' <Predicate = (trunc_ln212 == 15)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 247 'br' 'br_ln213' <Predicate = (trunc_ln212 == 15)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_45_addr" [activation_accelerator.cpp:213]   --->   Operation 248 'store' 'store_ln213' <Predicate = (trunc_ln212 == 14)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 249 'br' 'br_ln213' <Predicate = (trunc_ln212 == 14)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_44_addr" [activation_accelerator.cpp:213]   --->   Operation 250 'store' 'store_ln213' <Predicate = (trunc_ln212 == 13)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 251 'br' 'br_ln213' <Predicate = (trunc_ln212 == 13)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_43_addr" [activation_accelerator.cpp:213]   --->   Operation 252 'store' 'store_ln213' <Predicate = (trunc_ln212 == 12)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 253 'br' 'br_ln213' <Predicate = (trunc_ln212 == 12)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_42_addr" [activation_accelerator.cpp:213]   --->   Operation 254 'store' 'store_ln213' <Predicate = (trunc_ln212 == 11)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 255 'br' 'br_ln213' <Predicate = (trunc_ln212 == 11)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_41_addr" [activation_accelerator.cpp:213]   --->   Operation 256 'store' 'store_ln213' <Predicate = (trunc_ln212 == 10)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 257 'br' 'br_ln213' <Predicate = (trunc_ln212 == 10)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_40_addr" [activation_accelerator.cpp:213]   --->   Operation 258 'store' 'store_ln213' <Predicate = (trunc_ln212 == 9)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 259 'br' 'br_ln213' <Predicate = (trunc_ln212 == 9)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_39_addr" [activation_accelerator.cpp:213]   --->   Operation 260 'store' 'store_ln213' <Predicate = (trunc_ln212 == 8)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 261 'br' 'br_ln213' <Predicate = (trunc_ln212 == 8)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_38_addr" [activation_accelerator.cpp:213]   --->   Operation 262 'store' 'store_ln213' <Predicate = (trunc_ln212 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 263 'br' 'br_ln213' <Predicate = (trunc_ln212 == 7)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_37_addr" [activation_accelerator.cpp:213]   --->   Operation 264 'store' 'store_ln213' <Predicate = (trunc_ln212 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 265 'br' 'br_ln213' <Predicate = (trunc_ln212 == 6)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_36_addr" [activation_accelerator.cpp:213]   --->   Operation 266 'store' 'store_ln213' <Predicate = (trunc_ln212 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 267 'br' 'br_ln213' <Predicate = (trunc_ln212 == 5)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_35_addr" [activation_accelerator.cpp:213]   --->   Operation 268 'store' 'store_ln213' <Predicate = (trunc_ln212 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 269 'br' 'br_ln213' <Predicate = (trunc_ln212 == 4)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_34_addr" [activation_accelerator.cpp:213]   --->   Operation 270 'store' 'store_ln213' <Predicate = (trunc_ln212 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 271 'br' 'br_ln213' <Predicate = (trunc_ln212 == 3)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_33_addr" [activation_accelerator.cpp:213]   --->   Operation 272 'store' 'store_ln213' <Predicate = (trunc_ln212 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 273 'br' 'br_ln213' <Predicate = (trunc_ln212 == 2)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_32_addr" [activation_accelerator.cpp:213]   --->   Operation 274 'store' 'store_ln213' <Predicate = (trunc_ln212 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 275 'br' 'br_ln213' <Predicate = (trunc_ln212 == 1)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_addr" [activation_accelerator.cpp:213]   --->   Operation 276 'store' 'store_ln213' <Predicate = (trunc_ln212 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 277 'br' 'br_ln213' <Predicate = (trunc_ln212 == 0)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.23ns)   --->   "%store_ln213 = store i32 %bitcast_ln213, i5 %xt_62_addr" [activation_accelerator.cpp:213]   --->   Operation 278 'store' 'store_ln213' <Predicate = (trunc_ln212 == 31)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx2.i105197.exit" [activation_accelerator.cpp:213]   --->   Operation 279 'br' 'br_ln213' <Predicate = (trunc_ln212 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [65]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:212) on local variable 'i' [133]  (0 ns)
	'getelementptr' operation ('tile0_V_addr', activation_accelerator.cpp:212) [143]  (0 ns)
	'load' operation ('tile0_V_load', activation_accelerator.cpp:212) on array 'tile0_V' [176]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('tile0_V_load', activation_accelerator.cpp:212) on array 'tile0_V' [176]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:212) [208]  (0.789 ns)
	'store' operation ('store_ln213', activation_accelerator.cpp:213) of variable 'bitcast_ln213', activation_accelerator.cpp:213 on array 'xt_57' [257]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
