vendor_name = ModelSim
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux3bit6to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux3bit2to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/main.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/memory.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/z9.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se9.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se6.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Multicycle-IITB-RISC.mif
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/db/Multicycle-IITB-RISC.cbx.xml
design_name = main
instance = comp, clk_ainput, clk~input, main, 1
instance = comp, reset_ainput, reset~input, main, 1
instance = comp, clk_50_ainput, clk_50~input, main, 1
design_name = hard_block
instance = comp, a_aALTERA_ASDO_DATA1_a_aibuf, ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, a_aALTERA_FLASH_nCE_nCSO_a_aibuf, ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, a_aALTERA_DATA0_a_aibuf, ~ALTERA_DATA0~~ibuf, hard_block, 1
