// Seed: 4125161412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_2.id_0 = 0;
  output wire id_4;
  output tri1 id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_3 = -1;
endmodule
macromodule module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd48
) (
    input tri1 _id_0,
    output logic id_1,
    input supply0 id_2
);
  final begin : LABEL_0
    id_1 = id_0 > id_2;
  end
  wire [id_0  ==  -1 : 1  ==  1 'h0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
