<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p64" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_64{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_64{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_64{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_64{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_64{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t6_64{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_64{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t8_64{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_64{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_64{left:95px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_64{left:95px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_64{left:69px;bottom:890px;letter-spacing:0.14px;}
#td_64{left:150px;bottom:890px;letter-spacing:0.21px;word-spacing:-0.01px;}
#te_64{left:69px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_64{left:69px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_64{left:69px;bottom:831px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#th_64{left:69px;bottom:807px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_64{left:69px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_64{left:69px;bottom:773px;letter-spacing:-0.14px;}
#tk_64{left:69px;bottom:749px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tl_64{left:69px;bottom:732px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#tm_64{left:69px;bottom:705px;}
#tn_64{left:95px;bottom:709px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#to_64{left:210px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_64{left:95px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_64{left:216px;bottom:699px;letter-spacing:-0.03px;}
#tr_64{left:236px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ts_64{left:635px;bottom:699px;letter-spacing:-0.03px;}
#tt_64{left:655px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_64{left:95px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_64{left:95px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_64{left:69px;bottom:632px;}
#tx_64{left:95px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ty_64{left:363px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_64{left:95px;bottom:619px;letter-spacing:-0.16px;word-spacing:-0.73px;}
#t10_64{left:95px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_64{left:95px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_64{left:95px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_64{left:69px;bottom:542px;}
#t14_64{left:95px;bottom:545px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t15_64{left:235px;bottom:545px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t16_64{left:95px;bottom:529px;letter-spacing:-0.2px;word-spacing:-0.76px;}
#t17_64{left:95px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_64{left:95px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t19_64{left:95px;bottom:478px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#t1a_64{left:95px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_64{left:69px;bottom:435px;}
#t1c_64{left:95px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_64{left:209px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_64{left:95px;bottom:422px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1f_64{left:95px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_64{left:69px;bottom:378px;}
#t1h_64{left:95px;bottom:382px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#t1i_64{left:208px;bottom:382px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t1j_64{left:95px;bottom:365px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t1k_64{left:95px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_64{left:95px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_64{left:69px;bottom:305px;}
#t1n_64{left:95px;bottom:309px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1o_64{left:208px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1p_64{left:95px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1q_64{left:95px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1r_64{left:69px;bottom:249px;}
#t1s_64{left:95px;bottom:252px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1t_64{left:229px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_64{left:663px;bottom:252px;letter-spacing:-0.18px;}
#t1v_64{left:724px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1w_64{left:95px;bottom:235px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1x_64{left:69px;bottom:209px;}
#t1y_64{left:95px;bottom:212px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1z_64{left:300px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_64{left:95px;bottom:195px;letter-spacing:-0.18px;word-spacing:-0.44px;}

.s1_64{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_64{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_64{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_64{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_64{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_64{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_64{font-size:11px;font-family:Verdana_13-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts64" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg64Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg64" style="-webkit-user-select: none;"><object width="935" height="1210" data="64/64.svg" type="image/svg+xml" id="pdf64" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_64" class="t s1_64">3-2 </span><span id="t2_64" class="t s1_64">Vol. 1 </span>
<span id="t3_64" class="t s2_64">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_64" class="t s3_64">64-bit mode extends the number of general purpose registers and SIMD extension registers from 8 to 16. </span>
<span id="t5_64" class="t s3_64">General purpose registers are widened to 64 bits. The mode also introduces a new opcode prefix (REX) to </span>
<span id="t6_64" class="t s3_64">access the register extensions. See Section 3.2.1 for a detailed description. </span>
<span id="t7_64" class="t s3_64">64-bit mode is enabled by the operating system on a code-segment basis. Its default address size is 64 bits and </span>
<span id="t8_64" class="t s3_64">its default operand size is 32 bits. The default operand size can be overridden on an instruction-by-instruction </span>
<span id="t9_64" class="t s3_64">basis using a REX opcode prefix in conjunction with an operand size override prefix. </span>
<span id="ta_64" class="t s3_64">REX prefixes allow a 64-bit operand to be specified when operating in 64-bit mode. By using this mechanism, </span>
<span id="tb_64" class="t s3_64">many existing instructions have been promoted to allow the use of 64-bit registers and 64-bit addresses. </span>
<span id="tc_64" class="t s4_64">3.2 </span><span id="td_64" class="t s4_64">OVERVIEW OF THE BASIC EXECUTION ENVIRONMENT </span>
<span id="te_64" class="t s3_64">Any program or task running on an IA-32 processor is given a set of resources for executing instructions and for </span>
<span id="tf_64" class="t s3_64">storing code, data, and state information. These resources (described briefly in the following paragraphs and </span>
<span id="tg_64" class="t s3_64">shown in Figure 3-1) make up the basic execution environment for an IA-32 processor. </span>
<span id="th_64" class="t s3_64">An Intel 64 processor supports the basic execution environment of an IA-32 processor, and a similar environment </span>
<span id="ti_64" class="t s3_64">under IA-32e mode that can execute 64-bit programs (64-bit sub-mode) and 32-bit programs (compatibility sub- </span>
<span id="tj_64" class="t s3_64">mode). </span>
<span id="tk_64" class="t s3_64">The basic execution environment is used jointly by the application programs and the operating system or executive </span>
<span id="tl_64" class="t s3_64">running on the processor. </span>
<span id="tm_64" class="t s5_64">• </span><span id="tn_64" class="t s6_64">Address space </span><span id="to_64" class="t s3_64">— Any task or program running on an IA-32 processor can address a linear address space of </span>
<span id="tp_64" class="t s3_64">up to 4 GBytes (2 </span>
<span id="tq_64" class="t s7_64">32 </span>
<span id="tr_64" class="t s3_64">bytes) and a physical address space of up to 64 GBytes (2 </span>
<span id="ts_64" class="t s7_64">36 </span>
<span id="tt_64" class="t s3_64">bytes). See Section 3.3.6, </span>
<span id="tu_64" class="t s3_64">“Extended Physical Addressing in Protected Mode,” for more information about addressing an address space </span>
<span id="tv_64" class="t s3_64">greater than 4 GBytes. </span>
<span id="tw_64" class="t s5_64">• </span><span id="tx_64" class="t s6_64">Basic program execution registers </span><span id="ty_64" class="t s3_64">— The eight general-purpose registers, the six segment registers, the </span>
<span id="tz_64" class="t s3_64">EFLAGS register, and the EIP (instruction pointer) register comprise a basic execution environment in which to </span>
<span id="t10_64" class="t s3_64">execute a set of general-purpose instructions. These instructions perform basic integer arithmetic on byte, </span>
<span id="t11_64" class="t s3_64">word, and doubleword integers, handle program flow control, operate on bit and byte strings, and address </span>
<span id="t12_64" class="t s3_64">memory. See Section 3.4, “Basic Program Execution Registers,” for more information about these registers. </span>
<span id="t13_64" class="t s5_64">• </span><span id="t14_64" class="t s6_64">x87 FPU registers </span><span id="t15_64" class="t s3_64">— The eight x87 FPU data registers, the x87 FPU control register, the status register, the </span>
<span id="t16_64" class="t s3_64">x87 FPU instruction pointer register, the x87 FPU operand (data) pointer register, the x87 FPU tag register, and </span>
<span id="t17_64" class="t s3_64">the x87 FPU opcode register provide an execution environment for operating on single precision, double </span>
<span id="t18_64" class="t s3_64">precision, and double extended precision floating-point values, word integers, doubleword integers, quadword </span>
<span id="t19_64" class="t s3_64">integers, and binary coded decimal (BCD) values. See Section 8.1, “x87 FPU Execution Environment,” for more </span>
<span id="t1a_64" class="t s3_64">information about these registers. </span>
<span id="t1b_64" class="t s5_64">• </span><span id="t1c_64" class="t s6_64">MMX registers </span><span id="t1d_64" class="t s3_64">— The eight MMX registers support execution of single-instruction, multiple-data (SIMD) </span>
<span id="t1e_64" class="t s3_64">operations on 64-bit packed byte, word, and doubleword integers. See Section 9.2, “The MMX Technology </span>
<span id="t1f_64" class="t s3_64">Programming Environment,” for more information about these registers. </span>
<span id="t1g_64" class="t s5_64">• </span><span id="t1h_64" class="t s6_64">XMM registers </span><span id="t1i_64" class="t s3_64">— The eight XMM data registers and the MXCSR register support execution of SIMD operations </span>
<span id="t1j_64" class="t s3_64">on 128-bit packed single precision and double precision floating-point values and on 128-bit packed byte, word, </span>
<span id="t1k_64" class="t s3_64">doubleword, and quadword integers. See Section 10.2, “Intel® SSE Programming Environment,” for more </span>
<span id="t1l_64" class="t s3_64">information about these registers. </span>
<span id="t1m_64" class="t s5_64">• </span><span id="t1n_64" class="t s6_64">YMM registers </span><span id="t1o_64" class="t s3_64">— The YMM data registers support execution of 256-bit SIMD operations on 256-bit packed </span>
<span id="t1p_64" class="t s3_64">single precision and double precision floating-point values and on 256-bit packed byte, word, doubleword, and </span>
<span id="t1q_64" class="t s3_64">quadword integers. </span>
<span id="t1r_64" class="t s5_64">• </span><span id="t1s_64" class="t s6_64">Bounds registers </span><span id="t1t_64" class="t s3_64">— Each of the BND0-BND3 register stores the lower and upper </span><span id="t1u_64" class="t s6_64">bounds </span><span id="t1v_64" class="t s3_64">(64 bits each) </span>
<span id="t1w_64" class="t s3_64">associated with the pointer to a memory buffer. They support execution of the Intel MPX instructions. </span>
<span id="t1x_64" class="t s5_64">• </span><span id="t1y_64" class="t s6_64">BNDCFGU and BNDSTATUS</span><span id="t1z_64" class="t s3_64">— BNDCFGU configures user mode MPX operations on bounds checking. </span>
<span id="t20_64" class="t s3_64">BNDSTATUS provides additional information on the #BR caused by an MPX operation. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
