0.6
2019.2
Nov  6 2019
21:57:16
E:/vivado/codes/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1590804130,verilog,,,,,,,,,,,,
E:/vivado/codes/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,1590804130,verilog,,,,,,,,,,,,
E:/vivado/codes/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h,1590804130,verilog,,,E:/vivado/codes/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
E:/vivado/codes/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h,1590804130,verilog,,,,,,,,,,,,
E:/vivado/codes/CPUProject/CPUProject/thinpad_top.srcs/sources_1/imports/new/mips_cpu.v,1749347773,verilog,,E:/vivado/codes/single2/single2.srcs/sources_1/new/register_file.v,,mips_cpu,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/28F640P30.v,1590804130,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/BankLib.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/clock.v,1590804130,verilog,,E:/vivado/codes/single2/single2.srcs/sources_1/new/control_unit.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/BankLib.h,1590804130,verilog,,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1590804130,verilog,,,,,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/TimingData.h,1590804130,verilog,,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h;E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,1590804130,verilog,,,,,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h,1590804130,verilog,,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h,1590804130,verilog,,,,,,,,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/sram_model.v,1749267044,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/tb.sv,1750316558,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1750405068,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/28F640P30.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1750405068,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1590804130,verilog,,E:/vivado/codes/single2/single2.srcs/sources_1/new/alu.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v,1590804130,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/clock.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_mem_reg.v,1750324536,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_stage.v,,ex_mem_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_stage.v,1750391533,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/hazard_unit.v,,ex_stage,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/hazard_unit.v,1750414071,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_ex_rag.v,,hazard_unit,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_ex_rag.v,1750400800,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_stage.v,,id_ex_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_stage.v,1750243517,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_id_reg.v,,id_stage,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_id_reg.v,1750378094,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_stage.v,,if_id_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_stage.v,1750390355,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_stage.v,,if_stage,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_stage.v,1750335989,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_wb_reg.v,,mem_stage,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_wb_reg.v,1750321343,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mips_pipeline_cpu.v,,mem_wb_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mips_pipeline_cpu.v,1750408219,verilog,,E:/vivado/codes/single2/single2.srcs/sources_1/new/register_file.v,,mips_pipeline_cpu,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v,1750322375,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/vga.v,1590804130,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/wb_stage.v,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/wb_stage.v,1750148082,verilog,,,,wb_stage,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/single2/single2.srcs/sources_1/new/alu.v,1749347795,verilog,,E:/vivado/codes/single2/single2.srcs/sources_1/new/alu_control.v,,alu,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/single2/single2.srcs/sources_1/new/alu_control.v,1749342573,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v,,alu_control,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/single2/single2.srcs/sources_1/new/control_unit.v,1750245544,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_mem_reg.v,,control_unit,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
E:/vivado/codes/single2/single2.srcs/sources_1/new/register_file.v,1749028552,verilog,,E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sim_1/new/sram_model.v,,register_file,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
