/* Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10M50DAF484) Path("C:/intelFPGA_lite/praca/output_files/") File("praca.pof") MfrSpec(OpMask(7) Child_OpMask(2 7 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
