<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="864pt" height="970pt"
 viewBox="0.00 0.00 864.00 970.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 966)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-966 860,-966 860,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 836,-8 836,-8 842,-8 848,-14 848,-20 848,-20 848,-942 848,-942 848,-948 842,-954 836,-954 836,-954 20,-954 20,-954 14,-954 8,-948 8,-942 8,-942 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="428" y="-938.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="428" y="-923.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:1073741823:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 828,-16 828,-16 834,-16 840,-22 840,-28 840,-28 840,-896 840,-896 840,-902 834,-908 828,-908 828,-908 28,-908 28,-908 22,-908 16,-902 16,-896 16,-896 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="428" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="428" y="-877.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M514,-155C514,-155 638,-155 638,-155 644,-155 650,-161 650,-167 650,-167 650,-234 650,-234 650,-240 644,-246 638,-246 638,-246 514,-246 514,-246 508,-246 502,-240 502,-234 502,-234 502,-167 502,-167 502,-161 508,-155 514,-155"/>
<text text-anchor="middle" x="576" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="576" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M442,-417C442,-417 566,-417 566,-417 572,-417 578,-423 578,-429 578,-429 578,-496 578,-496 578,-502 572,-508 566,-508 566,-508 442,-508 442,-508 436,-508 430,-502 430,-496 430,-496 430,-429 430,-429 430,-423 436,-417 442,-417"/>
<text text-anchor="middle" x="504" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="504" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_excl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.l2.prefetcher&#10;replacement_policy&#61;system.l2.replacement_policy&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;524288&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M507,-286C507,-286 675,-286 675,-286 681,-286 687,-292 687,-298 687,-298 687,-365 687,-365 687,-371 681,-377 675,-377 675,-377 507,-377 507,-377 501,-377 495,-371 495,-365 495,-365 495,-298 495,-298 495,-292 501,-286 507,-286"/>
<text text-anchor="middle" x="591" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="591" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aL2</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust15"><a xlink:title="IDD0&#61;0.008&#10;IDD02&#61;0.06&#10;IDD2N&#61;0.0008&#10;IDD2N2&#61;0.026&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.0008&#10;IDD2P12&#61;0.0018&#10;IDD3N&#61;0.002&#10;IDD3N2&#61;0.034&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.0014&#10;IDD3P12&#61;0.011&#10;IDD4R&#61;0.002&#10;IDD4R2&#61;0.23&#10;IDD4W&#61;0.002&#10;IDD4W2&#61;0.19&#10;IDD5&#61;0.028&#10;IDD52&#61;0.15&#10;IDD6&#61;0.0005&#10;IDD62&#61;0.0018&#10;VDD&#61;1.8&#10;VDD2&#61;1.2&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;32&#10;device_rowbuffer_size&#61;4096&#10;device_size&#61;536870912&#10;devices_per_rank&#61;1&#10;dll&#61;false&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;range&#61;0:1073741823:6:19:0:0&#10;ranks_per_channel&#61;1&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;15000&#10;tCS&#61;2500&#10;tRAS&#61;42000&#10;tRCD&#61;18000&#10;tREFI&#61;3900000&#10;tRFC&#61;130000&#10;tRP&#61;18000&#10;tRRD&#61;10000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;50000&#10;tXP&#61;7500&#10;tXPDLL&#61;0&#10;tXS&#61;140000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M543,-24C543,-24 682,-24 682,-24 688,-24 694,-30 694,-36 694,-36 694,-103 694,-103 694,-109 688,-115 682,-115 682,-115 543,-115 543,-115 537,-115 531,-109 531,-103 531,-103 531,-36 531,-36 531,-30 537,-24 543,-24"/>
<text text-anchor="middle" x="612.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="612.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: LPDDR3_1600_1x32</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust18"><a xlink:title="LFSTSize&#61;512&#10;LQEntries&#61;4&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;0&#10;SQEntries&#61;4&#10;SSITSize&#61;512&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu.branchPred&#10;cacheStorePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;2&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;2&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu.dstage2_mmu&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;4&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;3&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu.istage2_mmu&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;16&#10;numPhysCCRegs&#61;320&#10;numPhysFloatRegs&#61;192&#10;numPhysIntRegs&#61;64&#10;numPhysVecRegs&#61;48&#10;numROBEntries&#61;20&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;1&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;2&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;2&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;trapLatency&#61;13&#10;wait_for_remote_gdb&#61;false&#10;wbWidth&#61;2&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 820,-540 820,-540 826,-540 832,-546 832,-552 832,-552 832,-850 832,-850 832,-856 826,-862 820,-862 820,-862 36,-862 36,-862 30,-862 24,-856 24,-850 24,-850 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="428" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="428" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust19" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust19"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M644,-548C644,-548 812,-548 812,-548 818,-548 824,-554 824,-560 824,-560 824,-627 824,-627 824,-633 818,-639 812,-639 812,-639 644,-639 644,-639 638,-639 632,-633 632,-627 632,-627 632,-560 632,-560 632,-554 638,-548 644,-548"/>
<text text-anchor="middle" x="728" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="728" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust65" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust65"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;32&#10;sys&#61;system&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M622,-671C622,-671 742,-671 742,-671 748,-671 754,-677 754,-683 754,-683 754,-804 754,-804 754,-810 748,-816 742,-816 742,-816 622,-816 622,-816 616,-816 610,-810 610,-804 610,-804 610,-683 610,-683 610,-677 616,-671 622,-671"/>
<text text-anchor="middle" x="682" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="682" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust66" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust66"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M630,-679C630,-679 734,-679 734,-679 740,-679 746,-685 746,-691 746,-691 746,-758 746,-758 746,-764 740,-770 734,-770 734,-770 630,-770 630,-770 624,-770 618,-764 618,-758 618,-758 618,-691 618,-691 618,-685 624,-679 630,-679"/>
<text text-anchor="middle" x="682" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="682" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust68" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust68"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M444,-548C444,-548 612,-548 612,-548 618,-548 624,-554 624,-560 624,-560 624,-627 624,-627 624,-633 618,-639 612,-639 612,-639 444,-639 444,-639 438,-639 432,-633 432,-627 432,-627 432,-560 432,-560 432,-554 438,-548 444,-548"/>
<text text-anchor="middle" x="528" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="528" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust71" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust71"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;32&#10;sys&#61;system&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M417,-671C417,-671 537,-671 537,-671 543,-671 549,-677 549,-683 549,-683 549,-804 549,-804 549,-810 543,-816 537,-816 537,-816 417,-816 417,-816 411,-816 405,-810 405,-804 405,-804 405,-683 405,-683 405,-677 411,-671 417,-671"/>
<text text-anchor="middle" x="477" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="477" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust72"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M425,-679C425,-679 529,-679 529,-679 535,-679 541,-685 541,-691 541,-691 541,-758 541,-758 541,-764 535,-770 529,-770 529,-770 425,-770 425,-770 419,-770 413,-764 413,-758 413,-758 413,-691 413,-691 413,-685 419,-679 425,-679"/>
<text text-anchor="middle" x="477" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="477" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.icache.replacement_policy&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M244,-548C244,-548 412,-548 412,-548 418,-548 424,-554 424,-560 424,-560 424,-627 424,-627 424,-633 418,-639 412,-639 412,-639 244,-639 244,-639 238,-639 232,-633 232,-627 232,-627 232,-560 232,-560 232,-554 238,-548 244,-548"/>
<text text-anchor="middle" x="328" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="328" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust82" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust82"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M44,-548C44,-548 212,-548 212,-548 218,-548 224,-554 224,-560 224,-560 224,-627 224,-627 224,-633 218,-639 212,-639 212,-639 44,-639 44,-639 38,-639 32,-633 32,-627 32,-627 32,-560 32,-560 32,-554 38,-548 44,-548"/>
<text text-anchor="middle" x="128" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="128" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M401.5,-294.5C401.5,-294.5 472.5,-294.5 472.5,-294.5 478.5,-294.5 484.5,-300.5 484.5,-306.5 484.5,-306.5 484.5,-318.5 484.5,-318.5 484.5,-324.5 478.5,-330.5 472.5,-330.5 472.5,-330.5 401.5,-330.5 401.5,-330.5 395.5,-330.5 389.5,-324.5 389.5,-318.5 389.5,-318.5 389.5,-306.5 389.5,-306.5 389.5,-300.5 395.5,-294.5 401.5,-294.5"/>
<text text-anchor="middle" x="437" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M522,-163.5C522,-163.5 552,-163.5 552,-163.5 558,-163.5 564,-169.5 564,-175.5 564,-175.5 564,-187.5 564,-187.5 564,-193.5 558,-199.5 552,-199.5 552,-199.5 522,-199.5 522,-199.5 516,-199.5 510,-193.5 510,-187.5 510,-187.5 510,-175.5 510,-175.5 510,-169.5 516,-163.5 522,-163.5"/>
<text text-anchor="middle" x="537" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M450.279,-294.37C467.463,-272.203 497.543,-233.399 517.369,-207.824"/>
<polygon fill="black" stroke="black" points="520.305,-209.749 523.666,-199.701 514.773,-205.46 520.305,-209.749"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M594,-163.5C594,-163.5 630,-163.5 630,-163.5 636,-163.5 642,-169.5 642,-175.5 642,-175.5 642,-187.5 642,-187.5 642,-193.5 636,-199.5 630,-199.5 630,-199.5 594,-199.5 594,-199.5 588,-199.5 582,-193.5 582,-187.5 582,-187.5 582,-175.5 582,-175.5 582,-169.5 588,-163.5 594,-163.5"/>
<text text-anchor="middle" x="612" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M597,-32.5C597,-32.5 627,-32.5 627,-32.5 633,-32.5 639,-38.5 639,-44.5 639,-44.5 639,-56.5 639,-56.5 639,-62.5 633,-68.5 627,-68.5 627,-68.5 597,-68.5 597,-68.5 591,-68.5 585,-62.5 585,-56.5 585,-56.5 585,-44.5 585,-44.5 585,-38.5 591,-32.5 597,-32.5"/>
<text text-anchor="middle" x="612" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M612,-163.37C612,-141.781 612,-104.412 612,-78.852"/>
<polygon fill="black" stroke="black" points="615.5,-78.701 612,-68.7011 608.5,-78.7011 615.5,-78.701"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M522,-425.5C522,-425.5 558,-425.5 558,-425.5 564,-425.5 570,-431.5 570,-437.5 570,-437.5 570,-449.5 570,-449.5 570,-455.5 564,-461.5 558,-461.5 558,-461.5 522,-461.5 522,-461.5 516,-461.5 510,-455.5 510,-449.5 510,-449.5 510,-437.5 510,-437.5 510,-431.5 516,-425.5 522,-425.5"/>
<text text-anchor="middle" x="540" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M514.5,-294.5C514.5,-294.5 565.5,-294.5 565.5,-294.5 571.5,-294.5 577.5,-300.5 577.5,-306.5 577.5,-306.5 577.5,-318.5 577.5,-318.5 577.5,-324.5 571.5,-330.5 565.5,-330.5 565.5,-330.5 514.5,-330.5 514.5,-330.5 508.5,-330.5 502.5,-324.5 502.5,-318.5 502.5,-318.5 502.5,-306.5 502.5,-306.5 502.5,-300.5 508.5,-294.5 514.5,-294.5"/>
<text text-anchor="middle" x="540" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M540,-425.37C540,-403.781 540,-366.412 540,-340.852"/>
<polygon fill="black" stroke="black" points="543.5,-340.701 540,-330.701 536.5,-340.701 543.5,-340.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M450,-425.5C450,-425.5 480,-425.5 480,-425.5 486,-425.5 492,-431.5 492,-437.5 492,-437.5 492,-449.5 492,-449.5 492,-455.5 486,-461.5 480,-461.5 480,-461.5 450,-461.5 450,-461.5 444,-461.5 438,-455.5 438,-449.5 438,-449.5 438,-437.5 438,-437.5 438,-431.5 444,-425.5 450,-425.5"/>
<text text-anchor="middle" x="465" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M607,-294.5C607,-294.5 667,-294.5 667,-294.5 673,-294.5 679,-300.5 679,-306.5 679,-306.5 679,-318.5 679,-318.5 679,-324.5 673,-330.5 667,-330.5 667,-330.5 607,-330.5 607,-330.5 601,-330.5 595,-324.5 595,-318.5 595,-318.5 595,-306.5 595,-306.5 595,-300.5 601,-294.5 607,-294.5"/>
<text text-anchor="middle" x="637" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M617.727,-294.3C604.264,-281.711 586.378,-263.789 573,-246 564.286,-234.412 556.17,-220.498 549.858,-208.652"/>
<polygon fill="black" stroke="black" points="552.916,-206.946 545.206,-199.679 546.702,-210.168 552.916,-206.946"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M243.5,-687.5C243.5,-687.5 310.5,-687.5 310.5,-687.5 316.5,-687.5 322.5,-693.5 322.5,-699.5 322.5,-699.5 322.5,-711.5 322.5,-711.5 322.5,-717.5 316.5,-723.5 310.5,-723.5 310.5,-723.5 243.5,-723.5 243.5,-723.5 237.5,-723.5 231.5,-717.5 231.5,-711.5 231.5,-711.5 231.5,-699.5 231.5,-699.5 231.5,-693.5 237.5,-687.5 243.5,-687.5"/>
<text text-anchor="middle" x="277" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node18" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M251.5,-556.5C251.5,-556.5 302.5,-556.5 302.5,-556.5 308.5,-556.5 314.5,-562.5 314.5,-568.5 314.5,-568.5 314.5,-580.5 314.5,-580.5 314.5,-586.5 308.5,-592.5 302.5,-592.5 302.5,-592.5 251.5,-592.5 251.5,-592.5 245.5,-592.5 239.5,-586.5 239.5,-580.5 239.5,-580.5 239.5,-568.5 239.5,-568.5 239.5,-562.5 245.5,-556.5 251.5,-556.5"/>
<text text-anchor="middle" x="277" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M277,-687.37C277,-665.781 277,-628.412 277,-602.852"/>
<polygon fill="black" stroke="black" points="280.5,-602.701 277,-592.701 273.5,-602.701 280.5,-602.701"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-687.5C44,-687.5 116,-687.5 116,-687.5 122,-687.5 128,-693.5 128,-699.5 128,-699.5 128,-711.5 128,-711.5 128,-717.5 122,-723.5 116,-723.5 116,-723.5 44,-723.5 44,-723.5 38,-723.5 32,-717.5 32,-711.5 32,-711.5 32,-699.5 32,-699.5 32,-693.5 38,-687.5 44,-687.5"/>
<text text-anchor="middle" x="80" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node20" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M51.5,-556.5C51.5,-556.5 102.5,-556.5 102.5,-556.5 108.5,-556.5 114.5,-562.5 114.5,-568.5 114.5,-568.5 114.5,-580.5 114.5,-580.5 114.5,-586.5 108.5,-592.5 102.5,-592.5 102.5,-592.5 51.5,-592.5 51.5,-592.5 45.5,-592.5 39.5,-586.5 39.5,-580.5 39.5,-580.5 39.5,-568.5 39.5,-568.5 39.5,-562.5 45.5,-556.5 51.5,-556.5"/>
<text text-anchor="middle" x="77" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M79.6016,-687.37C79.0996,-665.781 78.2305,-628.412 77.6361,-602.852"/>
<polygon fill="black" stroke="black" points="81.1317,-602.617 77.4,-592.701 74.1336,-602.78 81.1317,-602.617"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M744,-556.5C744,-556.5 804,-556.5 804,-556.5 810,-556.5 816,-562.5 816,-568.5 816,-568.5 816,-580.5 816,-580.5 816,-586.5 810,-592.5 804,-592.5 804,-592.5 744,-592.5 744,-592.5 738,-592.5 732,-586.5 732,-580.5 732,-580.5 732,-568.5 732,-568.5 732,-562.5 738,-556.5 744,-556.5"/>
<text text-anchor="middle" x="774" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M752.781,-556.212C744.3,-550.152 734.145,-543.893 724,-540 630.52,-504.128 583.706,-564.435 501,-508 488.237,-499.291 479.466,-484.475 473.778,-471.343"/>
<polygon fill="black" stroke="black" points="476.928,-469.788 470.016,-461.759 470.412,-472.347 476.928,-469.788"/>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M651.5,-556.5C651.5,-556.5 702.5,-556.5 702.5,-556.5 708.5,-556.5 714.5,-562.5 714.5,-568.5 714.5,-568.5 714.5,-580.5 714.5,-580.5 714.5,-586.5 708.5,-592.5 702.5,-592.5 702.5,-592.5 651.5,-592.5 651.5,-592.5 645.5,-592.5 639.5,-586.5 639.5,-580.5 639.5,-580.5 639.5,-568.5 639.5,-568.5 639.5,-562.5 645.5,-556.5 651.5,-556.5"/>
<text text-anchor="middle" x="677" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node13" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M662,-687.5C662,-687.5 692,-687.5 692,-687.5 698,-687.5 704,-693.5 704,-699.5 704,-699.5 704,-711.5 704,-711.5 704,-717.5 698,-723.5 692,-723.5 692,-723.5 662,-723.5 662,-723.5 656,-723.5 650,-717.5 650,-711.5 650,-711.5 650,-699.5 650,-699.5 650,-693.5 656,-687.5 662,-687.5"/>
<text text-anchor="middle" x="677" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M677,-687.37C677,-665.781 677,-628.412 677,-602.852"/>
<polygon fill="black" stroke="black" points="680.5,-602.701 677,-592.701 673.5,-602.701 680.5,-602.701"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node14" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M544,-556.5C544,-556.5 604,-556.5 604,-556.5 610,-556.5 616,-562.5 616,-568.5 616,-568.5 616,-580.5 616,-580.5 616,-586.5 610,-592.5 604,-592.5 604,-592.5 544,-592.5 544,-592.5 538,-592.5 532,-586.5 532,-580.5 532,-580.5 532,-568.5 532,-568.5 532,-562.5 538,-556.5 544,-556.5"/>
<text text-anchor="middle" x="574" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M551.159,-556.248C535.794,-543.91 515.732,-526.306 501,-508 491.847,-496.626 483.642,-482.63 477.384,-470.674"/>
<polygon fill="black" stroke="black" points="480.439,-468.958 472.803,-461.613 474.192,-472.116 480.439,-468.958"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node15" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M451.5,-556.5C451.5,-556.5 502.5,-556.5 502.5,-556.5 508.5,-556.5 514.5,-562.5 514.5,-568.5 514.5,-568.5 514.5,-580.5 514.5,-580.5 514.5,-586.5 508.5,-592.5 502.5,-592.5 502.5,-592.5 451.5,-592.5 451.5,-592.5 445.5,-592.5 439.5,-586.5 439.5,-580.5 439.5,-580.5 439.5,-568.5 439.5,-568.5 439.5,-562.5 445.5,-556.5 451.5,-556.5"/>
<text text-anchor="middle" x="477" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node16" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M462,-687.5C462,-687.5 492,-687.5 492,-687.5 498,-687.5 504,-693.5 504,-699.5 504,-699.5 504,-711.5 504,-711.5 504,-717.5 498,-723.5 492,-723.5 492,-723.5 462,-723.5 462,-723.5 456,-723.5 450,-717.5 450,-711.5 450,-711.5 450,-699.5 450,-699.5 450,-693.5 456,-687.5 462,-687.5"/>
<text text-anchor="middle" x="477" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge10" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M477,-687.37C477,-665.781 477,-628.412 477,-602.852"/>
<polygon fill="black" stroke="black" points="480.5,-602.701 477,-592.701 473.5,-602.701 480.5,-602.701"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node17" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M344,-556.5C344,-556.5 404,-556.5 404,-556.5 410,-556.5 416,-562.5 416,-568.5 416,-568.5 416,-580.5 416,-580.5 416,-586.5 410,-592.5 404,-592.5 404,-592.5 344,-592.5 344,-592.5 338,-592.5 332,-586.5 332,-580.5 332,-580.5 332,-568.5 332,-568.5 332,-562.5 338,-556.5 344,-556.5"/>
<text text-anchor="middle" x="374" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge11" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M386.084,-556.37C401.653,-534.299 428.857,-495.736 446.9,-470.158"/>
<polygon fill="black" stroke="black" points="449.962,-471.89 452.866,-461.701 444.242,-467.855 449.962,-471.89"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node19" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M144,-556.5C144,-556.5 204,-556.5 204,-556.5 210,-556.5 216,-562.5 216,-568.5 216,-568.5 216,-580.5 216,-580.5 216,-586.5 210,-592.5 204,-592.5 204,-592.5 144,-592.5 144,-592.5 138,-592.5 132,-586.5 132,-580.5 132,-580.5 132,-568.5 132,-568.5 132,-562.5 138,-556.5 144,-556.5"/>
<text text-anchor="middle" x="174" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge12" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M199.57,-556.384C208.39,-550.82 218.455,-544.839 228,-540 296.524,-505.265 380.797,-473.821 428.151,-457.112"/>
<polygon fill="black" stroke="black" points="429.397,-460.384 437.677,-453.774 427.082,-453.778 429.397,-460.384"/>
</g>
</g>
</svg>
