# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../circuit_simulation_project.srcs/sources_1/new/sinus_gen.v" \
"../../../../circuit_simulation_project.srcs/sources_1/new/Circuit.v" \
"../../../../circuit_simulation_project.ip_user_files/bd/design_1/ip/design_1_sinus_gen_0_0/sim/design_1_sinus_gen_0_0.v" \
"../../../../circuit_simulation_project.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" \
"../../../../circuit_simulation_project.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../circuit_simulation_project.ip_user_files/bd/design_1/ip/design_1_Circuit_0_0/sim/design_1_Circuit_0_0.v" \
"../../../../circuit_simulation_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
