// Seed: 2705741942
module module_0 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    input wand id_7,
    input wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    input tri0 id_14,
    output tri id_15,
    output wire id_16,
    input wor id_17,
    output tri1 id_18,
    input wand id_19
);
  wire id_21;
  assign module_1.type_46 = 0;
  parameter id_22 = -1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    id_37,
    input wand id_6,
    input wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply1 id_19,
    output wand id_20,
    input wor id_21,
    output supply0 id_22,
    input wand id_23,
    output wor id_24,
    input tri id_25,
    output uwire id_26,
    input supply0 id_27,
    input supply0 id_28,
    input supply1 id_29,
    input logic id_30,
    input supply0 id_31,
    input tri1 id_32,
    id_38,
    input supply1 id_33,
    input tri1 id_34,
    output uwire id_35
);
  id_39 :
  assert property (@(posedge 1) 1) wait (-1'h0) id_2 <= 1 * id_7 < id_28 - -1 - id_19;
  module_0 modCall_1 (
      id_35,
      id_16,
      id_31,
      id_11,
      id_22,
      id_8,
      id_10,
      id_32,
      id_23,
      id_24,
      id_18,
      id_8,
      id_10,
      id_29,
      id_21,
      id_26,
      id_26,
      id_31,
      id_0,
      id_13
  );
  assign id_2 = id_30;
endmodule : SymbolIdentifier
