Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 30 11:04:36 2024
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processing_system_wrapper_timing_summary_routed.rpt -pb processing_system_wrapper_timing_summary_routed.pb -rpx processing_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : processing_system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.710        0.000                      0                    8          inf        0.000                      0                    8        5.845        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk             5.710        0.000                      0                    8                                                                              5.845        0.000                       0                     9  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        adc_clk                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.710ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 adc_dat_a_in[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 9.635 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  adc_dat_a_in[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[5]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 f  adc_dat_a_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     3.888    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[1]
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.580     9.635    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.635    
                         clock uncertainty           -0.035     9.600    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.598    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 adc_dat_a_in[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 9.635 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 f  adc_dat_a_in[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[4]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 f  adc_dat_a_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     3.886    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[0]
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.580     9.635    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                         clock pessimism              0.000     9.635    
                         clock uncertainty           -0.035     9.600    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.002     9.598    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 adc_dat_a_in[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 9.631 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 f  adc_dat_a_in[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[11]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 f  adc_dat_a_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     3.872    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[7]
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.576     9.631    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
                         clock pessimism              0.000     9.631    
                         clock uncertainty           -0.035     9.596    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.594    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 adc_dat_a_in[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_a_in[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 f  adc_dat_a_in_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     3.842    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[2]
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     9.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.600    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 adc_dat_a_in[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 f  adc_dat_a_in[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[7]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 f  adc_dat_a_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.835    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[3]
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     9.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.600    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 adc_dat_a_in[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_a_in[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[8]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 f  adc_dat_a_in_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     3.822    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[4]
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     9.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.600    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 adc_dat_a_in[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.414ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T15                                               0.000     3.400 f  adc_dat_a_in[10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[10]
    T15                  IBUF (Prop_ibuf_I_O)         0.414     3.814 f  adc_dat_a_in_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     3.814    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[6]
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     9.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.002     9.600    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 adc_dat_a_in[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.411ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  adc_dat_a_in[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.411     3.811 f  adc_dat_a_in_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     3.811    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[5]
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     9.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     9.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y40         FDRE (Setup_fdre_C_D)       -0.002     9.600    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  5.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_in }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  processing_system_i/top_0/U0/BUFG_inst/I
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y33   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y41   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y42   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y43   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y40   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.776ns (59.084%)  route 3.308ns (40.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.773     4.935    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.517     5.452 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/Q
                         net (fo=1, routed)           3.308     8.759    led_out_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.259    13.019 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.019    led_out[5]
    G14                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 4.805ns (60.238%)  route 3.172ns (39.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.769     4.931    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.517     5.448 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/Q
                         net (fo=1, routed)           3.172     8.619    led_out_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         4.288    12.907 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.907    led_out[0]
    F16                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.802ns (60.224%)  route 3.172ns (39.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.769     4.931    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.517     5.448 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/Q
                         net (fo=1, routed)           3.172     8.619    led_out_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         4.285    12.905 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.905    led_out[1]
    F17                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 4.850ns (65.484%)  route 2.556ns (34.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.762     4.924    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/Q
                         net (fo=1, routed)           2.556     7.997    led_out_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         4.333    12.330 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.330    led_out[7]
    J14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 4.807ns (66.549%)  route 2.416ns (33.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.774     4.936    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/Q
                         net (fo=1, routed)           2.416     7.869    led_out_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         4.290    12.158 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.158    led_out[3]
    H15                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.798ns (66.510%)  route 2.416ns (33.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.774     4.936    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/Q
                         net (fo=1, routed)           2.416     7.869    led_out_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.281    12.150 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.150    led_out[2]
    G15                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 4.852ns (68.545%)  route 2.226ns (31.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.774     4.936    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/Q
                         net (fo=1, routed)           2.226     7.679    led_out_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         4.335    12.014 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.014    led_out[4]
    K14                                                               r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 4.804ns (70.290%)  route 2.031ns (29.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           1.773     4.935    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.517     5.452 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/Q
                         net (fo=1, routed)           2.031     7.482    led_out_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         4.287    11.769 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.769    led_out[6]
    J15                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 3.123ns (87.810%)  route 0.434ns (12.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     1.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/Q
                         net (fo=1, routed)           0.434     2.251    led_out_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         2.943     5.194 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.194    led_out[6]
    J15                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.687ns  (logic 3.171ns (85.992%)  route 0.516ns (14.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     1.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/Q
                         net (fo=1, routed)           0.516     2.334    led_out_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         2.991     5.324 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.324    led_out[4]
    K14                                                               r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.698ns  (logic 3.117ns (84.289%)  route 0.581ns (15.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     1.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/Q
                         net (fo=1, routed)           0.581     2.398    led_out_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         2.937     5.336 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.336    led_out[2]
    G15                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.707ns  (logic 3.126ns (84.324%)  route 0.581ns (15.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     1.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/Q
                         net (fo=1, routed)           0.581     2.398    led_out_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         2.946     5.344 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.344    led_out[3]
    H15                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.798ns  (logic 3.168ns (83.428%)  route 0.629ns (16.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.576     1.631    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.180     1.811 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/Q
                         net (fo=1, routed)           0.629     2.441    led_out_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         2.988     5.429 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.429    led_out[7]
    J14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.973ns  (logic 3.121ns (78.562%)  route 0.852ns (21.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.580     1.635    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/Q
                         net (fo=1, routed)           0.852     2.667    led_out_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         2.941     5.608 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.608    led_out[1]
    F17                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.976ns  (logic 3.124ns (78.577%)  route 0.852ns (21.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.580     1.635    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/Q
                         net (fo=1, routed)           0.852     2.667    led_out_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         2.944     5.611 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.611    led_out[0]
    F16                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.017ns  (logic 3.096ns (77.077%)  route 0.921ns (22.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=8, routed)           0.582     1.637    processing_system_i/top_0/U0/UUT0/CLK
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/Q
                         net (fo=1, routed)           0.921     2.738    led_out_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         2.916     5.654 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.654    led_out[5]
    G14                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





