// Seed: 2942758090
module module_0 #(
    parameter id_7 = 32'd39
) (
    output wire id_0
    , _id_7,
    input supply1 id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input tri0 id_5
    , id_8
);
  wire id_9;
  ;
  assign id_8[id_7] = id_4 ? id_8 : id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7
);
  logic id_9 = 1'h0, id_10;
  assign id_9 = id_5;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_4,
      id_5
  );
endmodule
