// Seed: 586076334
module module_0;
  wire id_1;
  assign module_1._id_2 = 0;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd57
) (
    output tri1 id_0,
    input  wor  _id_1,
    output wire _id_2
);
  module_0 modCall_1 ();
  wire [(  1 'b0 ) : 1 'b0 ==  id_1] id_4;
  wire id_5;
  logic [-1  +  id_2 : id_1] id_6;
endmodule
module module_2 #(
    parameter id_7 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  module_0 modCall_1 ();
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial
  fork
  join_any : SymbolIdentifier
  wire  id_13;
  logic id_14;
  assign {1, -1, -1, id_4} = id_10 == id_13;
  wire id_15[1 : 1  -  id_7];
  ;
  wire id_16;
endmodule
