// Seed: 2705222922
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6
    , id_14,
    output wor id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12
);
  wire id_15;
  assign id_6 = 1;
  assign id_14[1] = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3
);
  assign id_0 = id_2;
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
  module_0(
      id_1, id_2, id_1, id_1, id_1, id_2, id_0, id_0, id_1, id_1, id_1, id_2, id_2
  );
  wire id_11, id_12, id_13;
endmodule
