ABADI, M, AND LAMPORT, L. The existence of refinement mapplngs. In Proceedtngs of the 3rd Annual Symposmm on Logic in Computer Sc~ence, (Edinburgh, Scotland, July). ACM, New York, 1988, pp. 165 175 (Also available as Tech. Rep., Digital Systems Research Center, Palo Alto, Calif.).
Ai)vE, S. V, AND HILL, M.D. Weak ordermg--A new definitlon. In Proceedings ofthe 17th Annual Internattonal Sympostum on Computer Architecture (Seattle, Wash., May 28 31). IEEE Computer Society, Los Angeles, 1990, pp. 2-14.
AI)VE, S. V., AND HILL~ M.D. Implementing sequentml cons~stency in cache-based systems. In 1990 International Conference on Parallel Process~ng (University Park, Penn., Aug 13 17). Pennsylvama State Univ., University Park, Penn., 1990, pp. 1-47 1-50.
AHAMAD, M., BURNS, J. E., HUTTO, P. W., AND NEIGER, G. Causal memory. Tech. Rep. GIT-CC-91/42, Georgla Institute of Technology, College of Computing, Atlanta, Sept., 1991.
BRow~4, G. Asynchronous multicaches. Distrtb. Comput. 4, i (Mar. 1990), 31-36.
CENSmR, L. M., Ar4D FEAUTmERE P. A new solution te coherence problems in multicache systems. IEEE Trans. Comput. C-27 12 (Dec. 1978), 1112-1118.
M. Dubois , C. Scheurich , F. Briggs, Memory access buffering in multiprocessors, Proceedings of the 13th annual international symposium on Computer architecture, p.434-442, June 02-05, 1986, Tokyo, Japan[doi>10.1145/17407.17406]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, United States[doi>10.1145/325164.325102]
Phillip B. Gibbons , Michael Merritt , Kourosh Gharachorloo, Proving sequential consistency of high-performance shared memories (extended abstract), Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, p.292-303, July 21-24, 1991, Hilton Head, South Carolina, United States[doi>10.1145/113379.113406]
James R. Goodman, Coherency for multiprocessor virtual address caches, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.72-81, October 1987, Palo Alto, California, United States[doi>10.1145/36206.36186]
J. R. Goodman , P. J. Woest, The Wisconsin multicube: a new large-scale cache-coherent multiprocessor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.422-431, May 30-June 02, 1988, Honolulu, Hawaii, United States
HU~TO, P., AND AHAMAD, M. Slow memory: Weakemng consistency to enhance concurrency in distributed memories. In Proceedings of the lOth International Conference on Distributed Computmg Systems (Paris, France, May 28 June 1). IEEE, New York, 1990, pp. 302-309.
R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, Proceedings of the 12th annual international symposium on Computer architecture, p.276-283, June 17-19, 1985, Boston, Massachusetts, United States[doi>10.1145/327010.327237]
LAMPORT, L. How to make a multiprocessor that correctly executes multiprocess programs. IEEE Trans. Comput. C-28, 9 (Sept. 1979), 690 691.
LIPTON, R., AND SANDBERG, J. Pram: A scalable shared memory. Tech. Rep. CS-TR-180-88, Computer Science Dept., Princeton Univ., Princeton, N.J., Sept. 1988.
LYNCH, N. I/O automata: A model for discrete event systems. In 22nd Annual Conference on Information Science and Systems. Princeton Univ., Princeton, N.J., Mar. 1988. (Also available as Tech. Rep. MIT/LCS/TM-351, Lab. for Computer Science, MIT, Cambridge, Mass.)
Nancy A. Lynch , Mark R. Tuttle, Hierarchical correctness proofs for distributed algorithms, Proceedings of the sixth annual ACM Symposium on Principles of distributed computing, p.137-151, August 10-12, 1987, Vancouver, British Columbia, Canada[doi>10.1145/41840.41852]
R. Milner, A  Calculus of Communicating Systems, Springer-Verlag New York, Inc., Secaucus, NJ, 1982
J. Misra, Axioms for memory access in asynchronous hardware systems, ACM Transactions on Programming Languages and Systems (TOPLAS), v.8 n.1, p.142-153, Jan. 1986[doi>10.1145/5001.5007]
C. Scheurich , M. Dubois, Correct memory operation of cache-based multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.234-243, June 02-05, 1987, Pittsburgh, Pennsylvania, United States[doi>10.1145/30350.30377]
Dennis Shasha , Marc Snir, Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems (TOPLAS), v.10 n.2, p.282-312, April 1988[doi>10.1145/42190.42277]
Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982[doi>10.1145/356887.356892]
P. Sweazey , A. J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, Proceedings of the 13th annual international symposium on Computer architecture, p.414-423, June 02-05, 1986, Tokyo, Japan[doi>10.1145/17407.17404]
YEN, W., YEN, D., AND Fu, K. Data coherence problem in a multicache system. IEEE Trans. Comput. C-34, i (Jan. 1985), 56-65.
