
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000140    0.340480 ^ fanout76/A (sg13g2_buf_4)
     8    0.039319    0.054846    0.121963    0.462443 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.054848    0.000410    0.462852 ^ _140_/A (sg13g2_nor2_2)
     5    0.018218    0.045652    0.061945    0.524797 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045652    0.000008    0.524805 v _224_/B (sg13g2_nand2_1)
     2    0.006223    0.043528    0.051692    0.576497 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.043528    0.000014    0.576512 ^ _243_/C (sg13g2_nand3_1)
     2    0.007121    0.086654    0.102846    0.679358 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.086654    0.000018    0.679376 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003317    0.078910    0.101039    0.780414 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.078910    0.000004    0.780418 ^ _248_/C (sg13g2_nor3_1)
     1    0.003638    0.038422    0.049956    0.830374 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.038422    0.000008    0.830382 v _255_/B (sg13g2_nor4_1)
     1    0.003156    0.117716    0.143058    0.973440 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.117716    0.000000    0.973441 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.012062    0.104413    0.121212    1.094653 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.104413    0.000195    1.094847 v sine_out[0] (out)
                                              1.094847   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.094847   data arrival time
---------------------------------------------------------------------------------------------
                                              2.655153   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002911    0.023999    0.178960    0.211738 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023999    0.000006    0.211744 ^ fanout71/A (sg13g2_buf_1)
     4    0.019684    0.087470    0.106648    0.318392 ^ fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.087470    0.000246    0.318638 ^ fanout67/A (sg13g2_buf_4)
     8    0.032555    0.049508    0.133673    0.452310 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.049509    0.000276    0.452586 ^ _142_/A (sg13g2_or2_1)
     7    0.028391    0.121101    0.151075    0.603661 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.121101    0.000173    0.603835 ^ _259_/B (sg13g2_or2_1)
     1    0.003754    0.029670    0.101334    0.705169 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.029670    0.000006    0.705174 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.003094    0.055356    0.042603    0.747777 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055356    0.000003    0.747780 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003255    0.059969    0.070914    0.818694 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.059969    0.000003    0.818698 ^ _262_/B (sg13g2_nor2_1)
     1    0.003377    0.028073    0.040105    0.858803 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.028073    0.000004    0.858807 v _265_/B (sg13g2_nor3_1)
     1    0.003916    0.090870    0.100321    0.959128 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.090870    0.000010    0.959138 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.010895    0.089754    0.121171    1.080309 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.089754    0.000146    1.080455 v sine_out[1] (out)
                                              1.080455   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.080455   data arrival time
---------------------------------------------------------------------------------------------
                                              2.669545   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _143_/B (sg13g2_nor2_1)
     2    0.006695    0.086000    0.094923    0.681170 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086000    0.000010    0.681180 ^ _144_/B (sg13g2_nand2_1)
     2    0.010657    0.081447    0.101030    0.782210 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.081447    0.000048    0.782258 v _212_/B (sg13g2_nor2_2)
     2    0.015965    0.088964    0.100353    0.882612 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.088964    0.000157    0.882769 ^ sine_out[2] (out)
                                              0.882769   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.882769   data arrival time
---------------------------------------------------------------------------------------------
                                              2.867231   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006883    0.031391    0.185776    0.218481 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031391    0.000003    0.218484 v fanout77/A (sg13g2_buf_4)
     8    0.039281    0.043466    0.095110    0.313594 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.043466    0.000135    0.313729 v fanout76/A (sg13g2_buf_4)
     8    0.038573    0.043254    0.100384    0.414113 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.043257    0.000411    0.414525 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016519    0.196852    0.185329    0.599853 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196852    0.000012    0.599865 ^ _185_/B (sg13g2_nor2_2)
     5    0.020970    0.080332    0.110922    0.710787 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080332    0.000109    0.710896 v _189_/A2 (sg13g2_o21ai_1)
     1    0.011852    0.151167    0.160551    0.871448 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.151168    0.000191    0.871639 ^ sine_out[32] (out)
                                              0.871639   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.871639   data arrival time
---------------------------------------------------------------------------------------------
                                              2.878361   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _143_/B (sg13g2_nor2_1)
     2    0.006695    0.086000    0.094923    0.681170 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086000    0.000010    0.681180 ^ _144_/B (sg13g2_nand2_1)
     2    0.010657    0.081447    0.101030    0.782210 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.081447    0.000020    0.782230 v _145_/B (sg13g2_nand2_1)
     1    0.010217    0.062881    0.079210    0.861440 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.062881    0.000124    0.861565 ^ sine_out[14] (out)
                                              0.861565   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.861565   data arrival time
---------------------------------------------------------------------------------------------
                                              2.888435   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _143_/B (sg13g2_nor2_1)
     2    0.006695    0.086000    0.094923    0.681170 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086000    0.000005    0.681176 ^ _147_/A (sg13g2_nand2_1)
     2    0.006635    0.070384    0.077542    0.758718 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070384    0.000019    0.758737 v _275_/B (sg13g2_nor2_1)
     1    0.008999    0.096149    0.100832    0.859569 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.096149    0.000081    0.859650 ^ sine_out[3] (out)
                                              0.859650   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.859650   data arrival time
---------------------------------------------------------------------------------------------
                                              2.890350   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006883    0.031391    0.185776    0.218481 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031391    0.000003    0.218484 v fanout77/A (sg13g2_buf_4)
     8    0.039281    0.043466    0.095110    0.313594 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.043466    0.000135    0.313729 v fanout76/A (sg13g2_buf_4)
     8    0.038573    0.043254    0.100384    0.414113 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.043257    0.000411    0.414525 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016519    0.196852    0.185329    0.599853 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196852    0.000012    0.599865 ^ _185_/B (sg13g2_nor2_2)
     5    0.020970    0.080332    0.110922    0.710787 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080332    0.000110    0.710897 v _186_/A2 (sg13g2_a21oi_1)
     1    0.011604    0.120963    0.141298    0.852196 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.120963    0.000180    0.852376 ^ sine_out[30] (out)
                                              0.852376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.852376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.897624   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _143_/B (sg13g2_nor2_1)
     2    0.006695    0.086000    0.094923    0.681170 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086000    0.000005    0.681176 ^ _147_/A (sg13g2_nand2_1)
     2    0.006635    0.070384    0.077542    0.758718 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070384    0.000020    0.758737 v _149_/B (sg13g2_nand2_1)
     1    0.010952    0.063791    0.076994    0.835731 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.063791    0.000155    0.835886 ^ sine_out[15] (out)
                                              0.835886   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.835886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.914114   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _168_/B (sg13g2_nor2_1)
     2    0.006765    0.086515    0.095373    0.681621 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.086515    0.000006    0.681627 ^ _171_/B (sg13g2_nand2_1)
     1    0.006072    0.076473    0.080008    0.761635 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.076473    0.000012    0.761647 v _172_/B (sg13g2_nand2_2)
     1    0.012607    0.047530    0.062700    0.824347 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.047530    0.000229    0.824576 ^ sine_out[25] (out)
                                              0.824576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.824576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.925424   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _168_/B (sg13g2_nor2_1)
     2    0.006765    0.086515    0.095373    0.681621 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.086515    0.000008    0.681629 ^ _169_/B (sg13g2_nand2_1)
     1    0.006150    0.060293    0.080372    0.762001 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.060293    0.000014    0.762015 v _170_/B (sg13g2_nand2_2)
     1    0.012212    0.043990    0.056039    0.818054 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.043990    0.000210    0.818264 ^ sine_out[24] (out)
                                              0.818264   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.818264   data arrival time
---------------------------------------------------------------------------------------------
                                              2.931736   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032661    0.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    0.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.008743    0.035642    0.190298    0.222959 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035642    0.000073    0.223032 v fanout72/A (sg13g2_buf_4)
     8    0.032667    0.038704    0.092447    0.315479 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.038709    0.000453    0.315932 v _125_/A (sg13g2_inv_1)
     3    0.010864    0.054958    0.056496    0.372428 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.054958    0.000004    0.372432 ^ fanout56/A (sg13g2_buf_4)
     8    0.039451    0.054957    0.121771    0.494203 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.054957    0.000146    0.494349 ^ _161_/A (sg13g2_nand2_2)
     3    0.015650    0.061674    0.072661    0.567010 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.061675    0.000184    0.567194 v _177_/B (sg13g2_nand2_1)
     3    0.011683    0.065114    0.075696    0.642890 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065114    0.000015    0.642905 ^ _179_/A (sg13g2_nand2_1)
     2    0.006749    0.055881    0.070705    0.713610 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055881    0.000021    0.713631 v _281_/B (sg13g2_nor2_1)
     1    0.010166    0.103117    0.102942    0.816573 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.103117    0.000123    0.816696 ^ sine_out[8] (out)
                                              0.816696   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.816696   data arrival time
---------------------------------------------------------------------------------------------
                                              2.933304   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006883    0.031391    0.185776    0.218481 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031391    0.000003    0.218484 v fanout77/A (sg13g2_buf_4)
     8    0.039281    0.043466    0.095110    0.313594 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.043466    0.000135    0.313729 v fanout76/A (sg13g2_buf_4)
     8    0.038573    0.043254    0.100384    0.414113 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.043257    0.000411    0.414525 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016519    0.196852    0.185329    0.599853 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196852    0.000012    0.599865 ^ _185_/B (sg13g2_nor2_2)
     5    0.020970    0.080332    0.110922    0.710787 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080332    0.000073    0.710860 v _278_/B (sg13g2_nor2_1)
     1    0.008926    0.097010    0.103855    0.814715 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.097010    0.000078    0.814793 ^ sine_out[6] (out)
                                              0.814793   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.814793   data arrival time
---------------------------------------------------------------------------------------------
                                              2.935207   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000186    0.506014 v _130_/A (sg13g2_nor2_1)
     2    0.009891    0.101284    0.101819    0.607833 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101284    0.000008    0.607841 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013149    0.064528    0.081959    0.689800 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064528    0.000013    0.689814 v _276_/A (sg13g2_nor2_1)
     1    0.009118    0.102622    0.104896    0.794710 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.102622    0.000085    0.794795 ^ sine_out[4] (out)
                                              0.794795   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.794795   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955205   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000186    0.506014 v _130_/A (sg13g2_nor2_1)
     2    0.009891    0.101284    0.101819    0.607833 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101284    0.000008    0.607841 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013149    0.064528    0.081959    0.689800 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064528    0.000019    0.689819 v _277_/A (sg13g2_nor2_1)
     1    0.008691    0.090275    0.102325    0.792144 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.090275    0.000071    0.792214 ^ sine_out[5] (out)
                                              0.792214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.792214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.957786   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000186    0.506014 v _130_/A (sg13g2_nor2_1)
     2    0.009891    0.101284    0.101819    0.607833 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101284    0.000008    0.607841 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013149    0.064528    0.081959    0.689800 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064528    0.000019    0.689819 v _279_/A (sg13g2_nor2_1)
     1    0.008620    0.089481    0.101894    0.791713 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.089481    0.000068    0.791781 ^ sine_out[7] (out)
                                              0.791781   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.791781   data arrival time
---------------------------------------------------------------------------------------------
                                              2.958219   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002977    0.024234    0.179153    0.211964 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024234    0.000007    0.211971 ^ fanout66/A (sg13g2_buf_1)
     4    0.017843    0.080145    0.101393    0.313364 ^ fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.080145    0.000148    0.313511 ^ fanout64/A (sg13g2_buf_4)
     8    0.035102    0.051605    0.131835    0.445347 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.051605    0.000161    0.445507 ^ fanout63/A (sg13g2_buf_4)
     8    0.036621    0.052184    0.117704    0.563211 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.052184    0.000270    0.563480 ^ _151_/A (sg13g2_nand2_2)
     5    0.019262    0.071335    0.080405    0.643885 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.071335    0.000050    0.643935 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003463    0.064172    0.077949    0.721883 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.064172    0.000006    0.721889 ^ _160_/B (sg13g2_nor2_1)
     1    0.010748    0.047478    0.063122    0.785011 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.047478    0.000143    0.785154 v sine_out[19] (out)
                                              0.785154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.785154   data arrival time
---------------------------------------------------------------------------------------------
                                              2.964846   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002977    0.024234    0.179153    0.211964 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024234    0.000007    0.211971 ^ fanout66/A (sg13g2_buf_1)
     4    0.017843    0.080145    0.101393    0.313364 ^ fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.080145    0.000148    0.313511 ^ fanout64/A (sg13g2_buf_4)
     8    0.035102    0.051605    0.131835    0.445347 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.051605    0.000161    0.445507 ^ fanout63/A (sg13g2_buf_4)
     8    0.036621    0.052184    0.117704    0.563211 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.052184    0.000270    0.563480 ^ _151_/A (sg13g2_nand2_2)
     5    0.019262    0.071335    0.080405    0.643885 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.071335    0.000035    0.643920 v _166_/B (sg13g2_nor2_1)
     1    0.006114    0.088172    0.083065    0.726984 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088172    0.000008    0.726992 ^ _167_/B (sg13g2_nor2_2)
     1    0.011103    0.036901    0.057351    0.784343 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.036901    0.000158    0.784501 v sine_out[23] (out)
                                              0.784501   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.784501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.965499   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032661    0.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    0.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.009116    0.046703    0.197068    0.229729 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046703    0.000077    0.229806 ^ fanout72/A (sg13g2_buf_4)
     8    0.033250    0.048883    0.112185    0.341991 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.048887    0.000464    0.342455 ^ _125_/A (sg13g2_inv_1)
     3    0.010319    0.042867    0.053499    0.395954 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.042867    0.000004    0.395958 v fanout56/A (sg13g2_buf_4)
     8    0.039020    0.043577    0.100403    0.496361 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.043577    0.000144    0.496505 v _161_/A (sg13g2_nand2_2)
     3    0.016071    0.046102    0.050610    0.547114 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.046102    0.000190    0.547305 ^ _177_/B (sg13g2_nand2_1)
     3    0.011305    0.082270    0.088551    0.635855 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.082270    0.000014    0.635870 v _179_/A (sg13g2_nand2_1)
     2    0.007132    0.049101    0.062240    0.698109 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.049101    0.000021    0.698130 ^ _180_/B (sg13g2_nand2_1)
     1    0.010053    0.071625    0.084198    0.782329 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.071647    0.000118    0.782447 v sine_out[28] (out)
                                              0.782447   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.782447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.967552   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000000    0.505828 v _131_/A (sg13g2_or2_1)
     6    0.018696    0.074059    0.152649    0.658477 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.074059    0.000032    0.658509 v _283_/B1 (sg13g2_a21oi_1)
     1    0.009663    0.108659    0.117444    0.775954 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.108659    0.000105    0.776058 ^ sine_out[11] (out)
                                              0.776058   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.776058   data arrival time
---------------------------------------------------------------------------------------------
                                              2.973942   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051422    0.000364    0.343612 ^ _137_/C (sg13g2_nand3_1)
     5    0.021912    0.199122    0.196461    0.540072 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.199122    0.000118    0.540190 v _138_/B (sg13g2_nor2_1)
     2    0.007208    0.105926    0.121208    0.661398 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.105926    0.000025    0.661423 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.009386    0.078350    0.113952    0.775375 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.078350    0.000094    0.775469 v sine_out[13] (out)
                                              0.775469   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.775469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.974531   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000000    0.505828 v _131_/A (sg13g2_or2_1)
     6    0.018696    0.074059    0.152649    0.658477 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.074059    0.000063    0.658541 v _282_/B1 (sg13g2_a21oi_1)
     1    0.008753    0.101788    0.111800    0.770340 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.101788    0.000073    0.770413 ^ sine_out[10] (out)
                                              0.770413   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.770413   data arrival time
---------------------------------------------------------------------------------------------
                                              2.979587   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000000    0.505828 v _131_/A (sg13g2_or2_1)
     6    0.018696    0.074059    0.152649    0.658477 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.074059    0.000064    0.658541 v _280_/B1 (sg13g2_a21oi_1)
     1    0.008584    0.100520    0.110751    0.769292 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.100520    0.000067    0.769359 ^ sine_out[9] (out)
                                              0.769359   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.769359   data arrival time
---------------------------------------------------------------------------------------------
                                              2.980640   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000033    0.229244 ^ fanout74/A (sg13g2_buf_4)
     8    0.042325    0.057466    0.119248    0.348492 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.057469    0.000458    0.348950 ^ _132_/B (sg13g2_nand2_2)
     4    0.015858    0.062294    0.079793    0.428744 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062314    0.000141    0.428884 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016066    0.193965    0.183499    0.612384 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.193965    0.000030    0.612413 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.011413    0.109349    0.150765    0.763178 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.109349    0.000172    0.763350 v sine_out[29] (out)
                                              0.763350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.763350   data arrival time
---------------------------------------------------------------------------------------------
                                              2.986650   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000151    0.586221 v _187_/A2 (sg13g2_o21ai_1)
     1    0.013022    0.162972    0.175577    0.761798 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.162973    0.000243    0.762041 ^ sine_out[31] (out)
                                              0.762041   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.762041   data arrival time
---------------------------------------------------------------------------------------------
                                              2.987959   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006883    0.031391    0.185776    0.218481 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031391    0.000003    0.218484 v fanout77/A (sg13g2_buf_4)
     8    0.039281    0.043466    0.095110    0.313594 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.043466    0.000135    0.313729 v fanout76/A (sg13g2_buf_4)
     8    0.038573    0.043254    0.100384    0.414113 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.043257    0.000402    0.414516 v _140_/A (sg13g2_nor2_2)
     5    0.019007    0.097597    0.102349    0.516864 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097597    0.000014    0.516878 ^ _152_/B (sg13g2_nor2_2)
     4    0.014964    0.045774    0.069006    0.585884 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.045774    0.000113    0.585997 v _155_/B1 (sg13g2_a221oi_1)
     1    0.008863    0.173554    0.175553    0.761550 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.173554    0.000076    0.761626 ^ sine_out[17] (out)
                                              0.761626   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.761626   data arrival time
---------------------------------------------------------------------------------------------
                                              2.988374   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000033    0.229244 ^ fanout74/A (sg13g2_buf_4)
     8    0.042325    0.057466    0.119248    0.348492 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.057469    0.000458    0.348950 ^ _132_/B (sg13g2_nand2_2)
     4    0.015858    0.062294    0.079793    0.428744 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062314    0.000141    0.428884 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016066    0.193965    0.183499    0.612384 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.193965    0.000065    0.612449 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.009323    0.089278    0.139363    0.751812 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.089278    0.000092    0.751904 v sine_out[21] (out)
                                              0.751904   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.751904   data arrival time
---------------------------------------------------------------------------------------------
                                              2.998096   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051422    0.000364    0.343612 ^ _137_/C (sg13g2_nand3_1)
     5    0.021912    0.199122    0.196461    0.540072 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.199122    0.000091    0.540163 v _156_/B (sg13g2_nand2b_1)
     2    0.007244    0.076638    0.099296    0.639459 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076638    0.000013    0.639472 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.009406    0.075605    0.102966    0.742438 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.075605    0.000093    0.742532 v sine_out[18] (out)
                                              0.742532   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.742532   data arrival time
---------------------------------------------------------------------------------------------
                                              3.007468   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051422    0.000364    0.343612 ^ _137_/C (sg13g2_nand3_1)
     5    0.021912    0.199122    0.196461    0.540072 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.199122    0.000091    0.540163 v _156_/B (sg13g2_nand2b_1)
     2    0.007244    0.076638    0.099296    0.639459 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076638    0.000014    0.639473 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.009873    0.075986    0.097415    0.736889 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.075986    0.000110    0.736999 v sine_out[27] (out)
                                              0.736999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.736999   data arrival time
---------------------------------------------------------------------------------------------
                                              3.013001   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000142    0.301814 v fanout64/A (sg13g2_buf_4)
     8    0.034492    0.040639    0.106120    0.407934 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040639    0.000156    0.408090 v fanout63/A (sg13g2_buf_4)
     8    0.036632    0.041704    0.097738    0.505828 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041704    0.000186    0.506014 v _130_/A (sg13g2_nor2_1)
     2    0.009891    0.101284    0.101819    0.607833 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101284    0.000015    0.607848 ^ _284_/A (sg13g2_and2_1)
     1    0.009527    0.051887    0.126295    0.734143 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.051887    0.000099    0.734242 ^ sine_out[12] (out)
                                              0.734242   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.734242   data arrival time
---------------------------------------------------------------------------------------------
                                              3.015758   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000181    0.586251 v _148_/A2 (sg13g2_a21oi_1)
     1    0.011299    0.119397    0.145549    0.731799 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.119397    0.000169    0.731968 ^ sine_out[16] (out)
                                              0.731968   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.731968   data arrival time
---------------------------------------------------------------------------------------------
                                              3.018032   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000140    0.340480 ^ fanout76/A (sg13g2_buf_4)
     8    0.039319    0.054846    0.121963    0.462443 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.054848    0.000410    0.462852 ^ _140_/A (sg13g2_nor2_2)
     5    0.018218    0.045652    0.061945    0.524797 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045652    0.000014    0.524810 v _152_/B (sg13g2_nor2_2)
     4    0.015281    0.081388    0.084605    0.609416 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.081388    0.000111    0.609527 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.009601    0.077024    0.105795    0.715322 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.077024    0.000102    0.715425 v sine_out[22] (out)
                                              0.715425   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.715425   data arrival time
---------------------------------------------------------------------------------------------
                                              3.034575   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008316    0.034403    0.189270    0.221898 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.034403    0.000031    0.221928 v fanout74/A (sg13g2_buf_4)
     8    0.040994    0.044900    0.097612    0.319541 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.044905    0.000482    0.320023 v _141_/B (sg13g2_or2_1)
     3    0.012696    0.055354    0.130730    0.450753 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.055354    0.000015    0.450768 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007613    0.114695    0.119820    0.570588 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.114695    0.000013    0.570601 ^ _174_/B (sg13g2_nand2_1)
     1    0.003446    0.043030    0.074972    0.645572 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043030    0.000007    0.645579 v _175_/B (sg13g2_nand2_1)
     1    0.010571    0.057868    0.064069    0.709648 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.057868    0.000135    0.709783 ^ sine_out[26] (out)
                                              0.709783   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.709783   data arrival time
---------------------------------------------------------------------------------------------
                                              3.040217   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032661    0.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    0.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.008743    0.035642    0.190298    0.222959 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035642    0.000073    0.223032 v fanout72/A (sg13g2_buf_4)
     8    0.032667    0.038704    0.092447    0.315479 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.038709    0.000453    0.315932 v _125_/A (sg13g2_inv_1)
     3    0.010864    0.054958    0.056496    0.372428 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.054958    0.000004    0.372432 ^ fanout56/A (sg13g2_buf_4)
     8    0.039451    0.054957    0.121771    0.494203 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.054957    0.000146    0.494349 ^ _161_/A (sg13g2_nand2_2)
     3    0.015650    0.061674    0.072661    0.567010 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.061675    0.000229    0.567239 v _162_/A2 (sg13g2_a21oi_1)
     1    0.009217    0.101344    0.119723    0.686963 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.101344    0.000089    0.687051 ^ sine_out[20] (out)
                                              0.687051   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.687051   data arrival time
---------------------------------------------------------------------------------------------
                                              3.062949   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000122    0.340461 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008787    0.073398    0.096484    0.436945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073398    0.000002    0.436947 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010466    0.137995    0.147684    0.584631 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137995    0.000048    0.584680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010560    0.094684    0.128581    0.713261 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094684    0.000044    0.713305 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009595    0.135190    0.156264    0.869569 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135190    0.000035    0.869604 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009853    0.084850    0.125319    0.994923 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.084850    0.000039    0.994962 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006334    0.106252    0.122319    1.117281 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106252    0.000015    1.117296 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001803    0.055679    0.109031    1.226326 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055679    0.000002    1.226329 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.226329   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032855    5.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    5.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782855   clock uncertainty
                                  0.000000    4.782855   clock reconvergence pessimism
                                 -0.119303    4.663552   library setup time
                                              4.663552   data required time
---------------------------------------------------------------------------------------------
                                              4.663552   data required time
                                             -1.226329   data arrival time
---------------------------------------------------------------------------------------------
                                              3.437223   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.017996    0.049070    0.211136    0.243982 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.049070    0.000025    0.244008 ^ _127_/A (sg13g2_inv_1)
     1    0.008129    0.035754    0.047442    0.291450 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.035754    0.000056    0.291505 v signB (out)
                                              0.291505   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.291505   data arrival time
---------------------------------------------------------------------------------------------
                                              3.458495   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.017996    0.049070    0.211136    0.243982 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.049070    0.000062    0.244045 ^ sign (out)
                                              0.244045   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.244045   data arrival time
---------------------------------------------------------------------------------------------
                                              3.505955   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _143_/B (sg13g2_nor2_1)
     2    0.006695    0.086000    0.094923    0.681170 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086000    0.000010    0.681180 ^ _144_/B (sg13g2_nand2_1)
     2    0.010657    0.081447    0.101030    0.782210 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.081447    0.000048    0.782258 v _212_/B (sg13g2_nor2_2)
     2    0.015965    0.088964    0.100353    0.882612 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.088964    0.000026    0.882638 ^ _213_/C (sg13g2_nand3_1)
     2    0.012680    0.126705    0.153485    1.036123 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.126705    0.000123    1.036246 v _214_/B (sg13g2_xnor2_1)
     1    0.001845    0.035472    0.115594    1.151841 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035472    0.000003    1.151843 v _300_/D (sg13g2_dfrbpq_2)
                                              1.151843   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032846    5.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    5.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.782846   clock uncertainty
                                  0.000000    4.782846   clock reconvergence pessimism
                                 -0.109513    4.673334   library setup time
                                              4.673334   data required time
---------------------------------------------------------------------------------------------
                                              4.673334   data required time
                                             -1.151843   data arrival time
---------------------------------------------------------------------------------------------
                                              3.521490   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000170    1.091125 v _129_/A (sg13g2_inv_1)
     1    0.005515    0.034175    0.039429    1.130554 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.034175    0.000008    1.130562 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.130562   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032699    5.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782699   clock uncertainty
                                  0.000000    4.782699   clock reconvergence pessimism
                                 -0.119589    4.663110   library recovery time
                                              4.663110   data required time
---------------------------------------------------------------------------------------------
                                              4.663110   data required time
                                             -1.130562   data arrival time
---------------------------------------------------------------------------------------------
                                              3.532548   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000232    0.305419 v fanout67/A (sg13g2_buf_4)
     8    0.031783    0.038800    0.106510    0.411929 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038801    0.000269    0.412198 v _142_/A (sg13g2_or2_1)
     7    0.027199    0.095921    0.173872    0.586069 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095921    0.000178    0.586248 v _143_/B (sg13g2_nor2_1)
     2    0.006695    0.086000    0.094923    0.681170 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086000    0.000010    0.681180 ^ _144_/B (sg13g2_nand2_1)
     2    0.010657    0.081447    0.101030    0.782210 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.081447    0.000048    0.782258 v _212_/B (sg13g2_nor2_2)
     2    0.015965    0.088964    0.100353    0.882612 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.088964    0.000026    0.882638 ^ _213_/C (sg13g2_nand3_1)
     2    0.012680    0.126705    0.153485    1.036123 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.126705    0.000065    1.036188 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003961    0.077438    0.068933    1.105121 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.077438    0.000013    1.105134 ^ _219_/A (sg13g2_inv_1)
     1    0.002255    0.024738    0.038843    1.143977 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024738    0.000006    1.143982 v _301_/D (sg13g2_dfrbpq_1)
                                              1.143982   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032712    5.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782712   clock uncertainty
                                  0.000000    4.782712   clock reconvergence pessimism
                                 -0.105642    4.677070   library setup time
                                              4.677070   data required time
---------------------------------------------------------------------------------------------
                                              4.677070   data required time
                                             -1.143982   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533088   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000177    1.091132 v _285_/A (sg13g2_inv_1)
     1    0.005286    0.033290    0.038711    1.129844 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.033290    0.000004    1.129847 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129847   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032705    5.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782705   clock uncertainty
                                  0.000000    4.782705   clock reconvergence pessimism
                                 -0.119320    4.663384   library recovery time
                                              4.663384   data required time
---------------------------------------------------------------------------------------------
                                              4.663384   data required time
                                             -1.129847   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533537   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000108    1.091064 v _286_/A (sg13g2_inv_1)
     1    0.005203    0.032973    0.038454    1.129518 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032973    0.000002    1.129520 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129520   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032627    5.032628 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    5.032628 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782627   clock uncertainty
                                  0.000000    4.782627   clock reconvergence pessimism
                                 -0.119224    4.663403   library recovery time
                                              4.663403   data required time
---------------------------------------------------------------------------------------------
                                              4.663403   data required time
                                             -1.129520   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533884   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037808    0.000180    1.091135 v _290_/A (sg13g2_inv_1)
     1    0.005236    0.033101    0.038558    1.129692 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033101    0.000003    1.129695 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129695   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032855    5.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    5.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782855   clock uncertainty
                                  0.000000    4.782855   clock reconvergence pessimism
                                 -0.119262    4.663593   library recovery time
                                              4.663593   data required time
---------------------------------------------------------------------------------------------
                                              4.663593   data required time
                                             -1.129695   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533898   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000048    1.091003 v _287_/A (sg13g2_inv_1)
     1    0.005207    0.032989    0.038467    1.129470 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032989    0.000002    1.129472 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129472   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032661    5.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    5.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782661   clock uncertainty
                                  0.000000    4.782661   clock reconvergence pessimism
                                 -0.119229    4.663433   library recovery time
                                              4.663433   data required time
---------------------------------------------------------------------------------------------
                                              4.663433   data required time
                                             -1.129472   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533960   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000140    1.091095 v _289_/A (sg13g2_inv_1)
     1    0.005194    0.032938    0.038426    1.129521 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032938    0.000002    1.129523 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129523   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032812    5.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    5.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782812   clock uncertainty
                                  0.000000    4.782812   clock reconvergence pessimism
                                 -0.119213    4.663599   library recovery time
                                              4.663599   data required time
---------------------------------------------------------------------------------------------
                                              4.663599   data required time
                                             -1.129523   data arrival time
---------------------------------------------------------------------------------------------
                                              3.534076   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000173    1.091128 v _291_/A (sg13g2_inv_1)
     1    0.005229    0.033074    0.038536    1.129663 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033074    0.000002    1.129665 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              1.129665   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032846    5.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    5.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.782846   clock uncertainty
                                  0.000000    4.782846   clock reconvergence pessimism
                                 -0.119082    4.663764   library recovery time
                                              4.663764   data required time
---------------------------------------------------------------------------------------------
                                              4.663764   data required time
                                             -1.129665   data arrival time
---------------------------------------------------------------------------------------------
                                              3.534100   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000111    1.091066 v _288_/A (sg13g2_inv_1)
     1    0.005131    0.032696    0.038229    1.129295 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032696    0.000000    1.129296 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129296   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032778    5.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    5.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782778   clock uncertainty
                                  0.000000    4.782778   clock reconvergence pessimism
                                 -0.119140    4.663639   library recovery time
                                              4.663639   data required time
---------------------------------------------------------------------------------------------
                                              4.663639   data required time
                                             -1.129296   data arrival time
---------------------------------------------------------------------------------------------
                                              3.534343   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000122    0.340461 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008787    0.073398    0.096484    0.436945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073398    0.000002    0.436947 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010466    0.137995    0.147684    0.584631 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137995    0.000048    0.584680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010560    0.094684    0.128581    0.713261 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094684    0.000044    0.713305 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009595    0.135190    0.156264    0.869569 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135190    0.000035    0.869604 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009853    0.084850    0.125319    0.994923 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.084850    0.000038    0.994961 v _208_/B (sg13g2_xor2_1)
     1    0.001849    0.049949    0.109830    1.104791 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.049949    0.000003    1.104794 v _298_/D (sg13g2_dfrbpq_1)
                                              1.104794   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032812    5.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    5.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782812   clock uncertainty
                                  0.000000    4.782812   clock reconvergence pessimism
                                 -0.114735    4.668077   library setup time
                                              4.668077   data required time
---------------------------------------------------------------------------------------------
                                              4.668077   data required time
                                             -1.104794   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563284   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005929    1.005929 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005929 v _292_/A (sg13g2_inv_1)
     1    0.005498    0.030814    0.034215    1.040144 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.030814    0.000008    1.040152 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.040152   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032712    5.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782712   clock uncertainty
                                  0.000000    4.782712   clock reconvergence pessimism
                                 -0.118568    4.664144   library recovery time
                                              4.664144   data required time
---------------------------------------------------------------------------------------------
                                              4.664144   data required time
                                             -1.040152   data arrival time
---------------------------------------------------------------------------------------------
                                              3.623992   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000122    0.340461 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008787    0.073398    0.096484    0.436945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073398    0.000002    0.436947 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010466    0.137995    0.147684    0.584631 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137995    0.000048    0.584680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010560    0.094684    0.128581    0.713261 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094684    0.000044    0.713305 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009595    0.135190    0.156264    0.869569 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135190    0.000036    0.869604 ^ _204_/B (sg13g2_xor2_1)
     1    0.001653    0.048414    0.120604    0.990209 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.048414    0.000001    0.990210 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.990210   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032778    5.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    5.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782778   clock uncertainty
                                  0.000000    4.782778   clock reconvergence pessimism
                                 -0.116958    4.665820   library setup time
                                              4.665820   data required time
---------------------------------------------------------------------------------------------
                                              4.665820   data required time
                                             -0.990210   data arrival time
---------------------------------------------------------------------------------------------
                                              3.675610   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000122    0.340461 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008787    0.073398    0.096484    0.436945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073398    0.000002    0.436947 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010466    0.137995    0.147684    0.584631 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137995    0.000048    0.584680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010560    0.094684    0.128581    0.713261 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094684    0.000037    0.713298 v _200_/A (sg13g2_xor2_1)
     1    0.002198    0.051003    0.119215    0.832513 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.051003    0.000005    0.832518 v _296_/D (sg13g2_dfrbpq_1)
                                              0.832518   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032661    5.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    5.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782661   clock uncertainty
                                  0.000000    4.782661   clock reconvergence pessimism
                                 -0.115116    4.667546   library setup time
                                              4.667546   data required time
---------------------------------------------------------------------------------------------
                                              4.667546   data required time
                                             -0.832518   data arrival time
---------------------------------------------------------------------------------------------
                                              3.835028   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000122    0.340461 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008787    0.073398    0.096484    0.436945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073398    0.000002    0.436947 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010466    0.137995    0.147684    0.584631 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137995    0.000051    0.584682 ^ _196_/A (sg13g2_xor2_1)
     1    0.001737    0.052776    0.126395    0.711076 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.052776    0.000002    0.711078 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.711078   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032627    5.032628 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    5.032628 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782627   clock uncertainty
                                  0.000000    4.782627   clock reconvergence pessimism
                                 -0.118367    4.664261   library setup time
                                              4.664261   data required time
---------------------------------------------------------------------------------------------
                                              4.664261   data required time
                                             -0.711078   data arrival time
---------------------------------------------------------------------------------------------
                                              3.953182   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000122    0.340461 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009203    0.109168    0.116581    0.457042 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109168    0.000010    0.457052 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001949    0.061962    0.106700    0.563752 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.061962    0.000003    0.563756 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.563756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032705    5.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782705   clock uncertainty
                                  0.000000    4.782705   clock reconvergence pessimism
                                 -0.121332    4.661374   library setup time
                                              4.661374   data required time
---------------------------------------------------------------------------------------------
                                              4.661374   data required time
                                             -0.563756   data arrival time
---------------------------------------------------------------------------------------------
                                              4.097618   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032699    0.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003920    0.028367    0.181909    0.214609 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028367    0.000000    0.214609 ^ fanout79/A (sg13g2_buf_4)
     7    0.037142    0.052028    0.105566    0.320175 ^ fanout79/X (sg13g2_buf_4)
                                                         net79 (net)
                      0.052028    0.000139    0.320315 ^ _128_/A (sg13g2_inv_2)
     5    0.020347    0.042041    0.052602    0.372916 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042041    0.000003    0.372919 v _293_/D (sg13g2_dfrbpq_1)
                                              0.372919   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032699    5.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782699   clock uncertainty
                                  0.000000    4.782699   clock reconvergence pessimism
                                 -0.111883    4.670816   library setup time
                                              4.670816   data required time
---------------------------------------------------------------------------------------------
                                              4.670816   data required time
                                             -0.372919   data arrival time
---------------------------------------------------------------------------------------------
                                              4.297897   slack (MET)



