Analysis & Synthesis report for mips_multi_cycle
Tue Dec 19 15:25:38 2017
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mips_multi_cycle|ControlUnit:control_unity|CS
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RegFile:regfile_1|altsyncram:s_memory_rtl_0|altsyncram_lbi1:auto_generated
 14. Source assignments for RegFile:regfile_1|altsyncram:s_memory_rtl_1|altsyncram_lbi1:auto_generated
 15. Parameter Settings for User Entity Instance: divFreq:divf
 16. Parameter Settings for User Entity Instance: DisplayUnit:displ
 17. Parameter Settings for User Entity Instance: Mux2N:mux2n_1
 18. Parameter Settings for User Entity Instance: RAM:ram
 19. Parameter Settings for User Entity Instance: RegisterN:instruction_register
 20. Parameter Settings for User Entity Instance: RegisterN:data_register
 21. Parameter Settings for User Entity Instance: Mux2N:mux2n_2
 22. Parameter Settings for User Entity Instance: Mux2N:mux2n_3
 23. Parameter Settings for User Entity Instance: RegFile:regfile_1
 24. Parameter Settings for User Entity Instance: RegisterN:register_a
 25. Parameter Settings for User Entity Instance: RegisterN:register_b
 26. Parameter Settings for User Entity Instance: Mux2N:mux2n_4
 27. Parameter Settings for User Entity Instance: Mux4N:mux4n_5
 28. Parameter Settings for User Entity Instance: RegisterN:alu_out
 29. Parameter Settings for Inferred Entity Instance: RegFile:regfile_1|altsyncram:s_memory_rtl_0
 30. Parameter Settings for Inferred Entity Instance: RegFile:regfile_1|altsyncram:s_memory_rtl_1
 31. Parameter Settings for Inferred Entity Instance: ALU32:alu32|lpm_add_sub:Add0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "RegisterN:alu_out"
 34. Port Connectivity Checks: "ALU32:alu32"
 35. Port Connectivity Checks: "Mux4N:mux4n_5"
 36. Port Connectivity Checks: "RegisterN:register_b"
 37. Port Connectivity Checks: "RegisterN:register_a"
 38. Port Connectivity Checks: "InstrSplitter:instrsplitter"
 39. Port Connectivity Checks: "RegisterN:data_register"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 19 15:25:38 2017       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; mips_multi_cycle                            ;
; Top-level Entity Name              ; mips_multi_cycle                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,466                                       ;
;     Total combinational functions  ; 4,419                                       ;
;     Dedicated logic registers      ; 3,482                                       ;
; Total registers                    ; 3482                                        ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; mips_multi_cycle   ; mips_multi_cycle   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; SignExtend.vhd                   ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/SignExtend.vhd                         ;         ;
; RegFile.vhd                      ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/RegFile.vhd                            ;         ;
; MIPS_pkg.vhd                     ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/MIPS_pkg.vhd                           ;         ;
; InstrSplitter.vhd                ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/InstrSplitter.vhd                      ;         ;
; divFreq.vhd                      ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/divFreq.vhd                            ;         ;
; DisplayUnit_pkg.vhd              ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/DisplayUnit_pkg.vhd                    ;         ;
; DisplayUnit.vhd                  ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/DisplayUnit.vhd                        ;         ;
; ALUControl.vhd                   ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/ALUControl.vhd                         ;         ;
; ALU32.vhd                        ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/ALU32.vhd                              ;         ;
; PCupdate.vhd                     ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/PCupdate.vhd                           ;         ;
; Mux4N.vhd                        ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/Mux4N.vhd                              ;         ;
; LeftShifter.vhd                  ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/LeftShifter.vhd                        ;         ;
; RegisterN.vhd                    ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/RegisterN.vhd                          ;         ;
; RAM.vhd                          ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/RAM.vhd                                ;         ;
; ControlUnit.vhd                  ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/ControlUnit.vhd                        ;         ;
; mips_multi_cycle.vhd             ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd                   ;         ;
; Mux2N.vhd                        ; yes             ; User VHDL File               ; C:/Users/Joaorpsgomes/AC1/aula_11_12/Mux2N.vhd                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_lbi1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joaorpsgomes/AC1/aula_11_12/db/altsyncram_lbi1.tdf                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_pvi.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joaorpsgomes/AC1/aula_11_12/db/add_sub_pvi.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 7,466               ;
;                                             ;                     ;
; Total combinational functions               ; 4419                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 3872                ;
;     -- 3 input functions                    ; 280                 ;
;     -- <=2 input functions                  ; 267                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4261                ;
;     -- arithmetic mode                      ; 158                 ;
;                                             ;                     ;
; Total registers                             ; 3482                ;
;     -- Dedicated logic registers            ; 3482                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 80                  ;
; Total memory bits                           ; 2048                ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; divFreq:divf|clkOut ;
; Maximum fan-out                             ; 3426                ;
; Total fan-out                               ; 28096               ;
; Average fan-out                             ; 3.46                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; |mips_multi_cycle                         ; 4419 (0)          ; 3482 (0)     ; 2048        ; 0            ; 0       ; 0         ; 80   ; 0            ; |mips_multi_cycle                                                                            ; work         ;
;    |ALU32:alu32|                          ; 163 (98)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|ALU32:alu32                                                                ; work         ;
;       |lpm_add_sub:Add0|                  ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|ALU32:alu32|lpm_add_sub:Add0                                               ; work         ;
;          |add_sub_pvi:auto_generated|     ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|ALU32:alu32|lpm_add_sub:Add0|add_sub_pvi:auto_generated                    ; work         ;
;    |ALUControl:alucontrol|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|ALUControl:alucontrol                                                      ; work         ;
;    |ControlUnit:control_unity|            ; 49 (49)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|ControlUnit:control_unity                                                  ; work         ;
;    |DisplayUnit:displ|                    ; 319 (319)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|DisplayUnit:displ                                                          ; work         ;
;    |Mux2N:mux2n_1|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|Mux2N:mux2n_1                                                              ; work         ;
;    |Mux2N:mux2n_2|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|Mux2N:mux2n_2                                                              ; work         ;
;    |Mux2N:mux2n_3|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|Mux2N:mux2n_3                                                              ; work         ;
;    |Mux2N:mux2n_4|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|Mux2N:mux2n_4                                                              ; work         ;
;    |Mux4N:mux4n_5|                        ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|Mux4N:mux4n_5                                                              ; work         ;
;    |PCupdate:pcupdate|                    ; 46 (46)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|PCupdate:pcupdate                                                          ; work         ;
;    |RAM:ram|                              ; 2873 (2873)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RAM:ram                                                                    ; work         ;
;    |RegFile:regfile_1|                    ; 788 (788)         ; 1110 (1110)  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegFile:regfile_1                                                          ; work         ;
;       |altsyncram:s_memory_rtl_0|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegFile:regfile_1|altsyncram:s_memory_rtl_0                                ; work         ;
;          |altsyncram_lbi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegFile:regfile_1|altsyncram:s_memory_rtl_0|altsyncram_lbi1:auto_generated ; work         ;
;       |altsyncram:s_memory_rtl_1|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegFile:regfile_1|altsyncram:s_memory_rtl_1                                ; work         ;
;          |altsyncram_lbi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegFile:regfile_1|altsyncram:s_memory_rtl_1|altsyncram_lbi1:auto_generated ; work         ;
;    |RegisterN:alu_out|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegisterN:alu_out                                                          ; work         ;
;    |RegisterN:data_register|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegisterN:data_register                                                    ; work         ;
;    |RegisterN:instruction_register|       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegisterN:instruction_register                                             ; work         ;
;    |RegisterN:register_a|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegisterN:register_a                                                       ; work         ;
;    |RegisterN:register_b|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|RegisterN:register_b                                                       ; work         ;
;    |divFreq:divf|                         ; 53 (53)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_multi_cycle|divFreq:divf                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RegFile:regfile_1|altsyncram:s_memory_rtl_0|altsyncram_lbi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; RegFile:regfile_1|altsyncram:s_memory_rtl_1|altsyncram_lbi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |mips_multi_cycle|ControlUnit:control_unity|CS                                           ;
+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; CS.E11 ; CS.E10 ; CS.E9 ; CS.E8 ; CS.E7 ; CS.E6 ; CS.E5 ; CS.E4 ; CS.E3 ; CS.E2 ; CS.E1 ; CS.E0 ;
+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; CS.E0  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; CS.E1  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; CS.E2  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; CS.E3  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; CS.E4  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; CS.E5  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.E6  ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.E7  ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.E8  ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.E9  ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.E10 ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.E11 ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3482  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3183  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                     ;
+---------------------------------------------+----------------------------------+
; Register Name                               ; RAM Name                         ;
+---------------------------------------------+----------------------------------+
; RegFile:regfile_1|s_memory_rtl_0_bypass[0]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[1]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[2]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[3]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[4]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[5]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[6]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[7]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[8]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[9]  ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[10] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[11] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[12] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[13] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[14] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[15] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[16] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[17] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[18] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[19] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[20] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[21] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[22] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[23] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[24] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[25] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[26] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[27] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[28] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[29] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[30] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[31] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[32] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[33] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[34] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[35] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[36] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[37] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[38] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[39] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[40] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[41] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_0_bypass[42] ; RegFile:regfile_1|s_memory_rtl_0 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[0]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[1]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[2]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[3]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[4]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[5]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[6]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[7]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[8]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[9]  ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[10] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[11] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[12] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[13] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[14] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[15] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[16] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[17] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[18] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[19] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[20] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[21] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[22] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[23] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[24] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[25] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[26] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[27] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[28] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[29] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[30] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[31] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[32] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[33] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[34] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[35] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[36] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[37] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[38] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[39] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[40] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[41] ; RegFile:regfile_1|s_memory_rtl_1 ;
; RegFile:regfile_1|s_memory_rtl_1_bypass[42] ; RegFile:regfile_1|s_memory_rtl_1 ;
+---------------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mips_multi_cycle|DisplayUnit:displ|s_inc             ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |mips_multi_cycle|DisplayUnit:displ|s_repeatCount[30] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |mips_multi_cycle|DisplayUnit:displ|s_count[13]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |mips_multi_cycle|RegisterN:register_a|dataOut[31]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |mips_multi_cycle|RegisterN:register_b|dataOut[14]    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mips_multi_cycle|PCupdate:pcupdate|s_pc[1]           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mips_multi_cycle|PCupdate:pcupdate|s_pc[30]          ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |mips_multi_cycle|PCupdate:pcupdate|s_pc[23]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mips_multi_cycle|DisplayUnit:displ|Mux42             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|DisplayUnit:displ|Mux4              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|DisplayUnit:displ|Mux35             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_multi_cycle|ALUControl:alucontrol|Mux3          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_multi_cycle|Mux4N:mux4n_5|muxOut[0]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mips_multi_cycle|DisplayUnit:displ|disp5[2]          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|DisplayUnit:displ|disp5[0]          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|Mux4N:mux4n_5|muxOut[7]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|ControlUnit:control_unity|NS        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |mips_multi_cycle|ALU32:alu32|Mux24                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|Mux4N:mux4n_5|muxOut[21]            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |mips_multi_cycle|DisplayUnit:displ|disp6[0]          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|ControlUnit:control_unity|NS        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mips_multi_cycle|RegFile:regfile_1|Mux93             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_multi_cycle|ControlUnit:control_unity|DU_CState ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |mips_multi_cycle|ControlUnit:control_unity|DU_CState ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RegFile:regfile_1|altsyncram:s_memory_rtl_0|altsyncram_lbi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RegFile:regfile_1|altsyncram:s_memory_rtl_1|altsyncram_lbi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFreq:divf ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; kdiv           ; 6250000 ; Signed Integer                 ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayUnit:displ ;
+---------------------+-------+----------------------------------+
; Parameter Name      ; Value ; Type                             ;
+---------------------+-------+----------------------------------+
; khzclkfreq          ; 50000 ; Signed Integer                   ;
; msecmininwidth      ; 100   ; Signed Integer                   ;
; msecmininrepeat     ; 400   ; Signed Integer                   ;
; msecmininrepeatfast ; 100   ; Signed Integer                   ;
; im_addr_size        ; 6     ; Signed Integer                   ;
; dm_addr_size        ; 6     ; Signed Integer                   ;
; datapathtype        ; '1'   ; Enumerated                       ;
+---------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2N:mux2n_1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 6     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; addr_bus_size  ; 6     ; Signed Integer              ;
; data_bus_size  ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterN:instruction_register ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterN:data_register ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2N:mux2n_2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2N:mux2n_3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:regfile_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; word_bits      ; 32    ; Signed Integer                        ;
; addr_bits      ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterN:register_a ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterN:register_b ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2N:mux2n_4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4N:mux4n_5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterN:alu_out ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegFile:regfile_1|altsyncram:s_memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Untyped                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_lbi1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegFile:regfile_1|altsyncram:s_memory_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Untyped                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_lbi1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU32:alu32|lpm_add_sub:Add0 ;
+------------------------+--------------+---------------------------------------+
; Parameter Name         ; Value        ; Type                                  ;
+------------------------+--------------+---------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                               ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                               ;
; LPM_PIPELINE           ; 0            ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                               ;
; USE_WYS                ; OFF          ; Untyped                               ;
; STYLE                  ; FAST         ; Untyped                               ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                        ;
+------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; RegFile:regfile_1|altsyncram:s_memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 32                                          ;
;     -- NUMWORDS_B                         ; 32                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
; Entity Instance                           ; RegFile:regfile_1|altsyncram:s_memory_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 32                                          ;
;     -- NUMWORDS_B                         ; 32                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "RegisterN:alu_out" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; enable ; Input ; Info     ; Stuck at VCC      ;
+--------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu32"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ovf  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Mux4N:mux4n_5"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; oper1[31..3] ; Input ; Info     ; Stuck at GND ;
; oper1[1..0]  ; Input ; Info     ; Stuck at GND ;
; oper1[2]     ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegisterN:register_b" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; enable ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegisterN:register_a" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; enable ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstrSplitter:instrsplitter"                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; shamt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "RegisterN:data_register" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; enable ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 230                         ;
; cycloneiii_ff         ; 3482                        ;
;     ENA               ; 3120                        ;
;     ENA SCLR          ; 37                          ;
;     ENA SCLR SLD      ; 26                          ;
;     SCLR              ; 34                          ;
;     plain             ; 265                         ;
; cycloneiii_lcell_comb ; 4428                        ;
;     arith             ; 158                         ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 66                          ;
;     normal            ; 4270                        ;
;         1 data inputs ; 119                         ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 214                         ;
;         4 data inputs ; 3872                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 7.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Tue Dec 19 15:25:08 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_multi_cycle -c mips_multi_cycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: SignExtend-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/SignExtend.vhd Line: 9
    Info (12023): Found entity 1: SignExtend File: C:/Users/Joaorpsgomes/AC1/aula_11_12/SignExtend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: RegFile-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RegFile.vhd Line: 27
    Info (12023): Found entity 1: RegFile File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RegFile.vhd Line: 10
Info (12021): Found 2 design units, including 0 entities, in source file mips_pkg.vhd
    Info (12022): Found design unit 1: MIPS_pkg File: C:/Users/Joaorpsgomes/AC1/aula_11_12/MIPS_pkg.vhd Line: 4
    Info (12022): Found design unit 2: MIPS_pkg-body File: C:/Users/Joaorpsgomes/AC1/aula_11_12/MIPS_pkg.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file instrsplitter.vhd
    Info (12022): Found design unit 1: InstrSplitter-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/InstrSplitter.vhd Line: 17
    Info (12023): Found entity 1: InstrSplitter File: C:/Users/Joaorpsgomes/AC1/aula_11_12/InstrSplitter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divfreq.vhd
    Info (12022): Found design unit 1: divFreq-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/divFreq.vhd Line: 11
    Info (12023): Found entity 1: divFreq File: C:/Users/Joaorpsgomes/AC1/aula_11_12/divFreq.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file displayunit_pkg.vhd
    Info (12022): Found design unit 1: DisplayUnit_pkg File: C:/Users/Joaorpsgomes/AC1/aula_11_12/DisplayUnit_pkg.vhd Line: 7
    Info (12022): Found design unit 2: DisplayUnit_pkg-body File: C:/Users/Joaorpsgomes/AC1/aula_11_12/DisplayUnit_pkg.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file displayunit.vhd
    Info (12022): Found design unit 1: DisplayUnit-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/DisplayUnit.vhd Line: 31
    Info (12023): Found entity 1: DisplayUnit File: C:/Users/Joaorpsgomes/AC1/aula_11_12/DisplayUnit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file debounceunit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: C:/Users/Joaorpsgomes/AC1/aula_11_12/DebounceUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alucontrol.vhd
    Info (12022): Found design unit 1: ALUControl-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/ALUControl.vhd Line: 10
    Info (12023): Found entity 1: ALUControl File: C:/Users/Joaorpsgomes/AC1/aula_11_12/ALUControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu32.vhd
    Info (12022): Found design unit 1: ALU32-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/ALU32.vhd Line: 15
    Info (12023): Found entity 1: ALU32 File: C:/Users/Joaorpsgomes/AC1/aula_11_12/ALU32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pcupdate.vhd
    Info (12022): Found design unit 1: PCupdate-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/PCupdate.vhd Line: 17
    Info (12023): Found entity 1: PCupdate File: C:/Users/Joaorpsgomes/AC1/aula_11_12/PCupdate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4n.vhd
    Info (12022): Found design unit 1: Mux4N-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/Mux4N.vhd Line: 14
    Info (12023): Found entity 1: Mux4N File: C:/Users/Joaorpsgomes/AC1/aula_11_12/Mux4N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file leftshifter.vhd
    Info (12022): Found design unit 1: LeftShifter-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/LeftShifter.vhd Line: 10
    Info (12023): Found entity 1: LeftShifter File: C:/Users/Joaorpsgomes/AC1/aula_11_12/LeftShifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registern.vhd
    Info (12022): Found design unit 1: RegisterN-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RegisterN.vhd Line: 12
    Info (12023): Found entity 1: RegisterN File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RegisterN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RAM.vhd Line: 20
    Info (12023): Found entity 1: RAM File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RAM.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/ControlUnit.vhd Line: 27
    Info (12023): Found entity 1: ControlUnit File: C:/Users/Joaorpsgomes/AC1/aula_11_12/ControlUnit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mips_multi_cycle.vhd
    Info (12022): Found design unit 1: mips_multi_cycle-Structural File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 24
    Info (12023): Found entity 1: mips_multi_cycle File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux2n.vhd
    Info (12022): Found design unit 1: Mux2N-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/Mux2N.vhd Line: 13
    Info (12023): Found entity 1: Mux2N File: C:/Users/Joaorpsgomes/AC1/aula_11_12/Mux2N.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file freqdivider.vhd
    Info (12022): Found design unit 1: freqDivider-Behavioral File: C:/Users/Joaorpsgomes/AC1/aula_11_12/freqDivider.vhd Line: 11
    Info (12023): Found entity 1: freqDivider File: C:/Users/Joaorpsgomes/AC1/aula_11_12/freqDivider.vhd Line: 5
Info (12127): Elaborating entity "mips_multi_cycle" for the top level hierarchy
Info (12129): Elaborating entity "divFreq" using architecture "A:behavioral" for hierarchy "divFreq:divf" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 36
Info (12129): Elaborating entity "DisplayUnit" using architecture "A:behavioral" for hierarchy "DisplayUnit:displ" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 51
Info (12129): Elaborating entity "PCupdate" using architecture "A:behavioral" for hierarchy "PCupdate:pcupdate" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 70
Info (12129): Elaborating entity "Mux2N" using architecture "A:behavioral" for hierarchy "Mux2N:mux2n_1" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 83
Info (12129): Elaborating entity "RAM" using architecture "A:behavioral" for hierarchy "RAM:ram" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 91
Info (12129): Elaborating entity "RegisterN" using architecture "A:behavioral" for hierarchy "RegisterN:instruction_register" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 102
Info (12129): Elaborating entity "InstrSplitter" using architecture "A:behavioral" for hierarchy "InstrSplitter:instrsplitter" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 118
Info (12129): Elaborating entity "Mux2N" using architecture "A:behavioral" for hierarchy "Mux2N:mux2n_2" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 130
Info (12129): Elaborating entity "Mux2N" using architecture "A:behavioral" for hierarchy "Mux2N:mux2n_3" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 138
Info (12129): Elaborating entity "SignExtend" using architecture "A:behavioral" for hierarchy "SignExtend:sign_extend" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 146
Info (12129): Elaborating entity "LeftShifter" using architecture "A:behavioral" for hierarchy "LeftShifter:left_shifter" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 151
Info (12129): Elaborating entity "RegFile" using architecture "A:behavioral" for hierarchy "RegFile:regfile_1" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 157
Warning (10027): Verilog HDL or VHDL warning at the RegFile.vhd(37): index expression is not wide enough to address all of the elements in the array File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RegFile.vhd Line: 37
Info (12129): Elaborating entity "Mux4N" using architecture "A:behavioral" for hierarchy "Mux4N:mux4n_5" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 192
Info (12129): Elaborating entity "ALUControl" using architecture "A:behavioral" for hierarchy "ALUControl:alucontrol" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 202
Info (12129): Elaborating entity "ALU32" using architecture "A:behavioral" for hierarchy "ALU32:alu32" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 208
Info (12129): Elaborating entity "ControlUnit" using architecture "A:behavioral" for hierarchy "ControlUnit:control_unity" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 225
Warning (276020): Inferred RAM node "RegFile:regfile_1|s_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RegFile:regfile_1|s_memory_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM:ram|s_memory" is uninferred due to asynchronous read logic File: C:/Users/Joaorpsgomes/AC1/aula_11_12/RAM.vhd Line: 24
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegFile:regfile_1|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegFile:regfile_1|s_memory_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU32:alu32|Add0" File: c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1244
Info (12130): Elaborated megafunction instantiation "RegFile:regfile_1|altsyncram:s_memory_rtl_0"
Info (12133): Instantiated megafunction "RegFile:regfile_1|altsyncram:s_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lbi1.tdf
    Info (12023): Found entity 1: altsyncram_lbi1 File: C:/Users/Joaorpsgomes/AC1/aula_11_12/db/altsyncram_lbi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ALU32:alu32|lpm_add_sub:Add0" File: c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1244
Info (12133): Instantiated megafunction "ALU32:alu32|lpm_add_sub:Add0" with the following parameter: File: c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1244
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: C:/Users/Joaorpsgomes/AC1/aula_11_12/db/add_sub_pvi.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Joaorpsgomes/AC1/aula_11_12/mips_multi_cycle.vhd Line: 11
Info (21057): Implemented 7719 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 7575 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 891 megabytes
    Info: Processing ended: Tue Dec 19 15:25:38 2017
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:51


