strict digraph "" {
	"[1]we"	 [complexity=7,
		importance=0.0207423466028,
		rank=0.00296319237183];
	"[1]we_mode"	 [complexity=3,
		importance=0.0187999095498,
		rank=0.00626663651662];
	"[1]we" -> "[1]we_mode";
	"[1]MODE_REG0.we"	 [complexity=3,
		importance=0.0167826897935,
		rank=0.00559422993116];
	"[1]we_mode" -> "[1]MODE_REG0.we";
	"[1]rst"	 [complexity=3,
		importance=0.047413990947,
		rank=0.015804663649];
	"[1]MODE_REG0.rst"	 [complexity=3,
		importance=0.0454715538941,
		rank=0.0151571846314];
	"[1]rst" -> "[1]MODE_REG0.rst";
	"[1]cs"	 [complexity=7,
		importance=0.0207423466028,
		rank=0.00296319237183];
	"[1]cs" -> "[1]we_mode";
	reset_mode	 [complexity=0,
		importance=0.00280864601881,
		rank=0.0];
	"MODE_REG0.data_out"	 [complexity=2,
		importance=0.0145041251508,
		rank=0.0072520625754];
	"[1]MODE_REG0.rst" -> "MODE_REG0.data_out";
	"[1]set_reset_mode"	 [complexity=3,
		importance=0.0338641249544,
		rank=0.0112880416515];
	"[1]MODE_REG0.rst_sync"	 [complexity=3,
		importance=0.0319216879015,
		rank=0.0106405626338];
	"[1]set_reset_mode" -> "[1]MODE_REG0.rst_sync";
	mode	 [complexity=2,
		importance=0.00800203232843,
		rank=0.00400101616421];
	"MODE_REG0.data_out" -> mode;
	mode -> reset_mode;
	"[1]addr"	 [complexity=7,
		importance=0.0207423466028,
		rank=0.00296319237183];
	"[1]addr" -> "[1]we_mode";
	"[1]data_in"	 [complexity=4,
		importance=0.0184167421295,
		rank=0.00460418553237];
	"[1]MODE_REG0.data_in"	 [complexity=4,
		importance=0.0164743050765,
		rank=0.00411857626913];
	"[1]data_in" -> "[1]MODE_REG0.data_in";
	"[1]MODE_REG0.data_in" -> "MODE_REG0.data_out";
	"[1]MODE_REG0.we" -> "MODE_REG0.data_out";
	"[1]MODE_REG0.rst_sync" -> "MODE_REG0.data_out";
}
