// Seed: 3833130052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
  logic id_5;
  assign module_1.id_21 = 0;
  wire id_6;
endmodule
module module_0 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    output uwire id_5,
    input wor module_1,
    input supply0 id_7,
    output wire id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15,
    output wand id_16,
    input wor id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20,
    output wand id_21,
    output wire id_22,
    output wor id_23,
    input supply0 id_24,
    input supply1 id_25
);
  assign id_3 = -1 ? id_9 : 1;
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
