Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 15:27:02 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_pipeline_with_grayscale_timing_summary_routed.rpt -pb top_pipeline_with_grayscale_timing_summary_routed.pb -rpx top_pipeline_with_grayscale_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pipeline_with_grayscale
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 787         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-23  Warning           Combinational loop found                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (787)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2186)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (787)
--------------------------
 There are 787 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2186)
---------------------------------------------------
 There are 2186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2193          inf        0.000                      0                 2193           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2193 Endpoints
Min Delay          2193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.367ns (46.561%)  route 5.012ns (53.439%))
  Logic Levels:           15  (CARRY4=9 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  fifo2/wr_ptr_bin_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.045    fifo2/wr_ptr_bin_reg[8]_i_1__0_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.379 r  fifo2/wr_ptr_bin_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.379    fifo2/wr_ptr_bin_reg[12]_i_1__0_n_6
    SLICE_X88Y25         FDCE                                         r  fifo2/wr_ptr_bin_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 4.256ns (45.921%)  route 5.012ns (54.079%))
  Logic Levels:           15  (CARRY4=9 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  fifo2/wr_ptr_bin_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.045    fifo2/wr_ptr_bin_reg[8]_i_1__0_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.268 r  fifo2/wr_ptr_bin_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.268    fifo2/wr_ptr_bin_reg[12]_i_1__0_n_7
    SLICE_X88Y25         FDCE                                         r  fifo2/wr_ptr_bin_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.253ns (45.948%)  route 5.003ns (54.052%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.256 r  fifo2/wr_ptr_bin_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.256    fifo2/wr_ptr_bin_reg[8]_i_1__0_n_6
    SLICE_X88Y24         FDCE                                         r  fifo2/wr_ptr_bin_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.232ns (45.825%)  route 5.003ns (54.175%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.235 r  fifo2/wr_ptr_bin_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.235    fifo2/wr_ptr_bin_reg[8]_i_1__0_n_4
    SLICE_X88Y24         FDCE                                         r  fifo2/wr_ptr_bin_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.161ns  (logic 4.158ns (45.387%)  route 5.003ns (54.613%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.161 r  fifo2/wr_ptr_bin_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.161    fifo2/wr_ptr_bin_reg[8]_i_1__0_n_5
    SLICE_X88Y24         FDCE                                         r  fifo2/wr_ptr_bin_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.142ns (45.292%)  route 5.003ns (54.708%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.145 r  fifo2/wr_ptr_bin_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.145    fifo2/wr_ptr_bin_reg[8]_i_1__0_n_7
    SLICE_X88Y24         FDCE                                         r  fifo2/wr_ptr_bin_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 4.139ns (45.274%)  route 5.003ns (54.726%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.142 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.142    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_6
    SLICE_X88Y23         FDCE                                         r  fifo2/wr_ptr_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.118ns (45.148%)  route 5.003ns (54.852%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.121 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.121    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_4
    SLICE_X88Y23         FDCE                                         r  fifo2/wr_ptr_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 4.044ns (44.699%)  route 5.003ns (55.301%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.047 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.047    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_5
    SLICE_X88Y23         FDCE                                         r  fifo2/wr_ptr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/bram_wr_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.028ns (44.601%)  route 5.003ns (55.399%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDCE                         0.000     0.000 r  splitter_inst/bram_wr_valid_reg/C
    SLICE_X95Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  splitter_inst/bram_wr_valid_reg/Q
                         net (fo=3, routed)           1.406     1.862    fifo2/splitter_wr_valid
    SLICE_X89Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  fifo2/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.986    fifo2/full_flag0_carry_i_6_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.518 r  fifo2/full_flag0_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.527    fifo2/full_flag0_carry_i_1__0_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.641 r  fifo2/full_flag0_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.641    fifo2/full_flag0_carry__0_i_1__0_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.975 r  fifo2/full_flag0_carry__1_i_1__0/O[1]
                         net (fo=4, routed)           1.260     4.235    fifo2/wr_ptr_bin_next__0[9]
    SLICE_X92Y26         LUT6 (Prop_lut6_I0_O)        0.303     4.538 r  fifo2/full_flag0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     4.538    fifo2/full_flag0_carry__1_i_4__0_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.071 r  fifo2/full_flag0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    fifo2/full_flag0_carry__1_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.394 r  fifo2/full_flag0_carry__2/O[1]
                         net (fo=1, routed)           0.576     5.970    fifo2/full_flag0[13]
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.306     6.276 f  fifo2/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.574     6.850    fifo2/bram_inst/mem_reg_0_2
    SLICE_X93Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  fifo2/bram_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.178     8.152    fifo2/FSM_sequential_state[1]_i_6_0
    SLICE_X88Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  fifo2/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.276    fifo2/wr_ptr_bin[0]_i_2_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.808 r  fifo2/wr_ptr_bin_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.808    fifo2/wr_ptr_bin_reg[0]_i_1__0_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.031 r  fifo2/wr_ptr_bin_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.031    fifo2/wr_ptr_bin_reg[4]_i_1__0_n_7
    SLICE_X88Y23         FDCE                                         r  fifo2/wr_ptr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo1/rd_ptr_gray_sync1_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/rd_ptr_gray_sync2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDCE                         0.000     0.000 r  fifo1/rd_ptr_gray_sync1_reg[8]/C
    SLICE_X99Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/rd_ptr_gray_sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/rd_ptr_gray_sync1[8]
    SLICE_X99Y11         FDCE                                         r  fifo1/rd_ptr_gray_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_sync1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_sync1_reg[4]/C
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/rd_ptr_gray_sync1_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    fifo3/rd_ptr_gray_sync1[4]
    SLICE_X85Y31         FDCE                                         r  fifo3/rd_ptr_gray_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_sync1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_sync1_reg[5]/C
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/rd_ptr_gray_sync1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    fifo3/rd_ptr_gray_sync1[5]
    SLICE_X85Y31         FDCE                                         r  fifo3/rd_ptr_gray_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_reg[8]/C
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fifo2/wr_ptr_gray_reg[8]/Q
                         net (fo=1, routed)           0.103     0.231    fifo2/wr_ptr_gray[8]
    SLICE_X87Y27         FDCE                                         r  fifo2/wr_ptr_gray_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler2/b0_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            assembler2/pixel_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDCE                         0.000     0.000 r  assembler2/b0_reg[4]/C
    SLICE_X99Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  assembler2/b0_reg[4]/Q
                         net (fo=1, routed)           0.091     0.232    assembler2/pixel_out0_in[20]
    SLICE_X98Y26         FDCE                                         r  assembler2/pixel_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/wr_ptr_gray_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/wr_ptr_gray_sync1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDCE                         0.000     0.000 r  fifo3/wr_ptr_gray_reg[11]/C
    SLICE_X88Y36         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fifo3/wr_ptr_gray_reg[11]/Q
                         net (fo=1, routed)           0.105     0.233    fifo3/wr_ptr_gray[11]
    SLICE_X86Y36         FDCE                                         r  fifo3/wr_ptr_gray_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_sync1_reg[0]/C
    SLICE_X89Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/wr_ptr_gray_sync1_reg[0]/Q
                         net (fo=1, routed)           0.101     0.242    fifo2/wr_ptr_gray_sync1[0]
    SLICE_X86Y22         FDCE                                         r  fifo2/wr_ptr_gray_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/rd_ptr_gray_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/rd_ptr_gray_sync1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y13        FDCE                         0.000     0.000 r  fifo1/rd_ptr_gray_reg[5]/C
    SLICE_X100Y13        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo1/rd_ptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.082     0.246    fifo1/rd_ptr_gray[5]
    SLICE_X101Y13        FDCE                                         r  fifo1/rd_ptr_gray_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_reg[10]/C
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo2/rd_ptr_gray_reg[10]/Q
                         net (fo=1, routed)           0.082     0.246    fifo2/rd_ptr_gray[10]
    SLICE_X93Y23         FDCE                                         r  fifo2/rd_ptr_gray_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resizer_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            splitter_inst/pixel_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y19         FDCE                         0.000     0.000 r  resizer_inst/data_out_reg[12]/C
    SLICE_X95Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  resizer_inst/data_out_reg[12]/Q
                         net (fo=1, routed)           0.106     0.247    splitter_inst/Q[12]
    SLICE_X95Y20         FDCE                                         r  splitter_inst/pixel_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------





