<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>SpecAnalv2</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/.apc/.tb</location>
		</link>
		<link>
			<name>soln_v2/constraints</name>
			<type>2</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/.tcls</location>
		</link>
		<link>
			<name>source/fft.cpp</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/vhls/fixed/fft.cpp</location>
		</link>
		<link>
			<name>testbench/fft_tb.cpp</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/vhls/fixed/fft_tb.cpp</location>
		</link>
		<link>
			<name>testbench/inp_1.txt</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/inp_1.txt</location>
		</link>
		<link>
			<name>testbench/inp_cpp.txt</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/inp_cpp.txt</location>
		</link>
		<link>
			<name>testbench/out_1.txt</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/out_1.txt</location>
		</link>
		<link>
			<name>testbench/out_cpp.txt</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/out_cpp.txt</location>
		</link>
		<link>
			<name>soln_v2/constraints/.xml.directive</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/soln_v2.directive</location>
		</link>
		<link>
			<name>soln_v2/constraints/directives.tcl</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/directives.tcl</location>
		</link>
		<link>
			<name>soln_v2/constraints/script.tcl</name>
			<type>1</type>
			<location>/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
