

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 23 23:42:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      210|      210|  2.100 us|  2.100 us|  211|  211|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1  |      203|      203|  2.030 us|  2.030 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|    1166|   1839|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    136|    -|
|Register         |        -|    -|     139|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1305|   2124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1  |        0|   7|  1023|  1518|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U16                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|   321|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                         |        0|  10|  1166|  1839|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln32_fu_155_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_1_fu_143_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln32_fu_137_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln32_fu_149_p2        |        or|   0|  0|   2|           1|           1|
    |current_theta_fu_224_p3  |    select|   0|  0|  32|           1|          32|
    |x_new_4_fu_233_p3        |    select|   0|  0|  32|           1|          32|
    |y_new_4_fu_241_p3        |    select|   0|  0|  32|           1|          32|
    |xor_ln33_fu_168_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_202_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 149|          38|         105|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  48|          9|    1|          9|
    |grp_fu_109_ce      |   9|          2|    1|          2|
    |grp_fu_109_p0      |  14|          3|   32|         96|
    |grp_fu_109_p1      |  14|          3|   32|         96|
    |grp_fu_114_ce      |   9|          2|    1|          2|
    |grp_fu_114_opcode  |  14|          3|    5|         15|
    |grp_fu_114_p0      |  14|          3|   32|         96|
    |grp_fu_114_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 136|         28|  136|        412|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   8|   0|    8|          0|
    |current_theta_reg_291                                           |   1|   0|   32|         31|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |tmp_1_reg_286                                                   |   1|   0|    1|          0|
    |x_new_4_reg_296                                                 |  32|   0|   32|          0|
    |x_new_6_loc_fu_62                                               |  32|   0|   32|          0|
    |y_new_4_reg_301                                                 |  32|   0|   32|          0|
    |y_read_reg_267                                                  |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 139|   0|  170|         31|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y"   --->   Operation 9 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_new_6_loc = alloca i64 1"   --->   Operation 10 'alloca' 'x_new_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%current_theta_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'current_theta_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %y_read, i32 0" [cordiccart2pol.cpp:32]   --->   Operation 12 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 13 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %y_read, i32 0" [cordiccart2pol.cpp:32]   --->   Operation 13 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x"   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %y_read" [cordiccart2pol.cpp:32]   --->   Operation 15 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [cordiccart2pol.cpp:32]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [cordiccart2pol.cpp:32]   --->   Operation 17 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp, i8 255" [cordiccart2pol.cpp:32]   --->   Operation 18 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.28ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [cordiccart2pol.cpp:32]   --->   Operation 19 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [cordiccart2pol.cpp:32]   --->   Operation 20 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_1" [cordiccart2pol.cpp:32]   --->   Operation 21 'and' 'and_ln32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln32, i32 31" [cordiccart2pol.cpp:33]   --->   Operation 22 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%xor_ln33 = xor i1 %bit_sel1, i1 1" [cordiccart2pol.cpp:33]   --->   Operation 23 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln32" [cordiccart2pol.cpp:33]   --->   Operation 24 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln33, i31 %trunc_ln33" [cordiccart2pol.cpp:33]   --->   Operation 25 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%x_new = bitcast i32 %xor_ln" [cordiccart2pol.cpp:33]   --->   Operation 26 'bitcast' 'x_new' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %x_read" [cordiccart2pol.cpp:38]   --->   Operation 27 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln38, i32 31" [cordiccart2pol.cpp:38]   --->   Operation 28 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%xor_ln38 = xor i1 %bit_sel, i1 1" [cordiccart2pol.cpp:38]   --->   Operation 29 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [cordiccart2pol.cpp:38]   --->   Operation 30 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%xor_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln38, i31 %trunc_ln38" [cordiccart2pol.cpp:38]   --->   Operation 31 'bitconcatenate' 'xor_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%y_new = bitcast i32 %xor_ln1" [cordiccart2pol.cpp:38]   --->   Operation 32 'bitcast' 'y_new' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.69ns)   --->   "%current_theta = select i1 %and_ln32, i32 -1.5708, i32 1.5708" [cordiccart2pol.cpp:32]   --->   Operation 33 'select' 'current_theta' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_new_4 = select i1 %and_ln32, i32 %x_new, i32 %y_read" [cordiccart2pol.cpp:32]   --->   Operation 34 'select' 'x_new_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_new_4 = select i1 %and_ln32, i32 %x_read, i32 %y_new" [cordiccart2pol.cpp:32]   --->   Operation 35 'select' 'y_new_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [2/2] (1.58ns)   --->   "%call_ln32 = call void @cordiccart2pol_Pipeline_VITIS_LOOP_44_1, i32 %y_new_4, i32 %x_new_4, i32 %current_theta, i32 %current_theta_2_loc, i32 %x_new_6_loc, i32 %Kvalues, i32 %angles" [cordiccart2pol.cpp:32]   --->   Operation 36 'call' 'call_ln32' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 37 [1/2] (0.69ns)   --->   "%call_ln32 = call void @cordiccart2pol_Pipeline_VITIS_LOOP_44_1, i32 %y_new_4, i32 %x_new_4, i32 %current_theta, i32 %current_theta_2_loc, i32 %x_new_6_loc, i32 %Kvalues, i32 %angles" [cordiccart2pol.cpp:32]   --->   Operation 37 'call' 'call_ln32' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%x_new_6_loc_load = load i32 %x_new_6_loc"   --->   Operation 38 'load' 'x_new_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [4/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 40 [3/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 40 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 41 [2/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 41 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordiccart2pol.cpp:23]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%current_theta_2_loc_load = load i32 %current_theta_2_loc"   --->   Operation 51 'load' 'current_theta_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 52 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %mul" [cordiccart2pol.cpp:64]   --->   Operation 53 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r, i32 %bitcast_ln64" [cordiccart2pol.cpp:64]   --->   Operation 54 'write' 'write_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %current_theta_2_loc_load" [cordiccart2pol.cpp:65]   --->   Operation 55 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %theta, i32 %bitcast_ln65" [cordiccart2pol.cpp:65]   --->   Operation 56 'write' 'write_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [cordiccart2pol.cpp:66]   --->   Operation 57 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Kvalues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ angles]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read                   (read          ) [ 001100000]
x_new_6_loc              (alloca        ) [ 001111000]
current_theta_2_loc      (alloca        ) [ 001111111]
tmp_1                    (fcmp          ) [ 000100000]
x_read                   (read          ) [ 000000000]
bitcast_ln32             (bitcast       ) [ 000000000]
tmp                      (partselect    ) [ 000000000]
trunc_ln32               (trunc         ) [ 000000000]
icmp_ln32                (icmp          ) [ 000000000]
icmp_ln32_1              (icmp          ) [ 000000000]
or_ln32                  (or            ) [ 000000000]
and_ln32                 (and           ) [ 000000000]
bit_sel1                 (bitselect     ) [ 000000000]
xor_ln33                 (xor           ) [ 000000000]
trunc_ln33               (trunc         ) [ 000000000]
xor_ln                   (bitconcatenate) [ 000000000]
x_new                    (bitcast       ) [ 000000000]
bitcast_ln38             (bitcast       ) [ 000000000]
bit_sel                  (bitselect     ) [ 000000000]
xor_ln38                 (xor           ) [ 000000000]
trunc_ln38               (trunc         ) [ 000000000]
xor_ln1                  (bitconcatenate) [ 000000000]
y_new                    (bitcast       ) [ 000000000]
current_theta            (select        ) [ 000010000]
x_new_4                  (select        ) [ 000010000]
y_new_4                  (select        ) [ 000010000]
call_ln32                (call          ) [ 000000000]
x_new_6_loc_load         (load          ) [ 000000111]
spectopmodule_ln23       (spectopmodule ) [ 000000000]
specbitsmap_ln0          (specbitsmap   ) [ 000000000]
specinterface_ln0        (specinterface ) [ 000000000]
specbitsmap_ln0          (specbitsmap   ) [ 000000000]
specinterface_ln0        (specinterface ) [ 000000000]
specbitsmap_ln0          (specbitsmap   ) [ 000000000]
specinterface_ln0        (specinterface ) [ 000000000]
specbitsmap_ln0          (specbitsmap   ) [ 000000000]
specinterface_ln0        (specinterface ) [ 000000000]
current_theta_2_loc_load (load          ) [ 000000000]
mul                      (fmul          ) [ 000000000]
bitcast_ln64             (bitcast       ) [ 000000000]
write_ln64               (write         ) [ 000000000]
bitcast_ln65             (bitcast       ) [ 000000000]
write_ln65               (write         ) [ 000000000]
ret_ln66                 (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Kvalues">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kvalues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="angles">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordiccart2pol_Pipeline_VITIS_LOOP_44_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="x_new_6_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_new_6_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="current_theta_2_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_theta_2_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="y_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln64_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln65_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="32" slack="2"/>
<pin id="102" dir="0" index="5" bw="32" slack="2"/>
<pin id="103" dir="0" index="6" bw="32" slack="0"/>
<pin id="104" dir="0" index="7" bw="32" slack="0"/>
<pin id="105" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 mul1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/1 tmp_3/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bitcast_ln32_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="0" index="3" bw="6" slack="0"/>
<pin id="128" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln32_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln32_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln32_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="23" slack="0"/>
<pin id="145" dir="0" index="1" bw="23" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="or_ln32_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="and_ln32_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="1"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bit_sel1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln33_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln33_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="31" slack="0"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_new_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_new/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bitcast_ln38_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bit_sel_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln38_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln38_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="y_new_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y_new/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="current_theta_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_theta/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="x_new_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="2"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_new_4/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="y_new_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_new_4/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_new_6_loc_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="4"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_new_6_loc_load/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="current_theta_2_loc_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="7"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_theta_2_loc_load/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bitcast_ln64_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln65_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/8 "/>
</bind>
</comp>

<comp id="267" class="1005" name="y_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="x_new_6_loc_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2"/>
<pin id="276" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_new_6_loc "/>
</bind>
</comp>

<comp id="280" class="1005" name="current_theta_2_loc_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="current_theta_2_loc "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="current_theta_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_theta "/>
</bind>
</comp>

<comp id="296" class="1005" name="x_new_4_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_new_4 "/>
</bind>
</comp>

<comp id="301" class="1005" name="y_new_4_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_new_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="60" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="136"><net_src comp="120" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="123" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="133" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="137" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="120" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="120" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="168" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="76" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="202" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="155" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="96" pin=3"/></net>

<net id="238"><net_src comp="155" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="186" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="246"><net_src comp="155" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="76" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="220" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="260"><net_src comp="109" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="265"><net_src comp="254" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="270"><net_src comp="70" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="277"><net_src comp="62" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="283"><net_src comp="66" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="289"><net_src comp="114" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="294"><net_src comp="224" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="299"><net_src comp="233" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="304"><net_src comp="241" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {8 }
	Port: theta | {8 }
 - Input state : 
	Port: cordiccart2pol : x | {3 }
	Port: cordiccart2pol : y | {1 }
	Port: cordiccart2pol : Kvalues | {3 4 }
	Port: cordiccart2pol : angles | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_1 : 2
		or_ln32 : 3
		and_ln32 : 3
		bit_sel1 : 1
		xor_ln33 : 2
		trunc_ln33 : 1
		xor_ln : 2
		x_new : 3
		bit_sel : 1
		xor_ln38 : 2
		trunc_ln38 : 1
		xor_ln1 : 2
		y_new : 3
		current_theta : 3
		x_new_4 : 4
		y_new_4 : 4
		call_ln32 : 5
	State 4
	State 5
		mul : 1
	State 6
	State 7
	State 8
		bitcast_ln64 : 1
		write_ln64 : 2
		bitcast_ln65 : 1
		write_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96 |    10   | 12.9426 |   1129  |   1675  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                     grp_fu_109                    |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                current_theta_fu_224               |    0    |    0    |    0    |    32   |
|  select  |                   x_new_4_fu_233                  |    0    |    0    |    0    |    32   |
|          |                   y_new_4_fu_241                  |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                  icmp_ln32_fu_137                 |    0    |    0    |    0    |    15   |
|          |                 icmp_ln32_1_fu_143                |    0    |    0    |    0    |    30   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    xor   |                  xor_ln33_fu_168                  |    0    |    0    |    0    |    2    |
|          |                  xor_ln38_fu_202                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                   or_ln32_fu_149                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    and   |                  and_ln32_fu_155                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |                 y_read_read_fu_70                 |    0    |    0    |    0    |    0    |
|          |                 x_read_read_fu_76                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   write  |               write_ln64_write_fu_82              |    0    |    0    |    0    |    0    |
|          |               write_ln65_write_fu_89              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                     grp_fu_114                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                     tmp_fu_123                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln32_fu_133                 |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln33_fu_174                 |    0    |    0    |    0    |    0    |
|          |                 trunc_ln38_fu_208                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| bitselect|                  bit_sel1_fu_160                  |    0    |    0    |    0    |    0    |
|          |                   bit_sel_fu_194                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                   xor_ln_fu_178                   |    0    |    0    |    0    |    0    |
|          |                   xor_ln1_fu_212                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    13   | 12.9426 |   1272  |   2145  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|Kvalues|    0   |   32   |   10   |
| angles|    0   |   32   |   10   |
+-------+--------+--------+--------+
| Total |    0   |   64   |   20   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|current_theta_2_loc_reg_280|   32   |
|   current_theta_reg_291   |   32   |
|       tmp_1_reg_286       |    1   |
|      x_new_4_reg_296      |   32   |
|    x_new_6_loc_reg_274    |   32   |
|      y_new_4_reg_301      |   32   |
|       y_read_reg_267      |   32   |
+---------------------------+--------+
|           Total           |   193  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
| grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
|                     grp_fu_114                    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   256  ||  6.352  ||    0    ||    36   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |   12   |  1272  |  2145  |
|   Memory  |    0   |    -   |    -   |   64   |   20   |
|Multiplexer|    -   |    -   |    6   |    0   |   36   |
|  Register |    -   |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   19   |  1529  |  2201  |
+-----------+--------+--------+--------+--------+--------+
