#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 21 16:01:51 2024
# Process ID: 8984
# Current directory: C:/Users/Ali/Pictures/Xilinx/new/pong_game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5380 C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.xpr
# Log file: C:/Users/Ali/Pictures/Xilinx/new/pong_game/vivado.log
# Journal file: C:/Users/Ali/Pictures/Xilinx/new/pong_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 874.848 ; gain = 215.062
open_bd_design {C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:inv:1.0 - inv_0
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:module_ref:score_7seg:1.0 - score_7seg_0
Adding cell -- xilinx.com:module_ref:input_controller:1.0 - input_controller_0
Adding cell -- xilinx.com:module_ref:input_controller:1.0 - input_controller_1
Successfully read diagram <design_1> from BD file <C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1320.621 ; gain = 22.543
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_4]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_3]
add_files -norecurse {C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/VGA_driver.vhd C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/clk_div.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/clk_div.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/clk_div.vhd
create_bd_cell -type module -reference vga_controller vga_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins axi_gpio_3/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1731] Type mismatch between connected pins: /vga_controller_0/reset(rst) and /axi_gpio_3/gpio_io_o(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins axi_gpio_3/gpio_io_o]'
startgroup
connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins axi_gpio_3/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1731] Type mismatch between connected pins: /vga_controller_0/reset(rst) and /axi_gpio_3/gpio_io_o(undef)
connect_bd_net [get_bd_pins axi_gpio_3/gpio_io_o] [get_bd_pins vga_controller_0/ball_pos]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_3/gpio_io_o] [get_bd_pins vga_controller_0/ball_pos]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins axi_gpio_3/gpio_io_o]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins vga_controller_0/rgb]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vga_controller_0/reset(rst) and /vga_controller_0/rgb(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins vga_controller_0/rgb]'
connect_bd_net [get_bd_pins vga_controller_0/ball_pos] [get_bd_pins axi_gpio_3/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins vga_controller_0/paddle_pos] [get_bd_pins axi_gpio_4/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins vga_controller_0/clk]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins vga_controller_0/reset]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_3/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
</axi_gpio_3/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40030000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_4/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
</axi_gpio_4/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40040000 [ 64K ]>
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells vga_controller_0]
make_bd_intf_pins_external  [get_bd_cells vga_controller_0]
INFO: [BD 5-409] No interface pins to be made external for /vga_controller_0
endgroup
set_property name hsync [get_bd_ports hsync_0]
set_property name vsync [get_bd_ports vsync_0]
set_property name rgb [get_bd_ports rgb_0]
set_property location {1848 241} [get_bd_ports uart_tx]
set_property location {1801 181} [get_bd_ports uart_rx]
set_property location {2067 90} [get_bd_ports uart_tx]
set_property location {2066 230} [get_bd_ports uart_tx]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /inv_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block score_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
Exporting to file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_3_0, cache-ID = ea5010e8ce170be3; cache size = 24.848 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_4_0, cache-ID = ea5010e8ce170be3; cache size = 24.848 MB.
[Mon Oct 21 16:08:37 2024] Launched design_1_xbar_0_synth_1, design_1_vga_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_vga_controller_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_vga_controller_0_0_synth_1/runme.log
synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 16:08:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.406 ; gain = 0.000
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property name btn_lefttt [get_bd_ports btn_left]
set_property name btn_left [get_bd_ports btn_down]
set_property name btn_down [get_bd_ports btn_lefttt]
set_property name btn_upuu [get_bd_ports btn_up]
set_property name btn_up [get_bd_ports btn_right]
set_property name btn_right [get_bd_ports btn_upuu]
save_bd_design
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /inv_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block score_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
Exporting to file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Oct 21 16:20:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 16:20:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.406 ; gain = 0.000
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference {design_1_input_controller_0_0 design_1_input_controller_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_input_controller_0_0 from input_controller_v1_0 1.0 to input_controller_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_input_controller_1_0 from input_controller_v1_0 1.0 to input_controller_v1_0 1.0
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /inv_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block score_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
Exporting to file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Oct 21 16:26:22 2024] Launched design_1_input_controller_0_0_synth_1, design_1_input_controller_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_input_controller_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_0_0_synth_1/runme.log
design_1_input_controller_1_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_1_0_synth_1/runme.log
synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 16:26:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.117 ; gain = 1.711
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference {design_1_input_controller_0_0 design_1_input_controller_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_input_controller_0_0 from input_controller_v1_0 1.0 to input_controller_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_input_controller_1_0 from input_controller_v1_0 1.0 to input_controller_v1_0 1.0
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /inv_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block score_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
Exporting to file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Oct 21 16:34:36 2024] Launched design_1_input_controller_0_0_synth_1, design_1_input_controller_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_input_controller_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_0_0_synth_1/runme.log
design_1_input_controller_1_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_1_0_synth_1/runme.log
synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 16:34:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1377.668 ; gain = 32.062
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct 21 16:38:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 16:38:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
update_module_reference {design_1_input_controller_0_0 design_1_input_controller_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_1_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_input_controller_0_0 from input_controller_v1_0 1.0 to input_controller_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_input_controller_1_0 from input_controller_v1_0 1.0 to input_controller_v1_0 1.0
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /inv_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block score_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
Exporting to file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Oct 21 16:42:14 2024] Launched design_1_input_controller_0_0_synth_1, design_1_input_controller_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_input_controller_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_0_0_synth_1/runme.log
design_1_input_controller_1_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_1_0_synth_1/runme.log
synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 16:42:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1426.000 ; gain = 24.070
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 17:01:53 2024...
