
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401518 <.init>:
  401518:	stp	x29, x30, [sp, #-16]!
  40151c:	mov	x29, sp
  401520:	bl	4023e0 <ferror@plt+0xaa0>
  401524:	ldp	x29, x30, [sp], #16
  401528:	ret

Disassembly of section .plt:

0000000000401530 <memcpy@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <memcpy@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <_exit@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <setuid@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <strtoul@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <strlen@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <fputs@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <exit@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <dup@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <fchdir@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <execl@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <strtoimax@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <strtod@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <fputc@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <kill@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <fork@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <snprintf@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <localeconv@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <fileno@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <getpid@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <malloc@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <open@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <strncmp@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <bindtextdomain@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <__libc_start_main@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <fgetc@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <__xpg_basename@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <strdup@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <close@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <__gmon_start__@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <strtoumax@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <abort@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <setgid@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <textdomain@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <getopt_long@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <execvp@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <strcmp@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <warn@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <__ctype_b_loc@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <strtol@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <vasprintf@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <strndup@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <strspn@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <strchr@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <setgroups@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <fflush@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <strcpy@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <chroot@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <setns@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <warnx@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <errx@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <strcspn@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__assert_fail@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <__errno_location@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <getenv@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <__xstat@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146c0>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

0000000000401900 <waitpid@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401904:	ldr	x17, [x16, #472]
  401908:	add	x16, x16, #0x1d8
  40190c:	br	x17

0000000000401910 <fprintf@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401914:	ldr	x17, [x16, #480]
  401918:	add	x16, x16, #0x1e0
  40191c:	br	x17

0000000000401920 <err@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401924:	ldr	x17, [x16, #488]
  401928:	add	x16, x16, #0x1e8
  40192c:	br	x17

0000000000401930 <setlocale@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401934:	ldr	x17, [x16, #496]
  401938:	add	x16, x16, #0x1f0
  40193c:	br	x17

0000000000401940 <ferror@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x146c0>
  401944:	ldr	x17, [x16, #504]
  401948:	add	x16, x16, #0x1f8
  40194c:	br	x17

Disassembly of section .text:

0000000000401950 <.text>:
  401950:	stp	x29, x30, [sp, #-160]!
  401954:	mov	x29, sp
  401958:	stp	x19, x20, [sp, #16]
  40195c:	adrp	x19, 404000 <ferror@plt+0x26c0>
  401960:	add	x19, x19, #0x196
  401964:	stp	x21, x22, [sp, #32]
  401968:	mov	x22, x1
  40196c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401970:	add	x1, x1, #0x32f
  401974:	stp	x23, x24, [sp, #48]
  401978:	adrp	x20, 416000 <ferror@plt+0x146c0>
  40197c:	stp	x25, x26, [sp, #64]
  401980:	add	x20, x20, #0x210
  401984:	mov	w25, #0x0                   	// #0
  401988:	stp	x27, x28, [sp, #80]
  40198c:	mov	w27, w0
  401990:	mov	w0, #0x6                   	// #6
  401994:	bl	401930 <setlocale@plt>
  401998:	mov	w21, #0xffffffff            	// #-1
  40199c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4019a0:	add	x1, x1, #0x184
  4019a4:	mov	x0, x19
  4019a8:	bl	4016c0 <bindtextdomain@plt>
  4019ac:	mov	x0, x19
  4019b0:	mov	w28, #0x0                   	// #0
  4019b4:	bl	401760 <textdomain@plt>
  4019b8:	mov	w23, #0x0                   	// #0
  4019bc:	adrp	x0, 402000 <ferror@plt+0x6c0>
  4019c0:	add	x0, x0, #0x528
  4019c4:	bl	4040b0 <ferror@plt+0x2770>
  4019c8:	mov	w26, #0x0                   	// #0
  4019cc:	adrp	x0, 404000 <ferror@plt+0x26c0>
  4019d0:	add	x0, x0, #0x840
  4019d4:	add	x0, x0, #0x18
  4019d8:	str	x0, [sp, #120]
  4019dc:	adrp	x0, 404000 <ferror@plt+0x26c0>
  4019e0:	mov	w19, #0x0                   	// #0
  4019e4:	add	x24, x0, #0x620
  4019e8:	add	x0, x20, #0xc4
  4019ec:	stp	wzr, wzr, [sp, #104]
  4019f0:	stp	wzr, wzr, [sp, #112]
  4019f4:	str	x0, [sp, #128]
  4019f8:	ldr	x3, [sp, #120]
  4019fc:	mov	x2, x24
  401a00:	mov	x1, x22
  401a04:	mov	w0, w27
  401a08:	mov	x4, #0x0                   	// #0
  401a0c:	bl	401770 <getopt_long@plt>
  401a10:	cmn	w0, #0x1
  401a14:	b.ne	401a50 <ferror@plt+0x110>  // b.any
  401a18:	adrp	x20, 416000 <ferror@plt+0x146c0>
  401a1c:	add	x20, x20, #0x210
  401a20:	cbz	w28, 401fb8 <ferror@plt+0x678>
  401a24:	adrp	x28, 416000 <ferror@plt+0x146c0>
  401a28:	ldr	w0, [x28, #780]
  401a2c:	cbnz	w0, 40206c <ferror@plt+0x72c>
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401a38:	mov	x0, #0x0                   	// #0
  401a3c:	add	x1, x1, #0x648
  401a40:	bl	401880 <dcgettext@plt>
  401a44:	mov	x1, x0
  401a48:	mov	w0, #0x1                   	// #1
  401a4c:	bl	401890 <errx@plt>
  401a50:	cmp	w0, #0x77
  401a54:	b.gt	401ad8 <ferror@plt+0x198>
  401a58:	cmp	w0, #0x52
  401a5c:	b.gt	401ab4 <ferror@plt+0x174>
  401a60:	cmp	w0, #0x46
  401a64:	b.eq	401f70 <ferror@plt+0x630>  // b.none
  401a68:	cmp	w0, #0x47
  401a6c:	adrp	x1, 416000 <ferror@plt+0x146c0>
  401a70:	b.eq	401c20 <ferror@plt+0x2e0>  // b.none
  401a74:	cmp	w0, #0x43
  401a78:	b.eq	401bb8 <ferror@plt+0x278>  // b.none
  401a7c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401a80:	mov	w2, #0x5                   	// #5
  401a84:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401a88:	add	x1, x1, #0x5f9
  401a8c:	ldr	x19, [x0, #736]
  401a90:	mov	x0, #0x0                   	// #0
  401a94:	bl	401880 <dcgettext@plt>
  401a98:	adrp	x1, 416000 <ferror@plt+0x146c0>
  401a9c:	ldr	x2, [x1, #768]
  401aa0:	mov	x1, x0
  401aa4:	mov	x0, x19
  401aa8:	bl	401910 <fprintf@plt>
  401aac:	mov	w0, #0x1                   	// #1
  401ab0:	b	401f40 <ferror@plt+0x600>
  401ab4:	sub	w0, w0, #0x53
  401ab8:	cmp	w0, #0x24
  401abc:	b.hi	401a7c <ferror@plt+0x13c>  // b.pmore
  401ac0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401ac4:	add	x1, x1, #0x7f0
  401ac8:	ldrh	w0, [x1, w0, uxtw #1]
  401acc:	adr	x1, 401ad8 <ferror@plt+0x198>
  401ad0:	add	x0, x1, w0, sxth #2
  401ad4:	br	x0
  401ad8:	cmp	w0, #0x80
  401adc:	b.ne	401a7c <ferror@plt+0x13c>  // b.any
  401ae0:	mov	w0, #0x1                   	// #1
  401ae4:	str	w0, [sp, #116]
  401ae8:	b	4019f8 <ferror@plt+0xb8>
  401aec:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401af8:	add	x1, x1, #0x1a1
  401afc:	ldr	x3, [x0, #744]
  401b00:	mov	x0, #0x0                   	// #0
  401b04:	str	x3, [sp, #136]
  401b08:	bl	401880 <dcgettext@plt>
  401b0c:	mov	x1, x0
  401b10:	ldr	x3, [sp, #136]
  401b14:	mov	x0, x3
  401b18:	bl	4032a4 <ferror@plt+0x1964>
  401b1c:	adrp	x1, 416000 <ferror@plt+0x146c0>
  401b20:	str	w0, [x1, #780]
  401b24:	b	4019f8 <ferror@plt+0xb8>
  401b28:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401b2c:	ldr	x1, [x0, #744]
  401b30:	cbz	x1, 401b40 <ferror@plt+0x200>
  401b34:	mov	w0, #0x20000               	// #131072
  401b38:	bl	402774 <ferror@plt+0xe34>
  401b3c:	b	4019f8 <ferror@plt+0xb8>
  401b40:	orr	w19, w19, #0x20000
  401b44:	b	4019f8 <ferror@plt+0xb8>
  401b48:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401b4c:	ldr	x1, [x0, #744]
  401b50:	cbz	x1, 401b5c <ferror@plt+0x21c>
  401b54:	mov	w0, #0x4000000             	// #67108864
  401b58:	b	401b38 <ferror@plt+0x1f8>
  401b5c:	orr	w19, w19, #0x4000000
  401b60:	b	4019f8 <ferror@plt+0xb8>
  401b64:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401b68:	ldr	x1, [x0, #744]
  401b6c:	cbz	x1, 401b78 <ferror@plt+0x238>
  401b70:	mov	w0, #0x8000000             	// #134217728
  401b74:	b	401b38 <ferror@plt+0x1f8>
  401b78:	orr	w19, w19, #0x8000000
  401b7c:	b	4019f8 <ferror@plt+0xb8>
  401b80:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401b84:	ldr	x1, [x0, #744]
  401b88:	cbz	x1, 401b94 <ferror@plt+0x254>
  401b8c:	mov	w0, #0x40000000            	// #1073741824
  401b90:	b	401b38 <ferror@plt+0x1f8>
  401b94:	orr	w19, w19, #0x40000000
  401b98:	b	4019f8 <ferror@plt+0xb8>
  401b9c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401ba0:	ldr	x1, [x0, #744]
  401ba4:	cbz	x1, 401bb0 <ferror@plt+0x270>
  401ba8:	mov	w0, #0x20000000            	// #536870912
  401bac:	b	401b38 <ferror@plt+0x1f8>
  401bb0:	orr	w19, w19, #0x20000000
  401bb4:	b	4019f8 <ferror@plt+0xb8>
  401bb8:	ldr	x1, [x1, #744]
  401bbc:	cbz	x1, 401bc8 <ferror@plt+0x288>
  401bc0:	mov	w0, #0x2000000             	// #33554432
  401bc4:	b	401b38 <ferror@plt+0x1f8>
  401bc8:	orr	w19, w19, #0x2000000
  401bcc:	b	4019f8 <ferror@plt+0xb8>
  401bd0:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401bd4:	ldr	x1, [x0, #744]
  401bd8:	cbz	x1, 401be4 <ferror@plt+0x2a4>
  401bdc:	mov	w0, #0x10000000            	// #268435456
  401be0:	b	401b38 <ferror@plt+0x1f8>
  401be4:	orr	w19, w19, #0x10000000
  401be8:	b	4019f8 <ferror@plt+0xb8>
  401bec:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401bf8:	add	x1, x1, #0x1b5
  401bfc:	ldr	x25, [x0, #744]
  401c00:	mov	x0, #0x0                   	// #0
  401c04:	bl	401880 <dcgettext@plt>
  401c08:	mov	w26, #0x1                   	// #1
  401c0c:	mov	x1, x0
  401c10:	mov	x0, x25
  401c14:	bl	4032a4 <ferror@plt+0x1964>
  401c18:	mov	w25, w0
  401c1c:	b	4019f8 <ferror@plt+0xb8>
  401c20:	ldr	x23, [x1, #744]
  401c24:	mov	w2, #0x5                   	// #5
  401c28:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	add	x1, x1, #0x1c9
  401c34:	bl	401880 <dcgettext@plt>
  401c38:	mov	x1, x0
  401c3c:	mov	x0, x23
  401c40:	mov	w23, #0x1                   	// #1
  401c44:	bl	4032a4 <ferror@plt+0x1964>
  401c48:	str	w0, [sp, #104]
  401c4c:	b	4019f8 <ferror@plt+0xb8>
  401c50:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401c54:	ldr	x2, [x0, #744]
  401c58:	cbz	x2, 401f80 <ferror@plt+0x640>
  401c5c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401c60:	add	x0, x20, #0xc0
  401c64:	add	x1, x1, #0x1dd
  401c68:	bl	40259c <ferror@plt+0xc5c>
  401c6c:	b	4019f8 <ferror@plt+0xb8>
  401c70:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401c74:	ldr	x2, [x0, #744]
  401c78:	cbz	x2, 401f8c <ferror@plt+0x64c>
  401c7c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401c80:	add	x1, x1, #0x1e2
  401c84:	ldr	x0, [sp, #128]
  401c88:	b	401c68 <ferror@plt+0x328>
  401c8c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401c98:	add	x1, x1, #0x1e6
  401c9c:	ldr	x19, [x0, #760]
  401ca0:	mov	x0, #0x0                   	// #0
  401ca4:	bl	401880 <dcgettext@plt>
  401ca8:	mov	x1, x19
  401cac:	bl	4015a0 <fputs@plt>
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401cb8:	mov	x0, #0x0                   	// #0
  401cbc:	add	x1, x1, #0x1ef
  401cc0:	bl	401880 <dcgettext@plt>
  401cc4:	adrp	x1, 416000 <ferror@plt+0x146c0>
  401cc8:	ldr	x2, [x1, #768]
  401ccc:	mov	x1, x0
  401cd0:	mov	x0, x19
  401cd4:	bl	401910 <fprintf@plt>
  401cd8:	mov	x1, x19
  401cdc:	mov	w0, #0xa                   	// #10
  401ce0:	bl	401620 <fputc@plt>
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	add	x1, x1, #0x21a
  401cf4:	bl	401880 <dcgettext@plt>
  401cf8:	mov	x1, x19
  401cfc:	bl	4015a0 <fputs@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	add	x1, x1, #0x24d
  401d10:	bl	401880 <dcgettext@plt>
  401d14:	mov	x1, x19
  401d18:	bl	4015a0 <fputs@plt>
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	add	x1, x1, #0x258
  401d2c:	bl	401880 <dcgettext@plt>
  401d30:	mov	x1, x19
  401d34:	bl	4015a0 <fputs@plt>
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401d40:	mov	x0, #0x0                   	// #0
  401d44:	add	x1, x1, #0x286
  401d48:	bl	401880 <dcgettext@plt>
  401d4c:	mov	x1, x19
  401d50:	bl	4015a0 <fputs@plt>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401d5c:	mov	x0, #0x0                   	// #0
  401d60:	add	x1, x1, #0x2c5
  401d64:	bl	401880 <dcgettext@plt>
  401d68:	mov	x1, x19
  401d6c:	bl	4015a0 <fputs@plt>
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401d78:	mov	x0, #0x0                   	// #0
  401d7c:	add	x1, x1, #0x2f4
  401d80:	bl	401880 <dcgettext@plt>
  401d84:	mov	x1, x19
  401d88:	bl	4015a0 <fputs@plt>
  401d8c:	mov	w2, #0x5                   	// #5
  401d90:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401d94:	mov	x0, #0x0                   	// #0
  401d98:	add	x1, x1, #0x330
  401d9c:	bl	401880 <dcgettext@plt>
  401da0:	mov	x1, x19
  401da4:	bl	4015a0 <fputs@plt>
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401db0:	mov	x0, #0x0                   	// #0
  401db4:	add	x1, x1, #0x366
  401db8:	bl	401880 <dcgettext@plt>
  401dbc:	mov	x1, x19
  401dc0:	bl	4015a0 <fputs@plt>
  401dc4:	mov	w2, #0x5                   	// #5
  401dc8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401dcc:	mov	x0, #0x0                   	// #0
  401dd0:	add	x1, x1, #0x397
  401dd4:	bl	401880 <dcgettext@plt>
  401dd8:	mov	x1, x19
  401ddc:	bl	4015a0 <fputs@plt>
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401de8:	mov	x0, #0x0                   	// #0
  401dec:	add	x1, x1, #0x3c4
  401df0:	bl	401880 <dcgettext@plt>
  401df4:	mov	x1, x19
  401df8:	bl	4015a0 <fputs@plt>
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	add	x1, x1, #0x3f4
  401e0c:	bl	401880 <dcgettext@plt>
  401e10:	mov	x1, x19
  401e14:	bl	4015a0 <fputs@plt>
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e20:	mov	x0, #0x0                   	// #0
  401e24:	add	x1, x1, #0x422
  401e28:	bl	401880 <dcgettext@plt>
  401e2c:	mov	x1, x19
  401e30:	bl	4015a0 <fputs@plt>
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e3c:	mov	x0, #0x0                   	// #0
  401e40:	add	x1, x1, #0x458
  401e44:	bl	401880 <dcgettext@plt>
  401e48:	mov	x1, x19
  401e4c:	bl	4015a0 <fputs@plt>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	add	x1, x1, #0x48e
  401e60:	bl	401880 <dcgettext@plt>
  401e64:	mov	x1, x19
  401e68:	bl	4015a0 <fputs@plt>
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e74:	mov	x0, #0x0                   	// #0
  401e78:	add	x1, x1, #0x4c5
  401e7c:	bl	401880 <dcgettext@plt>
  401e80:	mov	x1, x19
  401e84:	bl	4015a0 <fputs@plt>
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e90:	mov	x0, #0x0                   	// #0
  401e94:	add	x1, x1, #0x4f5
  401e98:	bl	401880 <dcgettext@plt>
  401e9c:	mov	x1, x19
  401ea0:	bl	4015a0 <fputs@plt>
  401ea4:	mov	w2, #0x5                   	// #5
  401ea8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401eac:	mov	x0, #0x0                   	// #0
  401eb0:	add	x1, x1, #0x528
  401eb4:	bl	401880 <dcgettext@plt>
  401eb8:	mov	x1, x19
  401ebc:	bl	4015a0 <fputs@plt>
  401ec0:	mov	x1, x19
  401ec4:	mov	w0, #0xa                   	// #10
  401ec8:	bl	401620 <fputc@plt>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401ed4:	mov	x0, #0x0                   	// #0
  401ed8:	add	x1, x1, #0x567
  401edc:	bl	401880 <dcgettext@plt>
  401ee0:	mov	x19, x0
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	add	x1, x1, #0x579
  401ef4:	bl	401880 <dcgettext@plt>
  401ef8:	mov	x4, x0
  401efc:	adrp	x3, 404000 <ferror@plt+0x26c0>
  401f00:	add	x3, x3, #0x589
  401f04:	mov	x2, x19
  401f08:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401f0c:	adrp	x0, 404000 <ferror@plt+0x26c0>
  401f10:	add	x1, x1, #0x598
  401f14:	add	x0, x0, #0x5a4
  401f18:	bl	4018b0 <printf@plt>
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	add	x1, x1, #0x5b5
  401f2c:	bl	401880 <dcgettext@plt>
  401f30:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401f34:	add	x1, x1, #0x5d0
  401f38:	bl	4018b0 <printf@plt>
  401f3c:	mov	w0, #0x0                   	// #0
  401f40:	bl	4015b0 <exit@plt>
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401f4c:	mov	x0, #0x0                   	// #0
  401f50:	add	x1, x1, #0x5db
  401f54:	bl	401880 <dcgettext@plt>
  401f58:	adrp	x1, 416000 <ferror@plt+0x146c0>
  401f5c:	adrp	x2, 404000 <ferror@plt+0x26c0>
  401f60:	add	x2, x2, #0x5e7
  401f64:	ldr	x1, [x1, #768]
  401f68:	bl	4018b0 <printf@plt>
  401f6c:	b	401f3c <ferror@plt+0x5fc>
  401f70:	mov	w21, #0x0                   	// #0
  401f74:	b	4019f8 <ferror@plt+0xb8>
  401f78:	mov	w28, #0x1                   	// #1
  401f7c:	b	4019f8 <ferror@plt+0xb8>
  401f80:	mov	w0, #0x1                   	// #1
  401f84:	str	w0, [sp, #112]
  401f88:	b	4019f8 <ferror@plt+0xb8>
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	str	w0, [sp, #108]
  401f94:	b	4019f8 <ferror@plt+0xb8>
  401f98:	ldr	w1, [x24, #16]
  401f9c:	tbz	w1, #31, 401fac <ferror@plt+0x66c>
  401fa0:	tbnz	w0, #28, 402054 <ferror@plt+0x714>
  401fa4:	ldr	w0, [x24]
  401fa8:	orr	w19, w19, w0
  401fac:	add	x24, x24, #0x18
  401fb0:	ldr	w0, [x24]
  401fb4:	cbnz	w0, 401f98 <ferror@plt+0x658>
  401fb8:	mov	x28, x20
  401fbc:	ldr	w0, [x28]
  401fc0:	cbnz	w0, 402078 <ferror@plt+0x738>
  401fc4:	ldr	w0, [sp, #112]
  401fc8:	cbz	w0, 401fe0 <ferror@plt+0x6a0>
  401fcc:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401fd0:	add	x0, x20, #0xc0
  401fd4:	add	x1, x1, #0x1dd
  401fd8:	mov	x2, #0x0                   	// #0
  401fdc:	bl	40259c <ferror@plt+0xc5c>
  401fe0:	ldr	w0, [sp, #108]
  401fe4:	cbz	w0, 401ffc <ferror@plt+0x6bc>
  401fe8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401fec:	add	x0, x20, #0xc4
  401ff0:	add	x1, x1, #0x1e2
  401ff4:	mov	x2, #0x0                   	// #0
  401ff8:	bl	40259c <ferror@plt+0xc5c>
  401ffc:	mov	x0, x20
  402000:	ldr	w1, [x0]
  402004:	cbnz	w1, 402090 <ferror@plt+0x750>
  402008:	and	w28, w19, #0x10000000
  40200c:	tbz	w19, #28, 402034 <ferror@plt+0x6f4>
  402010:	ldr	w0, [sp, #116]
  402014:	cbnz	w0, 4020a4 <ferror@plt+0x764>
  402018:	mov	x1, #0x0                   	// #0
  40201c:	mov	x0, #0x0                   	// #0
  402020:	bl	401820 <setgroups@plt>
  402024:	cmp	w0, #0x0
  402028:	mov	w23, #0x1                   	// #1
  40202c:	cset	w28, ne  // ne = any
  402030:	mov	w26, w23
  402034:	mov	x19, x20
  402038:	mov	w24, #0xffffffff            	// #-1
  40203c:	ldr	w1, [x19, #24]
  402040:	cbz	w1, 4020e0 <ferror@plt+0x7a0>
  402044:	ldr	w0, [x19, #40]
  402048:	tbz	w0, #31, 4020ac <ferror@plt+0x76c>
  40204c:	add	x19, x19, #0x18
  402050:	b	40203c <ferror@plt+0x6fc>
  402054:	bl	401680 <getpid@plt>
  402058:	ldr	w1, [x28]
  40205c:	ldr	x2, [x24, #8]
  402060:	bl	4026b0 <ferror@plt+0xd70>
  402064:	cbz	w0, 401fa4 <ferror@plt+0x664>
  402068:	b	401fac <ferror@plt+0x66c>
  40206c:	mov	x24, x20
  402070:	add	x28, x28, #0x30c
  402074:	b	401fb0 <ferror@plt+0x670>
  402078:	tst	w0, w19
  40207c:	b.eq	402088 <ferror@plt+0x748>  // b.none
  402080:	mov	x1, #0x0                   	// #0
  402084:	bl	402774 <ferror@plt+0xe34>
  402088:	add	x28, x28, #0x18
  40208c:	b	401fbc <ferror@plt+0x67c>
  402090:	ldr	w2, [x0, #16]
  402094:	tbnz	w2, #31, 40209c <ferror@plt+0x75c>
  402098:	orr	w19, w19, w1
  40209c:	add	x0, x0, #0x18
  4020a0:	b	402000 <ferror@plt+0x6c0>
  4020a4:	mov	w28, #0x0                   	// #0
  4020a8:	b	402034 <ferror@plt+0x6f4>
  4020ac:	mov	w2, #0x20000000            	// #536870912
  4020b0:	cmp	w1, w2
  4020b4:	b.eq	4020d0 <ferror@plt+0x790>  // b.none
  4020b8:	bl	401860 <setns@plt>
  4020bc:	cbnz	w0, 40204c <ferror@plt+0x70c>
  4020c0:	ldr	w0, [x19, #40]
  4020c4:	bl	401710 <close@plt>
  4020c8:	str	w24, [x19, #40]
  4020cc:	b	40204c <ferror@plt+0x70c>
  4020d0:	cmn	w21, #0x1
  4020d4:	b.ne	4020b8 <ferror@plt+0x778>  // b.any
  4020d8:	mov	w21, #0x1                   	// #1
  4020dc:	b	4020b8 <ferror@plt+0x778>
  4020e0:	mov	x19, x20
  4020e4:	mov	w24, #0xffffffff            	// #-1
  4020e8:	ldr	w1, [x19]
  4020ec:	cbz	w1, 402134 <ferror@plt+0x7f4>
  4020f0:	ldr	w0, [x19, #16]
  4020f4:	tbz	w0, #31, 402100 <ferror@plt+0x7c0>
  4020f8:	add	x19, x19, #0x18
  4020fc:	b	4020e8 <ferror@plt+0x7a8>
  402100:	mov	w2, #0x20000000            	// #536870912
  402104:	cmp	w1, w2
  402108:	b.eq	402124 <ferror@plt+0x7e4>  // b.none
  40210c:	bl	401860 <setns@plt>
  402110:	cbnz	w0, 40215c <ferror@plt+0x81c>
  402114:	ldr	w0, [x19, #16]
  402118:	bl	401710 <close@plt>
  40211c:	str	w24, [x19, #16]
  402120:	b	4020f8 <ferror@plt+0x7b8>
  402124:	cmn	w21, #0x1
  402128:	b.ne	40210c <ferror@plt+0x7cc>  // b.any
  40212c:	mov	w21, #0x1                   	// #1
  402130:	b	40210c <ferror@plt+0x7cc>
  402134:	ldr	w0, [x20, #192]
  402138:	tbz	w0, #31, 402180 <ferror@plt+0x840>
  40213c:	ldr	w0, [x20, #192]
  402140:	tbnz	w0, #31, 4021f0 <ferror@plt+0x8b0>
  402144:	bl	4015d0 <fchdir@plt>
  402148:	tbz	w0, #31, 4021c0 <ferror@plt+0x880>
  40214c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402150:	mov	w2, #0x5                   	// #5
  402154:	add	x1, x1, #0x6b7
  402158:	b	4021ac <ferror@plt+0x86c>
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402164:	mov	x0, #0x0                   	// #0
  402168:	add	x1, x1, #0x66a
  40216c:	bl	401880 <dcgettext@plt>
  402170:	mov	x1, x0
  402174:	ldr	x2, [x19, #8]
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	401920 <err@plt>
  402180:	ldr	w0, [x20, #196]
  402184:	tbz	w0, #31, 40213c <ferror@plt+0x7fc>
  402188:	mov	w1, #0x0                   	// #0
  40218c:	adrp	x0, 404000 <ferror@plt+0x26c0>
  402190:	add	x0, x0, #0x68f
  402194:	bl	4016a0 <open@plt>
  402198:	str	w0, [x20, #196]
  40219c:	tbz	w0, #31, 40213c <ferror@plt+0x7fc>
  4021a0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4021a4:	add	x1, x1, #0x691
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	mov	x0, #0x0                   	// #0
  4021b0:	bl	401880 <dcgettext@plt>
  4021b4:	mov	x1, x0
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	bl	401920 <err@plt>
  4021c0:	adrp	x0, 404000 <ferror@plt+0x26c0>
  4021c4:	add	x0, x0, #0x68f
  4021c8:	bl	401850 <chroot@plt>
  4021cc:	tbz	w0, #31, 4021e0 <ferror@plt+0x8a0>
  4021d0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	add	x1, x1, #0x6e7
  4021dc:	b	4021ac <ferror@plt+0x86c>
  4021e0:	ldr	w0, [x20, #192]
  4021e4:	bl	401710 <close@plt>
  4021e8:	mov	w0, #0xffffffff            	// #-1
  4021ec:	str	w0, [x20, #192]
  4021f0:	ldr	w0, [x20, #196]
  4021f4:	tbnz	w0, #31, 402220 <ferror@plt+0x8e0>
  4021f8:	bl	4015d0 <fchdir@plt>
  4021fc:	tbz	w0, #31, 402210 <ferror@plt+0x8d0>
  402200:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402204:	mov	w2, #0x5                   	// #5
  402208:	add	x1, x1, #0x6f5
  40220c:	b	4021ac <ferror@plt+0x86c>
  402210:	ldr	w0, [x20, #196]
  402214:	bl	401710 <close@plt>
  402218:	mov	w0, #0xffffffff            	// #-1
  40221c:	str	w0, [x20, #196]
  402220:	cmp	w21, #0x1
  402224:	b.ne	4022c4 <ferror@plt+0x984>  // b.any
  402228:	bl	401640 <fork@plt>
  40222c:	mov	w19, w0
  402230:	cmp	w0, #0x0
  402234:	b.ge	402248 <ferror@plt+0x908>  // b.tcont
  402238:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40223c:	mov	w2, #0x5                   	// #5
  402240:	add	x1, x1, #0x732
  402244:	b	4021ac <ferror@plt+0x86c>
  402248:	b.eq	4022c4 <ferror@plt+0x984>  // b.none
  40224c:	add	x1, sp, #0x9c
  402250:	mov	w0, w19
  402254:	mov	w2, #0x2                   	// #2
  402258:	bl	401900 <waitpid@plt>
  40225c:	cmp	w19, w0
  402260:	ldr	w0, [sp, #156]
  402264:	b.ne	402290 <ferror@plt+0x950>  // b.any
  402268:	and	w1, w0, #0xff
  40226c:	cmp	w1, #0x7f
  402270:	b.ne	402290 <ferror@plt+0x950>  // b.any
  402274:	bl	401680 <getpid@plt>
  402278:	mov	w1, #0x13                  	// #19
  40227c:	bl	401630 <kill@plt>
  402280:	mov	w0, w19
  402284:	mov	w1, #0x12                  	// #18
  402288:	bl	401630 <kill@plt>
  40228c:	b	40224c <ferror@plt+0x90c>
  402290:	ands	w1, w0, #0x7f
  402294:	b.ne	4022a0 <ferror@plt+0x960>  // b.any
  402298:	ubfx	x0, x0, #8, #8
  40229c:	b	401f40 <ferror@plt+0x600>
  4022a0:	add	w1, w1, #0x1
  4022a4:	sbfx	x1, x1, #1, #7
  4022a8:	cmp	w1, #0x0
  4022ac:	b.le	401aac <ferror@plt+0x16c>
  4022b0:	bl	401680 <getpid@plt>
  4022b4:	ldr	w1, [sp, #156]
  4022b8:	and	w1, w1, #0x7f
  4022bc:	bl	401630 <kill@plt>
  4022c0:	b	401aac <ferror@plt+0x16c>
  4022c4:	cmp	w26, #0x0
  4022c8:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  4022cc:	b.eq	402318 <ferror@plt+0x9d8>  // b.none
  4022d0:	cbnz	w23, 4022f0 <ferror@plt+0x9b0>
  4022d4:	mov	w0, w25
  4022d8:	bl	401570 <setuid@plt>
  4022dc:	tbz	w0, #31, 402318 <ferror@plt+0x9d8>
  4022e0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	add	x1, x1, #0x75d
  4022ec:	b	4021ac <ferror@plt+0x86c>
  4022f0:	mov	x1, #0x0                   	// #0
  4022f4:	mov	x0, #0x0                   	// #0
  4022f8:	bl	401820 <setgroups@plt>
  4022fc:	cbz	w0, 402374 <ferror@plt+0xa34>
  402300:	cbz	w28, 402374 <ferror@plt+0xa34>
  402304:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402308:	mov	w2, #0x5                   	// #5
  40230c:	add	x1, x1, #0x73e
  402310:	b	4021ac <ferror@plt+0x86c>
  402314:	cbnz	w26, 4022d4 <ferror@plt+0x994>
  402318:	adrp	x20, 416000 <ferror@plt+0x146c0>
  40231c:	ldr	w0, [x20, #752]
  402320:	cmp	w0, w27
  402324:	b.ge	402370 <ferror@plt+0xa30>  // b.tcont
  402328:	add	x1, x22, w0, sxtw #3
  40232c:	ldr	x0, [x22, w0, sxtw #3]
  402330:	bl	401780 <execvp@plt>
  402334:	bl	4018d0 <__errno_location@plt>
  402338:	ldr	w0, [x0]
  40233c:	mov	w2, #0x5                   	// #5
  402340:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402344:	cmp	w0, #0x2
  402348:	add	x1, x1, #0x76b
  40234c:	cset	w19, eq  // eq = none
  402350:	mov	x0, #0x0                   	// #0
  402354:	add	w19, w19, #0x7e
  402358:	bl	401880 <dcgettext@plt>
  40235c:	ldrsw	x1, [x20, #752]
  402360:	ldr	x2, [x22, x1, lsl #3]
  402364:	mov	x1, x0
  402368:	mov	w0, w19
  40236c:	b	40217c <ferror@plt+0x83c>
  402370:	bl	403f4c <ferror@plt+0x260c>
  402374:	ldr	w0, [sp, #104]
  402378:	bl	401750 <setgid@plt>
  40237c:	tbz	w0, #31, 402314 <ferror@plt+0x9d4>
  402380:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402384:	mov	w2, #0x5                   	// #5
  402388:	add	x1, x1, #0x74f
  40238c:	b	4021ac <ferror@plt+0x86c>
  402390:	mov	x29, #0x0                   	// #0
  402394:	mov	x30, #0x0                   	// #0
  402398:	mov	x5, x0
  40239c:	ldr	x1, [sp]
  4023a0:	add	x2, sp, #0x8
  4023a4:	mov	x6, sp
  4023a8:	movz	x0, #0x0, lsl #48
  4023ac:	movk	x0, #0x0, lsl #32
  4023b0:	movk	x0, #0x40, lsl #16
  4023b4:	movk	x0, #0x1950
  4023b8:	movz	x3, #0x0, lsl #48
  4023bc:	movk	x3, #0x0, lsl #32
  4023c0:	movk	x3, #0x40, lsl #16
  4023c4:	movk	x3, #0x4028
  4023c8:	movz	x4, #0x0, lsl #48
  4023cc:	movk	x4, #0x0, lsl #32
  4023d0:	movk	x4, #0x40, lsl #16
  4023d4:	movk	x4, #0x40a8
  4023d8:	bl	4016d0 <__libc_start_main@plt>
  4023dc:	bl	401740 <abort@plt>
  4023e0:	adrp	x0, 415000 <ferror@plt+0x136c0>
  4023e4:	ldr	x0, [x0, #4064]
  4023e8:	cbz	x0, 4023f0 <ferror@plt+0xab0>
  4023ec:	b	401720 <__gmon_start__@plt>
  4023f0:	ret
  4023f4:	adrp	x0, 416000 <ferror@plt+0x146c0>
  4023f8:	add	x1, x0, #0x2e0
  4023fc:	adrp	x0, 416000 <ferror@plt+0x146c0>
  402400:	add	x0, x0, #0x2e0
  402404:	cmp	x1, x0
  402408:	b.eq	402434 <ferror@plt+0xaf4>  // b.none
  40240c:	sub	sp, sp, #0x10
  402410:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402414:	ldr	x1, [x1, #232]
  402418:	str	x1, [sp, #8]
  40241c:	cbz	x1, 40242c <ferror@plt+0xaec>
  402420:	mov	x16, x1
  402424:	add	sp, sp, #0x10
  402428:	br	x16
  40242c:	add	sp, sp, #0x10
  402430:	ret
  402434:	ret
  402438:	adrp	x0, 416000 <ferror@plt+0x146c0>
  40243c:	add	x1, x0, #0x2e0
  402440:	adrp	x0, 416000 <ferror@plt+0x146c0>
  402444:	add	x0, x0, #0x2e0
  402448:	sub	x1, x1, x0
  40244c:	mov	x2, #0x2                   	// #2
  402450:	asr	x1, x1, #3
  402454:	sdiv	x1, x1, x2
  402458:	cbz	x1, 402484 <ferror@plt+0xb44>
  40245c:	sub	sp, sp, #0x10
  402460:	adrp	x2, 404000 <ferror@plt+0x26c0>
  402464:	ldr	x2, [x2, #240]
  402468:	str	x2, [sp, #8]
  40246c:	cbz	x2, 40247c <ferror@plt+0xb3c>
  402470:	mov	x16, x2
  402474:	add	sp, sp, #0x10
  402478:	br	x16
  40247c:	add	sp, sp, #0x10
  402480:	ret
  402484:	ret
  402488:	stp	x29, x30, [sp, #-32]!
  40248c:	mov	x29, sp
  402490:	str	x19, [sp, #16]
  402494:	adrp	x19, 416000 <ferror@plt+0x146c0>
  402498:	ldrb	w0, [x19, #776]
  40249c:	cbnz	w0, 4024ac <ferror@plt+0xb6c>
  4024a0:	bl	4023f4 <ferror@plt+0xab4>
  4024a4:	mov	w0, #0x1                   	// #1
  4024a8:	strb	w0, [x19, #776]
  4024ac:	ldr	x19, [sp, #16]
  4024b0:	ldp	x29, x30, [sp], #32
  4024b4:	ret
  4024b8:	b	402438 <ferror@plt+0xaf8>
  4024bc:	stp	x29, x30, [sp, #-32]!
  4024c0:	mov	x29, sp
  4024c4:	stp	x19, x20, [sp, #16]
  4024c8:	mov	x19, x0
  4024cc:	bl	4018d0 <__errno_location@plt>
  4024d0:	str	wzr, [x0]
  4024d4:	mov	x20, x0
  4024d8:	mov	x0, x19
  4024dc:	bl	401940 <ferror@plt>
  4024e0:	cbz	w0, 4024fc <ferror@plt+0xbbc>
  4024e4:	ldr	w0, [x20]
  4024e8:	cmp	w0, #0x9
  4024ec:	csetm	w0, ne  // ne = any
  4024f0:	ldp	x19, x20, [sp, #16]
  4024f4:	ldp	x29, x30, [sp], #32
  4024f8:	ret
  4024fc:	mov	x0, x19
  402500:	bl	401830 <fflush@plt>
  402504:	cbnz	w0, 4024e4 <ferror@plt+0xba4>
  402508:	mov	x0, x19
  40250c:	bl	401670 <fileno@plt>
  402510:	tbnz	w0, #31, 4024e4 <ferror@plt+0xba4>
  402514:	bl	4015c0 <dup@plt>
  402518:	tbnz	w0, #31, 4024e4 <ferror@plt+0xba4>
  40251c:	bl	401710 <close@plt>
  402520:	cbz	w0, 4024f0 <ferror@plt+0xbb0>
  402524:	b	4024e4 <ferror@plt+0xba4>
  402528:	stp	x29, x30, [sp, #-16]!
  40252c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  402530:	mov	x29, sp
  402534:	ldr	x0, [x0, #760]
  402538:	bl	4024bc <ferror@plt+0xb7c>
  40253c:	cbz	w0, 402584 <ferror@plt+0xc44>
  402540:	bl	4018d0 <__errno_location@plt>
  402544:	ldr	w0, [x0]
  402548:	cmp	w0, #0x20
  40254c:	b.eq	402584 <ferror@plt+0xc44>  // b.none
  402550:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402554:	mov	w2, #0x5                   	// #5
  402558:	add	x1, x1, #0xf8
  40255c:	cbz	w0, 402574 <ferror@plt+0xc34>
  402560:	mov	x0, #0x0                   	// #0
  402564:	bl	401880 <dcgettext@plt>
  402568:	bl	4017a0 <warn@plt>
  40256c:	mov	w0, #0x1                   	// #1
  402570:	bl	401560 <_exit@plt>
  402574:	mov	x0, #0x0                   	// #0
  402578:	bl	401880 <dcgettext@plt>
  40257c:	bl	401870 <warnx@plt>
  402580:	b	40256c <ferror@plt+0xc2c>
  402584:	adrp	x0, 416000 <ferror@plt+0x146c0>
  402588:	ldr	x0, [x0, #736]
  40258c:	bl	4024bc <ferror@plt+0xb7c>
  402590:	cbnz	w0, 40256c <ferror@plt+0xc2c>
  402594:	ldp	x29, x30, [sp], #16
  402598:	ret
  40259c:	mov	x12, #0x1030                	// #4144
  4025a0:	sub	sp, sp, x12
  4025a4:	stp	x29, x30, [sp]
  4025a8:	mov	x29, sp
  4025ac:	stp	x19, x20, [sp, #16]
  4025b0:	mov	x20, x0
  4025b4:	str	x21, [sp, #32]
  4025b8:	cbnz	x2, 402650 <ferror@plt+0xd10>
  4025bc:	adrp	x0, 416000 <ferror@plt+0x146c0>
  4025c0:	mov	x21, x1
  4025c4:	ldr	w3, [x0, #780]
  4025c8:	cbnz	w3, 4025f0 <ferror@plt+0xcb0>
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4025d4:	mov	x0, #0x0                   	// #0
  4025d8:	add	x1, x1, #0x104
  4025dc:	bl	401880 <dcgettext@plt>
  4025e0:	mov	x1, x0
  4025e4:	mov	x2, x21
  4025e8:	mov	w0, #0x1                   	// #1
  4025ec:	bl	401890 <errx@plt>
  4025f0:	add	x19, sp, #0x30
  4025f4:	mov	x4, x1
  4025f8:	add	x0, sp, #0x30
  4025fc:	adrp	x2, 404000 <ferror@plt+0x26c0>
  402600:	mov	x1, #0x1000                	// #4096
  402604:	add	x2, x2, #0x134
  402608:	bl	401650 <snprintf@plt>
  40260c:	ldr	w0, [x20]
  402610:	tbnz	w0, #31, 402618 <ferror@plt+0xcd8>
  402614:	bl	401710 <close@plt>
  402618:	mov	x0, x19
  40261c:	mov	w1, #0x0                   	// #0
  402620:	bl	4016a0 <open@plt>
  402624:	str	w0, [x20]
  402628:	tbz	w0, #31, 402658 <ferror@plt+0xd18>
  40262c:	mov	w2, #0x5                   	// #5
  402630:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402634:	mov	x0, #0x0                   	// #0
  402638:	add	x1, x1, #0x140
  40263c:	bl	401880 <dcgettext@plt>
  402640:	mov	x1, x0
  402644:	mov	x2, x19
  402648:	mov	w0, #0x1                   	// #1
  40264c:	bl	401920 <err@plt>
  402650:	mov	x19, x2
  402654:	b	40260c <ferror@plt+0xccc>
  402658:	mov	x12, #0x1030                	// #4144
  40265c:	ldp	x29, x30, [sp]
  402660:	ldp	x19, x20, [sp, #16]
  402664:	ldr	x21, [sp, #32]
  402668:	add	sp, sp, x12
  40266c:	ret
  402670:	stp	x29, x30, [sp, #-160]!
  402674:	mov	x29, sp
  402678:	str	x19, [sp, #16]
  40267c:	mov	x19, x1
  402680:	add	x1, sp, #0x20
  402684:	bl	4040c0 <ferror@plt+0x2780>
  402688:	cbz	w0, 4026a4 <ferror@plt+0xd64>
  40268c:	bl	4018d0 <__errno_location@plt>
  402690:	ldr	w0, [x0]
  402694:	neg	w0, w0
  402698:	ldr	x19, [sp, #16]
  40269c:	ldp	x29, x30, [sp], #160
  4026a0:	ret
  4026a4:	ldr	x1, [sp, #40]
  4026a8:	str	x1, [x19]
  4026ac:	b	402698 <ferror@plt+0xd58>
  4026b0:	mov	x12, #0x1040                	// #4160
  4026b4:	sub	sp, sp, x12
  4026b8:	mov	x4, x2
  4026bc:	mov	w3, w0
  4026c0:	add	x0, sp, #0x40
  4026c4:	stp	x29, x30, [sp]
  4026c8:	mov	x29, sp
  4026cc:	stp	x19, x20, [sp, #16]
  4026d0:	adrp	x19, 404000 <ferror@plt+0x26c0>
  4026d4:	add	x19, x19, #0x134
  4026d8:	mov	x20, x2
  4026dc:	mov	x2, x19
  4026e0:	str	x21, [sp, #32]
  4026e4:	mov	w21, w1
  4026e8:	mov	x1, #0x1000                	// #4096
  4026ec:	stp	xzr, xzr, [sp, #48]
  4026f0:	bl	401650 <snprintf@plt>
  4026f4:	add	x1, sp, #0x30
  4026f8:	add	x0, sp, #0x40
  4026fc:	bl	402670 <ferror@plt+0xd30>
  402700:	cbz	w0, 402728 <ferror@plt+0xde8>
  402704:	mov	w2, #0x5                   	// #5
  402708:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40270c:	mov	x0, #0x0                   	// #0
  402710:	add	x1, x1, #0x14f
  402714:	bl	401880 <dcgettext@plt>
  402718:	mov	x1, x0
  40271c:	add	x2, sp, #0x40
  402720:	mov	w0, #0x1                   	// #1
  402724:	bl	401920 <err@plt>
  402728:	mov	x4, x20
  40272c:	mov	w3, w21
  402730:	mov	x2, x19
  402734:	mov	x1, #0x1000                	// #4096
  402738:	add	x0, sp, #0x40
  40273c:	bl	401650 <snprintf@plt>
  402740:	add	x1, sp, #0x38
  402744:	add	x0, sp, #0x40
  402748:	bl	402670 <ferror@plt+0xd30>
  40274c:	cbnz	w0, 402704 <ferror@plt+0xdc4>
  402750:	ldp	x1, x0, [sp, #48]
  402754:	mov	x12, #0x1040                	// #4160
  402758:	ldp	x29, x30, [sp]
  40275c:	ldp	x19, x20, [sp, #16]
  402760:	cmp	x1, x0
  402764:	cset	w0, eq  // eq = none
  402768:	ldr	x21, [sp, #32]
  40276c:	add	sp, sp, x12
  402770:	ret
  402774:	adrp	x3, 416000 <ferror@plt+0x146c0>
  402778:	mov	x2, x1
  40277c:	add	x3, x3, #0x210
  402780:	ldr	w1, [x3]
  402784:	cbnz	w1, 4027b0 <ferror@plt+0xe70>
  402788:	stp	x29, x30, [sp, #-16]!
  40278c:	adrp	x3, 404000 <ferror@plt+0x26c0>
  402790:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402794:	mov	x29, sp
  402798:	adrp	x0, 404000 <ferror@plt+0x26c0>
  40279c:	add	x3, x3, #0x840
  4027a0:	add	x1, x1, #0x161
  4027a4:	add	x0, x0, #0x175
  4027a8:	mov	w2, #0x90                  	// #144
  4027ac:	bl	4018c0 <__assert_fail@plt>
  4027b0:	cmp	w1, w0
  4027b4:	b.eq	4027c0 <ferror@plt+0xe80>  // b.none
  4027b8:	add	x3, x3, #0x18
  4027bc:	b	402780 <ferror@plt+0xe40>
  4027c0:	ldr	x1, [x3, #8]
  4027c4:	add	x0, x3, #0x10
  4027c8:	b	40259c <ferror@plt+0xc5c>
  4027cc:	str	xzr, [x1]
  4027d0:	cbz	x0, 402808 <ferror@plt+0xec8>
  4027d4:	ldrsb	w2, [x0]
  4027d8:	cmp	w2, #0x2f
  4027dc:	b.ne	402828 <ferror@plt+0xee8>  // b.any
  4027e0:	ldrsb	w2, [x0, #1]
  4027e4:	cmp	w2, #0x2f
  4027e8:	b.eq	40280c <ferror@plt+0xecc>  // b.none
  4027ec:	mov	x2, #0x1                   	// #1
  4027f0:	str	x2, [x1]
  4027f4:	add	x2, x0, x2
  4027f8:	ldrsb	w3, [x2]
  4027fc:	cmp	w3, #0x2f
  402800:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402804:	b.ne	402814 <ferror@plt+0xed4>  // b.any
  402808:	ret
  40280c:	add	x0, x0, #0x1
  402810:	b	4027d0 <ferror@plt+0xe90>
  402814:	ldr	x3, [x1]
  402818:	add	x2, x2, #0x1
  40281c:	add	x3, x3, #0x1
  402820:	str	x3, [x1]
  402824:	b	4027f8 <ferror@plt+0xeb8>
  402828:	cbnz	w2, 4027ec <ferror@plt+0xeac>
  40282c:	mov	x0, #0x0                   	// #0
  402830:	b	402808 <ferror@plt+0xec8>
  402834:	stp	x29, x30, [sp, #-64]!
  402838:	mov	x29, sp
  40283c:	stp	x21, x22, [sp, #32]
  402840:	mov	x22, x0
  402844:	str	x23, [sp, #48]
  402848:	mov	x23, x1
  40284c:	stp	x19, x20, [sp, #16]
  402850:	mov	x20, #0x0                   	// #0
  402854:	mov	w19, #0x0                   	// #0
  402858:	ldrsb	w1, [x22, x20]
  40285c:	mov	w21, w20
  402860:	cbz	w1, 40287c <ferror@plt+0xf3c>
  402864:	cbnz	w19, 402898 <ferror@plt+0xf58>
  402868:	cmp	w1, #0x5c
  40286c:	b.eq	4028a4 <ferror@plt+0xf64>  // b.none
  402870:	mov	x0, x23
  402874:	bl	401810 <strchr@plt>
  402878:	cbz	x0, 40289c <ferror@plt+0xf5c>
  40287c:	sub	w0, w21, w19
  402880:	ldp	x19, x20, [sp, #16]
  402884:	sxtw	x0, w0
  402888:	ldp	x21, x22, [sp, #32]
  40288c:	ldr	x23, [sp, #48]
  402890:	ldp	x29, x30, [sp], #64
  402894:	ret
  402898:	mov	w19, #0x0                   	// #0
  40289c:	add	x20, x20, #0x1
  4028a0:	b	402858 <ferror@plt+0xf18>
  4028a4:	mov	w19, #0x1                   	// #1
  4028a8:	b	40289c <ferror@plt+0xf5c>
  4028ac:	stp	x29, x30, [sp, #-64]!
  4028b0:	mov	x29, sp
  4028b4:	stp	x19, x20, [sp, #16]
  4028b8:	mov	x19, x0
  4028bc:	stp	x21, x22, [sp, #32]
  4028c0:	mov	x21, x1
  4028c4:	mov	w22, w2
  4028c8:	str	xzr, [sp, #56]
  4028cc:	bl	4018d0 <__errno_location@plt>
  4028d0:	str	wzr, [x0]
  4028d4:	mov	x20, x0
  4028d8:	cbz	x19, 402914 <ferror@plt+0xfd4>
  4028dc:	ldrsb	w0, [x19]
  4028e0:	cbz	w0, 402914 <ferror@plt+0xfd4>
  4028e4:	add	x1, sp, #0x38
  4028e8:	mov	w2, w22
  4028ec:	mov	x0, x19
  4028f0:	bl	401730 <strtoumax@plt>
  4028f4:	ldr	w1, [x20]
  4028f8:	cbnz	w1, 402914 <ferror@plt+0xfd4>
  4028fc:	ldr	x1, [sp, #56]
  402900:	cmp	x1, x19
  402904:	b.eq	402914 <ferror@plt+0xfd4>  // b.none
  402908:	cbz	x1, 402940 <ferror@plt+0x1000>
  40290c:	ldrsb	w1, [x1]
  402910:	cbz	w1, 402940 <ferror@plt+0x1000>
  402914:	ldr	w1, [x20]
  402918:	adrp	x0, 416000 <ferror@plt+0x146c0>
  40291c:	mov	x3, x19
  402920:	mov	x2, x21
  402924:	cmp	w1, #0x22
  402928:	ldr	w0, [x0, #728]
  40292c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402930:	add	x1, x1, #0xa98
  402934:	b.ne	40293c <ferror@plt+0xffc>  // b.any
  402938:	bl	401920 <err@plt>
  40293c:	bl	401890 <errx@plt>
  402940:	ldp	x19, x20, [sp, #16]
  402944:	ldp	x21, x22, [sp, #32]
  402948:	ldp	x29, x30, [sp], #64
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-32]!
  402954:	mov	x29, sp
  402958:	stp	x19, x20, [sp, #16]
  40295c:	mov	x19, x1
  402960:	mov	x20, x0
  402964:	bl	4018d0 <__errno_location@plt>
  402968:	mov	w1, #0x22                  	// #34
  40296c:	str	w1, [x0]
  402970:	adrp	x0, 416000 <ferror@plt+0x146c0>
  402974:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402978:	mov	x3, x20
  40297c:	mov	x2, x19
  402980:	ldr	w0, [x0, #728]
  402984:	add	x1, x1, #0xa98
  402988:	bl	401920 <err@plt>
  40298c:	stp	x29, x30, [sp, #-32]!
  402990:	mov	x29, sp
  402994:	stp	x19, x20, [sp, #16]
  402998:	mov	x20, x1
  40299c:	mov	x19, x0
  4029a0:	bl	4028ac <ferror@plt+0xf6c>
  4029a4:	mov	x1, #0xffffffff            	// #4294967295
  4029a8:	cmp	x0, x1
  4029ac:	b.ls	4029bc <ferror@plt+0x107c>  // b.plast
  4029b0:	mov	x1, x20
  4029b4:	mov	x0, x19
  4029b8:	bl	402950 <ferror@plt+0x1010>
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	adrp	x1, 416000 <ferror@plt+0x146c0>
  4029cc:	str	w0, [x1, #728]
  4029d0:	ret
  4029d4:	stp	x29, x30, [sp, #-128]!
  4029d8:	mov	x29, sp
  4029dc:	stp	x19, x20, [sp, #16]
  4029e0:	stp	x21, x22, [sp, #32]
  4029e4:	stp	x23, x24, [sp, #48]
  4029e8:	stp	x25, x26, [sp, #64]
  4029ec:	stp	x27, x28, [sp, #80]
  4029f0:	str	xzr, [x1]
  4029f4:	cbnz	x0, 402a0c <ferror@plt+0x10cc>
  4029f8:	mov	w23, #0xffffffea            	// #-22
  4029fc:	bl	4018d0 <__errno_location@plt>
  402a00:	neg	w1, w23
  402a04:	str	w1, [x0]
  402a08:	b	402d08 <ferror@plt+0x13c8>
  402a0c:	mov	x21, x0
  402a10:	ldrsb	w0, [x0]
  402a14:	cbz	w0, 4029f8 <ferror@plt+0x10b8>
  402a18:	mov	x20, x1
  402a1c:	mov	x22, x2
  402a20:	bl	4017b0 <__ctype_b_loc@plt>
  402a24:	mov	x25, x0
  402a28:	mov	x0, x21
  402a2c:	ldr	x3, [x25]
  402a30:	ldrb	w2, [x0]
  402a34:	ldrsb	w1, [x0]
  402a38:	ldrh	w2, [x3, x2, lsl #1]
  402a3c:	tbnz	w2, #13, 402aa0 <ferror@plt+0x1160>
  402a40:	cmp	w1, #0x2d
  402a44:	b.eq	4029f8 <ferror@plt+0x10b8>  // b.none
  402a48:	bl	4018d0 <__errno_location@plt>
  402a4c:	mov	x24, x0
  402a50:	add	x26, sp, #0x78
  402a54:	mov	x0, x21
  402a58:	mov	x1, x26
  402a5c:	mov	w2, #0x0                   	// #0
  402a60:	str	wzr, [x24]
  402a64:	str	xzr, [sp, #120]
  402a68:	bl	401730 <strtoumax@plt>
  402a6c:	ldr	w23, [x24]
  402a70:	ldr	x28, [sp, #120]
  402a74:	mov	x19, x0
  402a78:	cmp	x28, x21
  402a7c:	b.eq	402a90 <ferror@plt+0x1150>  // b.none
  402a80:	cbz	w23, 402aa8 <ferror@plt+0x1168>
  402a84:	sub	x0, x0, #0x1
  402a88:	cmn	x0, #0x3
  402a8c:	b.ls	402aa8 <ferror@plt+0x1168>  // b.plast
  402a90:	cbz	w23, 4029f8 <ferror@plt+0x10b8>
  402a94:	neg	w23, w23
  402a98:	tbnz	w23, #31, 4029fc <ferror@plt+0x10bc>
  402a9c:	b	402d08 <ferror@plt+0x13c8>
  402aa0:	add	x0, x0, #0x1
  402aa4:	b	402a30 <ferror@plt+0x10f0>
  402aa8:	cbz	x28, 402d00 <ferror@plt+0x13c0>
  402aac:	ldrsb	w0, [x28]
  402ab0:	cbz	w0, 402d00 <ferror@plt+0x13c0>
  402ab4:	mov	w21, #0x0                   	// #0
  402ab8:	mov	x27, #0x0                   	// #0
  402abc:	ldrsb	w0, [x28, #1]
  402ac0:	cmp	w0, #0x69
  402ac4:	b.ne	402b9c <ferror@plt+0x125c>  // b.any
  402ac8:	ldrsb	w0, [x28, #2]
  402acc:	and	w0, w0, #0xffffffdf
  402ad0:	cmp	w0, #0x42
  402ad4:	b.ne	402ae0 <ferror@plt+0x11a0>  // b.any
  402ad8:	ldrsb	w0, [x28, #3]
  402adc:	cbz	w0, 402ca8 <ferror@plt+0x1368>
  402ae0:	bl	401660 <localeconv@plt>
  402ae4:	mov	x3, x0
  402ae8:	cbz	x0, 402c84 <ferror@plt+0x1344>
  402aec:	ldr	x3, [x0]
  402af0:	cbz	x3, 402c84 <ferror@plt+0x1344>
  402af4:	mov	x0, x3
  402af8:	str	x3, [sp, #104]
  402afc:	bl	401590 <strlen@plt>
  402b00:	mov	x23, x0
  402b04:	ldr	x3, [sp, #104]
  402b08:	cbnz	x27, 4029f8 <ferror@plt+0x10b8>
  402b0c:	ldrsb	w0, [x28]
  402b10:	cbz	w0, 4029f8 <ferror@plt+0x10b8>
  402b14:	cbz	x3, 4029f8 <ferror@plt+0x10b8>
  402b18:	mov	x2, x23
  402b1c:	mov	x1, x28
  402b20:	mov	x0, x3
  402b24:	bl	4016b0 <strncmp@plt>
  402b28:	cbnz	w0, 4029f8 <ferror@plt+0x10b8>
  402b2c:	add	x23, x28, x23
  402b30:	sub	w1, w21, w23
  402b34:	ldrsb	w0, [x23]
  402b38:	add	w21, w1, w23
  402b3c:	cmp	w0, #0x30
  402b40:	b.eq	402c8c <ferror@plt+0x134c>  // b.none
  402b44:	ldr	x1, [x25]
  402b48:	ldrh	w0, [x1, w0, sxtw #1]
  402b4c:	tbz	w0, #11, 402c94 <ferror@plt+0x1354>
  402b50:	str	wzr, [x24]
  402b54:	mov	x0, x23
  402b58:	mov	x1, x26
  402b5c:	mov	w2, #0x0                   	// #0
  402b60:	str	xzr, [sp, #120]
  402b64:	bl	401730 <strtoumax@plt>
  402b68:	mov	x27, x0
  402b6c:	ldr	x0, [sp, #120]
  402b70:	cmp	x0, x23
  402b74:	ldr	w23, [x24]
  402b78:	b.eq	402a90 <ferror@plt+0x1150>  // b.none
  402b7c:	cbz	w23, 402ca0 <ferror@plt+0x1360>
  402b80:	sub	x1, x27, #0x1
  402b84:	cmn	x1, #0x3
  402b88:	b.hi	402a90 <ferror@plt+0x1150>  // b.pmore
  402b8c:	cbz	x0, 4029f8 <ferror@plt+0x10b8>
  402b90:	ldrsb	w0, [x0]
  402b94:	cbnz	w0, 402c98 <ferror@plt+0x1358>
  402b98:	b	4029f8 <ferror@plt+0x10b8>
  402b9c:	and	w1, w0, #0xffffffdf
  402ba0:	cmp	w1, #0x42
  402ba4:	b.ne	402adc <ferror@plt+0x119c>  // b.any
  402ba8:	ldrsb	w0, [x28, #2]
  402bac:	cbnz	w0, 402ae0 <ferror@plt+0x11a0>
  402bb0:	mov	w24, #0x3e8                 	// #1000
  402bb4:	adrp	x3, 404000 <ferror@plt+0x26c0>
  402bb8:	ldrsb	w25, [x28]
  402bbc:	add	x23, x3, #0xaa1
  402bc0:	mov	w1, w25
  402bc4:	mov	x0, x23
  402bc8:	bl	401810 <strchr@plt>
  402bcc:	mov	x3, x0
  402bd0:	cbz	x0, 402cb0 <ferror@plt+0x1370>
  402bd4:	sub	x3, x3, x23
  402bd8:	sxtw	x4, w24
  402bdc:	add	w3, w3, #0x1
  402be0:	mov	w1, w3
  402be4:	mov	w0, w3
  402be8:	cbnz	w0, 402cd0 <ferror@plt+0x1390>
  402bec:	mov	w23, #0x0                   	// #0
  402bf0:	cbz	x22, 402bf8 <ferror@plt+0x12b8>
  402bf4:	str	w3, [x22]
  402bf8:	cmp	x27, #0x0
  402bfc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402c00:	b.eq	402c7c <ferror@plt+0x133c>  // b.none
  402c04:	sxtw	x0, w24
  402c08:	mov	x2, #0x1                   	// #1
  402c0c:	umulh	x3, x2, x0
  402c10:	sub	w1, w1, #0x1
  402c14:	cbnz	x3, 402c20 <ferror@plt+0x12e0>
  402c18:	mul	x2, x2, x0
  402c1c:	cbnz	w1, 402c0c <ferror@plt+0x12cc>
  402c20:	mov	x0, #0xa                   	// #10
  402c24:	mov	x1, x0
  402c28:	cmp	x27, x0
  402c2c:	b.hi	402cec <ferror@plt+0x13ac>  // b.pmore
  402c30:	mov	w1, #0x0                   	// #0
  402c34:	mov	x3, #0xa                   	// #10
  402c38:	cmp	w21, w1
  402c3c:	b.ne	402cf4 <ferror@plt+0x13b4>  // b.any
  402c40:	mov	x3, #0x1                   	// #1
  402c44:	mov	x4, #0xa                   	// #10
  402c48:	udiv	x1, x27, x4
  402c4c:	mov	x6, x27
  402c50:	msub	x5, x1, x4, x27
  402c54:	mov	x27, x1
  402c58:	mov	x1, x3
  402c5c:	mul	x3, x3, x4
  402c60:	cbz	x5, 402c74 <ferror@plt+0x1334>
  402c64:	udiv	x1, x0, x1
  402c68:	udiv	x1, x1, x5
  402c6c:	udiv	x1, x2, x1
  402c70:	add	x19, x19, x1
  402c74:	cmp	x6, #0x9
  402c78:	b.hi	402c48 <ferror@plt+0x1308>  // b.pmore
  402c7c:	str	x19, [x20]
  402c80:	b	402a98 <ferror@plt+0x1158>
  402c84:	mov	x23, #0x0                   	// #0
  402c88:	b	402b08 <ferror@plt+0x11c8>
  402c8c:	add	x23, x23, #0x1
  402c90:	b	402b34 <ferror@plt+0x11f4>
  402c94:	str	x23, [sp, #120]
  402c98:	ldr	x28, [sp, #120]
  402c9c:	b	402abc <ferror@plt+0x117c>
  402ca0:	cbnz	x27, 402b8c <ferror@plt+0x124c>
  402ca4:	b	402c98 <ferror@plt+0x1358>
  402ca8:	mov	w24, #0x400                 	// #1024
  402cac:	b	402bb4 <ferror@plt+0x1274>
  402cb0:	adrp	x3, 404000 <ferror@plt+0x26c0>
  402cb4:	add	x23, x3, #0xaaa
  402cb8:	mov	w1, w25
  402cbc:	mov	x0, x23
  402cc0:	bl	401810 <strchr@plt>
  402cc4:	mov	x3, x0
  402cc8:	cbnz	x0, 402bd4 <ferror@plt+0x1294>
  402ccc:	b	4029f8 <ferror@plt+0x10b8>
  402cd0:	umulh	x2, x19, x4
  402cd4:	sub	w0, w0, #0x1
  402cd8:	cbnz	x2, 402ce4 <ferror@plt+0x13a4>
  402cdc:	mul	x19, x19, x4
  402ce0:	b	402be8 <ferror@plt+0x12a8>
  402ce4:	mov	w23, #0xffffffde            	// #-34
  402ce8:	b	402bf0 <ferror@plt+0x12b0>
  402cec:	mul	x0, x0, x1
  402cf0:	b	402c28 <ferror@plt+0x12e8>
  402cf4:	mul	x0, x0, x3
  402cf8:	add	w1, w1, #0x1
  402cfc:	b	402c38 <ferror@plt+0x12f8>
  402d00:	mov	w23, #0x0                   	// #0
  402d04:	str	x19, [x20]
  402d08:	mov	w0, w23
  402d0c:	ldp	x19, x20, [sp, #16]
  402d10:	ldp	x21, x22, [sp, #32]
  402d14:	ldp	x23, x24, [sp, #48]
  402d18:	ldp	x25, x26, [sp, #64]
  402d1c:	ldp	x27, x28, [sp, #80]
  402d20:	ldp	x29, x30, [sp], #128
  402d24:	ret
  402d28:	mov	x2, #0x0                   	// #0
  402d2c:	b	4029d4 <ferror@plt+0x1094>
  402d30:	stp	x29, x30, [sp, #-48]!
  402d34:	mov	x29, sp
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	mov	x20, x1
  402d40:	mov	x19, x0
  402d44:	stp	x21, x22, [sp, #32]
  402d48:	mov	x21, x0
  402d4c:	cbz	x19, 402da8 <ferror@plt+0x1468>
  402d50:	ldrsb	w22, [x19]
  402d54:	cbnz	w22, 402d84 <ferror@plt+0x1444>
  402d58:	cbnz	x20, 402dac <ferror@plt+0x146c>
  402d5c:	cmp	x19, #0x0
  402d60:	ccmp	x21, x19, #0x2, ne  // ne = any
  402d64:	b.cs	402d70 <ferror@plt+0x1430>  // b.hs, b.nlast
  402d68:	ldrsb	w0, [x19]
  402d6c:	cbz	w0, 402da0 <ferror@plt+0x1460>
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	ldp	x19, x20, [sp, #16]
  402d78:	ldp	x21, x22, [sp, #32]
  402d7c:	ldp	x29, x30, [sp], #48
  402d80:	ret
  402d84:	bl	4017b0 <__ctype_b_loc@plt>
  402d88:	ubfiz	x22, x22, #1, #8
  402d8c:	ldr	x0, [x0]
  402d90:	ldrh	w0, [x0, x22]
  402d94:	tbz	w0, #11, 402d58 <ferror@plt+0x1418>
  402d98:	add	x19, x19, #0x1
  402d9c:	b	402d4c <ferror@plt+0x140c>
  402da0:	mov	w0, #0x1                   	// #1
  402da4:	b	402d74 <ferror@plt+0x1434>
  402da8:	cbz	x20, 402d70 <ferror@plt+0x1430>
  402dac:	str	x19, [x20]
  402db0:	b	402d5c <ferror@plt+0x141c>
  402db4:	stp	x29, x30, [sp, #-48]!
  402db8:	mov	x29, sp
  402dbc:	stp	x19, x20, [sp, #16]
  402dc0:	mov	x20, x1
  402dc4:	mov	x19, x0
  402dc8:	stp	x21, x22, [sp, #32]
  402dcc:	mov	x21, x0
  402dd0:	cbz	x19, 402e2c <ferror@plt+0x14ec>
  402dd4:	ldrsb	w22, [x19]
  402dd8:	cbnz	w22, 402e08 <ferror@plt+0x14c8>
  402ddc:	cbnz	x20, 402e30 <ferror@plt+0x14f0>
  402de0:	cmp	x19, #0x0
  402de4:	ccmp	x21, x19, #0x2, ne  // ne = any
  402de8:	b.cs	402df4 <ferror@plt+0x14b4>  // b.hs, b.nlast
  402dec:	ldrsb	w0, [x19]
  402df0:	cbz	w0, 402e24 <ferror@plt+0x14e4>
  402df4:	mov	w0, #0x0                   	// #0
  402df8:	ldp	x19, x20, [sp, #16]
  402dfc:	ldp	x21, x22, [sp, #32]
  402e00:	ldp	x29, x30, [sp], #48
  402e04:	ret
  402e08:	bl	4017b0 <__ctype_b_loc@plt>
  402e0c:	ubfiz	x22, x22, #1, #8
  402e10:	ldr	x0, [x0]
  402e14:	ldrh	w0, [x0, x22]
  402e18:	tbz	w0, #12, 402ddc <ferror@plt+0x149c>
  402e1c:	add	x19, x19, #0x1
  402e20:	b	402dd0 <ferror@plt+0x1490>
  402e24:	mov	w0, #0x1                   	// #1
  402e28:	b	402df8 <ferror@plt+0x14b8>
  402e2c:	cbz	x20, 402df4 <ferror@plt+0x14b4>
  402e30:	str	x19, [x20]
  402e34:	b	402de0 <ferror@plt+0x14a0>
  402e38:	stp	x29, x30, [sp, #-128]!
  402e3c:	mov	x29, sp
  402e40:	stp	x19, x20, [sp, #16]
  402e44:	mov	x19, x0
  402e48:	add	x0, sp, #0x80
  402e4c:	mov	x20, x1
  402e50:	stp	x21, x22, [sp, #32]
  402e54:	add	x21, sp, #0x80
  402e58:	stp	x0, x0, [sp, #48]
  402e5c:	add	x0, sp, #0x50
  402e60:	str	x0, [sp, #64]
  402e64:	mov	w0, #0xffffffd0            	// #-48
  402e68:	str	w0, [sp, #72]
  402e6c:	str	wzr, [sp, #76]
  402e70:	stp	x2, x3, [sp, #80]
  402e74:	stp	x4, x5, [sp, #96]
  402e78:	stp	x6, x7, [sp, #112]
  402e7c:	ldr	w1, [sp, #72]
  402e80:	ldr	x0, [sp, #48]
  402e84:	tbnz	w1, #31, 402ee8 <ferror@plt+0x15a8>
  402e88:	add	x1, x0, #0xf
  402e8c:	and	x1, x1, #0xfffffffffffffff8
  402e90:	str	x1, [sp, #48]
  402e94:	ldr	x1, [x0]
  402e98:	cbz	x1, 402f18 <ferror@plt+0x15d8>
  402e9c:	ldr	w2, [sp, #72]
  402ea0:	ldr	x0, [sp, #48]
  402ea4:	tbnz	w2, #31, 402f00 <ferror@plt+0x15c0>
  402ea8:	add	x2, x0, #0xf
  402eac:	and	x2, x2, #0xfffffffffffffff8
  402eb0:	str	x2, [sp, #48]
  402eb4:	ldr	x22, [x0]
  402eb8:	cbz	x22, 402f18 <ferror@plt+0x15d8>
  402ebc:	mov	x0, x19
  402ec0:	bl	401790 <strcmp@plt>
  402ec4:	cbz	w0, 402f34 <ferror@plt+0x15f4>
  402ec8:	mov	x1, x22
  402ecc:	mov	x0, x19
  402ed0:	bl	401790 <strcmp@plt>
  402ed4:	cbnz	w0, 402e7c <ferror@plt+0x153c>
  402ed8:	ldp	x19, x20, [sp, #16]
  402edc:	ldp	x21, x22, [sp, #32]
  402ee0:	ldp	x29, x30, [sp], #128
  402ee4:	ret
  402ee8:	add	w2, w1, #0x8
  402eec:	str	w2, [sp, #72]
  402ef0:	cmp	w2, #0x0
  402ef4:	b.gt	402e88 <ferror@plt+0x1548>
  402ef8:	add	x0, x21, w1, sxtw
  402efc:	b	402e94 <ferror@plt+0x1554>
  402f00:	add	w3, w2, #0x8
  402f04:	str	w3, [sp, #72]
  402f08:	cmp	w3, #0x0
  402f0c:	b.gt	402ea8 <ferror@plt+0x1568>
  402f10:	add	x0, x21, w2, sxtw
  402f14:	b	402eb4 <ferror@plt+0x1574>
  402f18:	adrp	x0, 416000 <ferror@plt+0x146c0>
  402f1c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402f20:	mov	x3, x19
  402f24:	mov	x2, x20
  402f28:	ldr	w0, [x0, #728]
  402f2c:	add	x1, x1, #0xa98
  402f30:	bl	401890 <errx@plt>
  402f34:	mov	w0, #0x1                   	// #1
  402f38:	b	402ed8 <ferror@plt+0x1598>
  402f3c:	add	x1, x0, x1
  402f40:	sxtb	w2, w2
  402f44:	cmp	x0, x1
  402f48:	b.eq	402f54 <ferror@plt+0x1614>  // b.none
  402f4c:	ldrsb	w3, [x0]
  402f50:	cbnz	w3, 402f5c <ferror@plt+0x161c>
  402f54:	mov	x0, #0x0                   	// #0
  402f58:	ret
  402f5c:	cmp	w2, w3
  402f60:	b.eq	402f58 <ferror@plt+0x1618>  // b.none
  402f64:	add	x0, x0, #0x1
  402f68:	b	402f44 <ferror@plt+0x1604>
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	mov	w2, #0xa                   	// #10
  402f74:	mov	x29, sp
  402f78:	stp	x19, x20, [sp, #16]
  402f7c:	mov	x20, x1
  402f80:	mov	x19, x0
  402f84:	bl	40298c <ferror@plt+0x104c>
  402f88:	mov	w1, #0xffff                	// #65535
  402f8c:	cmp	w0, w1
  402f90:	b.ls	402fa0 <ferror@plt+0x1660>  // b.plast
  402f94:	mov	x1, x20
  402f98:	mov	x0, x19
  402f9c:	bl	402950 <ferror@plt+0x1010>
  402fa0:	ldp	x19, x20, [sp, #16]
  402fa4:	ldp	x29, x30, [sp], #32
  402fa8:	ret
  402fac:	stp	x29, x30, [sp, #-32]!
  402fb0:	mov	w2, #0x10                  	// #16
  402fb4:	mov	x29, sp
  402fb8:	stp	x19, x20, [sp, #16]
  402fbc:	mov	x20, x1
  402fc0:	mov	x19, x0
  402fc4:	bl	40298c <ferror@plt+0x104c>
  402fc8:	mov	w1, #0xffff                	// #65535
  402fcc:	cmp	w0, w1
  402fd0:	b.ls	402fe0 <ferror@plt+0x16a0>  // b.plast
  402fd4:	mov	x1, x20
  402fd8:	mov	x0, x19
  402fdc:	bl	402950 <ferror@plt+0x1010>
  402fe0:	ldp	x19, x20, [sp, #16]
  402fe4:	ldp	x29, x30, [sp], #32
  402fe8:	ret
  402fec:	mov	w2, #0xa                   	// #10
  402ff0:	b	40298c <ferror@plt+0x104c>
  402ff4:	mov	w2, #0x10                  	// #16
  402ff8:	b	40298c <ferror@plt+0x104c>
  402ffc:	stp	x29, x30, [sp, #-64]!
  403000:	mov	x29, sp
  403004:	stp	x19, x20, [sp, #16]
  403008:	mov	x19, x0
  40300c:	str	x21, [sp, #32]
  403010:	mov	x21, x1
  403014:	str	xzr, [sp, #56]
  403018:	bl	4018d0 <__errno_location@plt>
  40301c:	str	wzr, [x0]
  403020:	mov	x20, x0
  403024:	cbz	x19, 403060 <ferror@plt+0x1720>
  403028:	ldrsb	w0, [x19]
  40302c:	cbz	w0, 403060 <ferror@plt+0x1720>
  403030:	add	x1, sp, #0x38
  403034:	mov	x0, x19
  403038:	mov	w2, #0xa                   	// #10
  40303c:	bl	4015f0 <strtoimax@plt>
  403040:	ldr	w1, [x20]
  403044:	cbnz	w1, 403060 <ferror@plt+0x1720>
  403048:	ldr	x1, [sp, #56]
  40304c:	cmp	x1, x19
  403050:	b.eq	403060 <ferror@plt+0x1720>  // b.none
  403054:	cbz	x1, 40308c <ferror@plt+0x174c>
  403058:	ldrsb	w1, [x1]
  40305c:	cbz	w1, 40308c <ferror@plt+0x174c>
  403060:	ldr	w1, [x20]
  403064:	adrp	x0, 416000 <ferror@plt+0x146c0>
  403068:	mov	x3, x19
  40306c:	mov	x2, x21
  403070:	cmp	w1, #0x22
  403074:	ldr	w0, [x0, #728]
  403078:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40307c:	add	x1, x1, #0xa98
  403080:	b.ne	403088 <ferror@plt+0x1748>  // b.any
  403084:	bl	401920 <err@plt>
  403088:	bl	401890 <errx@plt>
  40308c:	ldp	x19, x20, [sp, #16]
  403090:	ldr	x21, [sp, #32]
  403094:	ldp	x29, x30, [sp], #64
  403098:	ret
  40309c:	stp	x29, x30, [sp, #-32]!
  4030a0:	mov	x29, sp
  4030a4:	stp	x19, x20, [sp, #16]
  4030a8:	mov	x19, x1
  4030ac:	mov	x20, x0
  4030b0:	bl	402ffc <ferror@plt+0x16bc>
  4030b4:	mov	x1, #0x80000000            	// #2147483648
  4030b8:	add	x1, x0, x1
  4030bc:	mov	x2, #0xffffffff            	// #4294967295
  4030c0:	cmp	x1, x2
  4030c4:	b.ls	4030f0 <ferror@plt+0x17b0>  // b.plast
  4030c8:	bl	4018d0 <__errno_location@plt>
  4030cc:	mov	w1, #0x22                  	// #34
  4030d0:	str	w1, [x0]
  4030d4:	adrp	x0, 416000 <ferror@plt+0x146c0>
  4030d8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4030dc:	mov	x3, x20
  4030e0:	mov	x2, x19
  4030e4:	ldr	w0, [x0, #728]
  4030e8:	add	x1, x1, #0xa98
  4030ec:	bl	401920 <err@plt>
  4030f0:	ldp	x19, x20, [sp, #16]
  4030f4:	ldp	x29, x30, [sp], #32
  4030f8:	ret
  4030fc:	stp	x29, x30, [sp, #-32]!
  403100:	mov	x29, sp
  403104:	stp	x19, x20, [sp, #16]
  403108:	mov	x19, x1
  40310c:	mov	x20, x0
  403110:	bl	40309c <ferror@plt+0x175c>
  403114:	add	w2, w0, #0x8, lsl #12
  403118:	mov	w1, #0xffff                	// #65535
  40311c:	cmp	w2, w1
  403120:	b.ls	40314c <ferror@plt+0x180c>  // b.plast
  403124:	bl	4018d0 <__errno_location@plt>
  403128:	mov	w1, #0x22                  	// #34
  40312c:	str	w1, [x0]
  403130:	adrp	x0, 416000 <ferror@plt+0x146c0>
  403134:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403138:	mov	x3, x20
  40313c:	mov	x2, x19
  403140:	ldr	w0, [x0, #728]
  403144:	add	x1, x1, #0xa98
  403148:	bl	401920 <err@plt>
  40314c:	ldp	x19, x20, [sp, #16]
  403150:	ldp	x29, x30, [sp], #32
  403154:	ret
  403158:	mov	w2, #0xa                   	// #10
  40315c:	b	4028ac <ferror@plt+0xf6c>
  403160:	mov	w2, #0x10                  	// #16
  403164:	b	4028ac <ferror@plt+0xf6c>
  403168:	stp	x29, x30, [sp, #-64]!
  40316c:	mov	x29, sp
  403170:	stp	x19, x20, [sp, #16]
  403174:	mov	x19, x0
  403178:	str	x21, [sp, #32]
  40317c:	mov	x21, x1
  403180:	str	xzr, [sp, #56]
  403184:	bl	4018d0 <__errno_location@plt>
  403188:	str	wzr, [x0]
  40318c:	mov	x20, x0
  403190:	cbz	x19, 4031c8 <ferror@plt+0x1888>
  403194:	ldrsb	w0, [x19]
  403198:	cbz	w0, 4031c8 <ferror@plt+0x1888>
  40319c:	mov	x0, x19
  4031a0:	add	x1, sp, #0x38
  4031a4:	bl	401600 <strtod@plt>
  4031a8:	ldr	w0, [x20]
  4031ac:	cbnz	w0, 4031c8 <ferror@plt+0x1888>
  4031b0:	ldr	x0, [sp, #56]
  4031b4:	cmp	x0, x19
  4031b8:	b.eq	4031c8 <ferror@plt+0x1888>  // b.none
  4031bc:	cbz	x0, 4031f4 <ferror@plt+0x18b4>
  4031c0:	ldrsb	w0, [x0]
  4031c4:	cbz	w0, 4031f4 <ferror@plt+0x18b4>
  4031c8:	ldr	w1, [x20]
  4031cc:	adrp	x0, 416000 <ferror@plt+0x146c0>
  4031d0:	mov	x3, x19
  4031d4:	mov	x2, x21
  4031d8:	cmp	w1, #0x22
  4031dc:	ldr	w0, [x0, #728]
  4031e0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4031e4:	add	x1, x1, #0xa98
  4031e8:	b.ne	4031f0 <ferror@plt+0x18b0>  // b.any
  4031ec:	bl	401920 <err@plt>
  4031f0:	bl	401890 <errx@plt>
  4031f4:	ldp	x19, x20, [sp, #16]
  4031f8:	ldr	x21, [sp, #32]
  4031fc:	ldp	x29, x30, [sp], #64
  403200:	ret
  403204:	stp	x29, x30, [sp, #-64]!
  403208:	mov	x29, sp
  40320c:	stp	x19, x20, [sp, #16]
  403210:	mov	x19, x0
  403214:	str	x21, [sp, #32]
  403218:	mov	x21, x1
  40321c:	str	xzr, [sp, #56]
  403220:	bl	4018d0 <__errno_location@plt>
  403224:	str	wzr, [x0]
  403228:	mov	x20, x0
  40322c:	cbz	x19, 403268 <ferror@plt+0x1928>
  403230:	ldrsb	w0, [x19]
  403234:	cbz	w0, 403268 <ferror@plt+0x1928>
  403238:	add	x1, sp, #0x38
  40323c:	mov	x0, x19
  403240:	mov	w2, #0xa                   	// #10
  403244:	bl	4017c0 <strtol@plt>
  403248:	ldr	w1, [x20]
  40324c:	cbnz	w1, 403268 <ferror@plt+0x1928>
  403250:	ldr	x1, [sp, #56]
  403254:	cmp	x1, x19
  403258:	b.eq	403268 <ferror@plt+0x1928>  // b.none
  40325c:	cbz	x1, 403294 <ferror@plt+0x1954>
  403260:	ldrsb	w1, [x1]
  403264:	cbz	w1, 403294 <ferror@plt+0x1954>
  403268:	ldr	w1, [x20]
  40326c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  403270:	mov	x3, x19
  403274:	mov	x2, x21
  403278:	cmp	w1, #0x22
  40327c:	ldr	w0, [x0, #728]
  403280:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403284:	add	x1, x1, #0xa98
  403288:	b.ne	403290 <ferror@plt+0x1950>  // b.any
  40328c:	bl	401920 <err@plt>
  403290:	bl	401890 <errx@plt>
  403294:	ldp	x19, x20, [sp, #16]
  403298:	ldr	x21, [sp, #32]
  40329c:	ldp	x29, x30, [sp], #64
  4032a0:	ret
  4032a4:	stp	x29, x30, [sp, #-64]!
  4032a8:	mov	x29, sp
  4032ac:	stp	x19, x20, [sp, #16]
  4032b0:	mov	x19, x0
  4032b4:	str	x21, [sp, #32]
  4032b8:	mov	x21, x1
  4032bc:	str	xzr, [sp, #56]
  4032c0:	bl	4018d0 <__errno_location@plt>
  4032c4:	str	wzr, [x0]
  4032c8:	mov	x20, x0
  4032cc:	cbz	x19, 403308 <ferror@plt+0x19c8>
  4032d0:	ldrsb	w0, [x19]
  4032d4:	cbz	w0, 403308 <ferror@plt+0x19c8>
  4032d8:	add	x1, sp, #0x38
  4032dc:	mov	x0, x19
  4032e0:	mov	w2, #0xa                   	// #10
  4032e4:	bl	401580 <strtoul@plt>
  4032e8:	ldr	w1, [x20]
  4032ec:	cbnz	w1, 403308 <ferror@plt+0x19c8>
  4032f0:	ldr	x1, [sp, #56]
  4032f4:	cmp	x1, x19
  4032f8:	b.eq	403308 <ferror@plt+0x19c8>  // b.none
  4032fc:	cbz	x1, 403334 <ferror@plt+0x19f4>
  403300:	ldrsb	w1, [x1]
  403304:	cbz	w1, 403334 <ferror@plt+0x19f4>
  403308:	ldr	w1, [x20]
  40330c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  403310:	mov	x3, x19
  403314:	mov	x2, x21
  403318:	cmp	w1, #0x22
  40331c:	ldr	w0, [x0, #728]
  403320:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403324:	add	x1, x1, #0xa98
  403328:	b.ne	403330 <ferror@plt+0x19f0>  // b.any
  40332c:	bl	401920 <err@plt>
  403330:	bl	401890 <errx@plt>
  403334:	ldp	x19, x20, [sp, #16]
  403338:	ldr	x21, [sp, #32]
  40333c:	ldp	x29, x30, [sp], #64
  403340:	ret
  403344:	stp	x29, x30, [sp, #-48]!
  403348:	mov	x29, sp
  40334c:	stp	x19, x20, [sp, #16]
  403350:	mov	x19, x1
  403354:	mov	x20, x0
  403358:	add	x1, sp, #0x28
  40335c:	bl	402d28 <ferror@plt+0x13e8>
  403360:	cbnz	w0, 403374 <ferror@plt+0x1a34>
  403364:	ldp	x19, x20, [sp, #16]
  403368:	ldr	x0, [sp, #40]
  40336c:	ldp	x29, x30, [sp], #48
  403370:	ret
  403374:	bl	4018d0 <__errno_location@plt>
  403378:	mov	x1, x0
  40337c:	adrp	x0, 416000 <ferror@plt+0x146c0>
  403380:	mov	x3, x20
  403384:	ldr	w2, [x1]
  403388:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40338c:	ldr	w0, [x0, #728]
  403390:	cbz	w2, 4033a0 <ferror@plt+0x1a60>
  403394:	mov	x2, x19
  403398:	add	x1, x1, #0xa98
  40339c:	bl	401920 <err@plt>
  4033a0:	mov	x2, x19
  4033a4:	add	x1, x1, #0xa98
  4033a8:	bl	401890 <errx@plt>
  4033ac:	stp	x29, x30, [sp, #-32]!
  4033b0:	mov	x29, sp
  4033b4:	str	x19, [sp, #16]
  4033b8:	mov	x19, x1
  4033bc:	mov	x1, x2
  4033c0:	bl	403168 <ferror@plt+0x1828>
  4033c4:	fcvtzs	d1, d0
  4033c8:	mov	x0, #0x848000000000        	// #145685290680320
  4033cc:	movk	x0, #0x412e, lsl #48
  4033d0:	str	d1, [x19]
  4033d4:	scvtf	d1, d1
  4033d8:	fsub	d0, d0, d1
  4033dc:	fmov	d1, x0
  4033e0:	fmul	d0, d0, d1
  4033e4:	fcvtzs	d0, d0
  4033e8:	str	d0, [x19, #8]
  4033ec:	ldr	x19, [sp, #16]
  4033f0:	ldp	x29, x30, [sp], #32
  4033f4:	ret
  4033f8:	mov	w3, w0
  4033fc:	mov	x0, x1
  403400:	and	w1, w3, #0xf000
  403404:	cmp	w1, #0x4, lsl #12
  403408:	b.ne	403538 <ferror@plt+0x1bf8>  // b.any
  40340c:	mov	w1, #0x64                  	// #100
  403410:	mov	w2, #0x1                   	// #1
  403414:	strb	w1, [x0]
  403418:	and	x4, x2, #0xffff
  40341c:	add	w5, w2, #0x1
  403420:	and	x5, x5, #0x3
  403424:	tst	x3, #0x100
  403428:	mov	w6, #0x2d                  	// #45
  40342c:	mov	w1, #0x72                  	// #114
  403430:	csel	w1, w1, w6, ne  // ne = any
  403434:	tst	x3, #0x80
  403438:	strb	w1, [x0, x4]
  40343c:	mov	w1, #0x77                  	// #119
  403440:	csel	w1, w1, w6, ne  // ne = any
  403444:	strb	w1, [x0, x5]
  403448:	add	w4, w2, #0x2
  40344c:	and	w1, w3, #0x40
  403450:	and	w4, w4, #0xffff
  403454:	tbz	w3, #11, 4035a0 <ferror@plt+0x1c60>
  403458:	cmp	w1, #0x0
  40345c:	mov	w5, #0x53                  	// #83
  403460:	mov	w1, #0x73                  	// #115
  403464:	csel	w1, w1, w5, ne  // ne = any
  403468:	and	x4, x4, #0xffff
  40346c:	add	w5, w2, #0x3
  403470:	and	x5, x5, #0x7
  403474:	tst	x3, #0x20
  403478:	mov	w6, #0x2d                  	// #45
  40347c:	strb	w1, [x0, x4]
  403480:	add	w4, w2, #0x4
  403484:	and	x4, x4, #0xf
  403488:	mov	w1, #0x72                  	// #114
  40348c:	csel	w1, w1, w6, ne  // ne = any
  403490:	tst	x3, #0x10
  403494:	strb	w1, [x0, x5]
  403498:	mov	w1, #0x77                  	// #119
  40349c:	csel	w1, w1, w6, ne  // ne = any
  4034a0:	strb	w1, [x0, x4]
  4034a4:	add	w5, w2, #0x5
  4034a8:	and	w1, w3, #0x8
  4034ac:	and	w5, w5, #0xffff
  4034b0:	tbz	w3, #10, 4035b0 <ferror@plt+0x1c70>
  4034b4:	cmp	w1, #0x0
  4034b8:	mov	w4, #0x53                  	// #83
  4034bc:	mov	w1, #0x73                  	// #115
  4034c0:	csel	w1, w1, w4, ne  // ne = any
  4034c4:	and	x5, x5, #0xffff
  4034c8:	add	w4, w2, #0x6
  4034cc:	and	x4, x4, #0xf
  4034d0:	tst	x3, #0x4
  4034d4:	mov	w6, #0x2d                  	// #45
  4034d8:	strb	w1, [x0, x5]
  4034dc:	add	w5, w2, #0x7
  4034e0:	and	x5, x5, #0xf
  4034e4:	mov	w1, #0x72                  	// #114
  4034e8:	csel	w1, w1, w6, ne  // ne = any
  4034ec:	tst	x3, #0x2
  4034f0:	strb	w1, [x0, x4]
  4034f4:	mov	w1, #0x77                  	// #119
  4034f8:	csel	w1, w1, w6, ne  // ne = any
  4034fc:	strb	w1, [x0, x5]
  403500:	add	w4, w2, #0x8
  403504:	and	w1, w3, #0x1
  403508:	and	w4, w4, #0xffff
  40350c:	tbz	w3, #9, 4035c0 <ferror@plt+0x1c80>
  403510:	cmp	w1, #0x0
  403514:	mov	w3, #0x54                  	// #84
  403518:	mov	w1, #0x74                  	// #116
  40351c:	csel	w1, w1, w3, ne  // ne = any
  403520:	and	x3, x4, #0xffff
  403524:	add	w2, w2, #0x9
  403528:	and	x2, x2, #0xffff
  40352c:	strb	w1, [x0, x3]
  403530:	strb	wzr, [x0, x2]
  403534:	ret
  403538:	cmp	w1, #0xa, lsl #12
  40353c:	b.ne	403548 <ferror@plt+0x1c08>  // b.any
  403540:	mov	w1, #0x6c                  	// #108
  403544:	b	403410 <ferror@plt+0x1ad0>
  403548:	cmp	w1, #0x2, lsl #12
  40354c:	b.ne	403558 <ferror@plt+0x1c18>  // b.any
  403550:	mov	w1, #0x63                  	// #99
  403554:	b	403410 <ferror@plt+0x1ad0>
  403558:	cmp	w1, #0x6, lsl #12
  40355c:	b.ne	403568 <ferror@plt+0x1c28>  // b.any
  403560:	mov	w1, #0x62                  	// #98
  403564:	b	403410 <ferror@plt+0x1ad0>
  403568:	cmp	w1, #0xc, lsl #12
  40356c:	b.ne	403578 <ferror@plt+0x1c38>  // b.any
  403570:	mov	w1, #0x73                  	// #115
  403574:	b	403410 <ferror@plt+0x1ad0>
  403578:	cmp	w1, #0x1, lsl #12
  40357c:	b.ne	403588 <ferror@plt+0x1c48>  // b.any
  403580:	mov	w1, #0x70                  	// #112
  403584:	b	403410 <ferror@plt+0x1ad0>
  403588:	cmp	w1, #0x8, lsl #12
  40358c:	b.ne	403598 <ferror@plt+0x1c58>  // b.any
  403590:	mov	w1, #0x2d                  	// #45
  403594:	b	403410 <ferror@plt+0x1ad0>
  403598:	mov	w2, #0x0                   	// #0
  40359c:	b	403418 <ferror@plt+0x1ad8>
  4035a0:	cmp	w1, #0x0
  4035a4:	mov	w1, #0x78                  	// #120
  4035a8:	csel	w1, w1, w6, ne  // ne = any
  4035ac:	b	403468 <ferror@plt+0x1b28>
  4035b0:	cmp	w1, #0x0
  4035b4:	mov	w1, #0x78                  	// #120
  4035b8:	csel	w1, w1, w6, ne  // ne = any
  4035bc:	b	4034c4 <ferror@plt+0x1b84>
  4035c0:	cmp	w1, #0x0
  4035c4:	mov	w1, #0x78                  	// #120
  4035c8:	csel	w1, w1, w6, ne  // ne = any
  4035cc:	b	403520 <ferror@plt+0x1be0>
  4035d0:	stp	x29, x30, [sp, #-96]!
  4035d4:	mov	x29, sp
  4035d8:	stp	x19, x20, [sp, #16]
  4035dc:	stp	x21, x22, [sp, #32]
  4035e0:	add	x21, sp, #0x38
  4035e4:	tbz	w0, #1, 4036f8 <ferror@plt+0x1db8>
  4035e8:	add	x4, x21, #0x1
  4035ec:	mov	w2, #0x20                  	// #32
  4035f0:	strb	w2, [sp, #56]
  4035f4:	mov	w2, #0xa                   	// #10
  4035f8:	mov	x3, #0x1                   	// #1
  4035fc:	lsl	x5, x3, x2
  403600:	cmp	x1, x5
  403604:	b.cc	403614 <ferror@plt+0x1cd4>  // b.lo, b.ul, b.last
  403608:	add	w2, w2, #0xa
  40360c:	cmp	w2, #0x46
  403610:	b.ne	4035fc <ferror@plt+0x1cbc>  // b.any
  403614:	subs	w5, w2, #0xa
  403618:	b.eq	403700 <ferror@plt+0x1dc0>  // b.none
  40361c:	mov	w3, #0xa                   	// #10
  403620:	udiv	w3, w5, w3
  403624:	sxtw	x3, w3
  403628:	adrp	x6, 404000 <ferror@plt+0x26c0>
  40362c:	add	x6, x6, #0xab3
  403630:	ldrsb	w6, [x3, x6]
  403634:	cbz	w5, 403708 <ferror@plt+0x1dc8>
  403638:	mov	x19, #0xffffffffffffffff    	// #-1
  40363c:	lsr	x20, x1, x5
  403640:	lsl	x19, x19, x5
  403644:	bic	x1, x1, x19
  403648:	mov	x3, x4
  40364c:	strb	w6, [x3], #1
  403650:	tbz	w0, #0, 403668 <ferror@plt+0x1d28>
  403654:	cmp	w6, #0x42
  403658:	b.eq	403668 <ferror@plt+0x1d28>  // b.none
  40365c:	add	x3, x4, #0x3
  403660:	mov	w5, #0x4269                	// #17001
  403664:	sturh	w5, [x4, #1]
  403668:	strb	wzr, [x3]
  40366c:	add	x22, sp, #0x40
  403670:	cbz	x1, 40372c <ferror@plt+0x1dec>
  403674:	sub	w2, w2, #0x14
  403678:	lsr	x1, x1, x2
  40367c:	tbz	w0, #2, 403714 <ferror@plt+0x1dd4>
  403680:	add	x1, x1, #0x5
  403684:	mov	x0, #0xa                   	// #10
  403688:	udiv	x19, x1, x0
  40368c:	udiv	x1, x19, x0
  403690:	msub	x0, x1, x0, x19
  403694:	cmp	x0, #0x0
  403698:	csel	x19, x19, x1, ne  // ne = any
  40369c:	cbz	x19, 40372c <ferror@plt+0x1dec>
  4036a0:	bl	401660 <localeconv@plt>
  4036a4:	cbz	x0, 4036b8 <ferror@plt+0x1d78>
  4036a8:	ldr	x4, [x0]
  4036ac:	cbz	x4, 4036b8 <ferror@plt+0x1d78>
  4036b0:	ldrsb	w1, [x4]
  4036b4:	cbnz	w1, 4036c0 <ferror@plt+0x1d80>
  4036b8:	adrp	x0, 404000 <ferror@plt+0x26c0>
  4036bc:	add	x4, x0, #0x68f
  4036c0:	adrp	x2, 404000 <ferror@plt+0x26c0>
  4036c4:	mov	x6, x21
  4036c8:	mov	x5, x19
  4036cc:	mov	w3, w20
  4036d0:	add	x2, x2, #0xabb
  4036d4:	mov	x0, x22
  4036d8:	mov	x1, #0x20                  	// #32
  4036dc:	bl	401650 <snprintf@plt>
  4036e0:	mov	x0, x22
  4036e4:	bl	401700 <strdup@plt>
  4036e8:	ldp	x19, x20, [sp, #16]
  4036ec:	ldp	x21, x22, [sp, #32]
  4036f0:	ldp	x29, x30, [sp], #96
  4036f4:	ret
  4036f8:	mov	x4, x21
  4036fc:	b	4035f4 <ferror@plt+0x1cb4>
  403700:	mov	x3, #0x0                   	// #0
  403704:	b	403628 <ferror@plt+0x1ce8>
  403708:	mov	w20, w1
  40370c:	mov	x1, #0x0                   	// #0
  403710:	b	403648 <ferror@plt+0x1d08>
  403714:	add	x1, x1, #0x32
  403718:	mov	x19, #0x64                  	// #100
  40371c:	udiv	x19, x1, x19
  403720:	cmp	x19, #0xa
  403724:	b.ne	40369c <ferror@plt+0x1d5c>  // b.any
  403728:	add	w20, w20, #0x1
  40372c:	mov	x4, x21
  403730:	mov	w3, w20
  403734:	mov	x0, x22
  403738:	adrp	x2, 404000 <ferror@plt+0x26c0>
  40373c:	mov	x1, #0x20                  	// #32
  403740:	add	x2, x2, #0xac5
  403744:	bl	401650 <snprintf@plt>
  403748:	b	4036e0 <ferror@plt+0x1da0>
  40374c:	cbnz	x0, 403770 <ferror@plt+0x1e30>
  403750:	mov	w0, #0xffffffff            	// #-1
  403754:	ret
  403758:	mov	w0, #0xffffffff            	// #-1
  40375c:	ldp	x19, x20, [sp, #16]
  403760:	ldp	x21, x22, [sp, #32]
  403764:	ldp	x23, x24, [sp, #48]
  403768:	ldp	x29, x30, [sp], #64
  40376c:	ret
  403770:	stp	x29, x30, [sp, #-64]!
  403774:	mov	x29, sp
  403778:	stp	x19, x20, [sp, #16]
  40377c:	mov	x19, x0
  403780:	stp	x21, x22, [sp, #32]
  403784:	stp	x23, x24, [sp, #48]
  403788:	ldrsb	w0, [x0]
  40378c:	cbz	w0, 403758 <ferror@plt+0x1e18>
  403790:	cmp	x1, #0x0
  403794:	mov	x22, x1
  403798:	mov	x23, x2
  40379c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4037a0:	b.eq	403758 <ferror@plt+0x1e18>  // b.none
  4037a4:	mov	x24, x3
  4037a8:	cbz	x3, 403758 <ferror@plt+0x1e18>
  4037ac:	mov	x0, #0x0                   	// #0
  4037b0:	mov	x20, #0x0                   	// #0
  4037b4:	ldrsb	w1, [x19]
  4037b8:	cbnz	w1, 4037c4 <ferror@plt+0x1e84>
  4037bc:	mov	x0, x20
  4037c0:	b	40375c <ferror@plt+0x1e1c>
  4037c4:	cmp	x23, x20
  4037c8:	b.ls	40382c <ferror@plt+0x1eec>  // b.plast
  4037cc:	cmp	x0, #0x0
  4037d0:	csel	x0, x0, x19, ne  // ne = any
  4037d4:	cmp	w1, #0x2c
  4037d8:	ldrsb	w1, [x19, #1]
  4037dc:	csel	x21, x19, xzr, eq  // eq = none
  4037e0:	cbnz	w1, 403820 <ferror@plt+0x1ee0>
  4037e4:	add	x21, x19, #0x1
  4037e8:	cmp	x0, x21
  4037ec:	b.cs	403758 <ferror@plt+0x1e18>  // b.hs, b.nlast
  4037f0:	sub	x1, x21, x0
  4037f4:	blr	x24
  4037f8:	mov	w1, w0
  4037fc:	cmn	w0, #0x1
  403800:	b.eq	403758 <ferror@plt+0x1e18>  // b.none
  403804:	str	w1, [x22, x20, lsl #2]
  403808:	add	x0, x20, #0x1
  40380c:	ldrsb	w1, [x21]
  403810:	cbz	w1, 40375c <ferror@plt+0x1e1c>
  403814:	mov	x20, x0
  403818:	mov	x0, #0x0                   	// #0
  40381c:	b	403824 <ferror@plt+0x1ee4>
  403820:	cbnz	x21, 4037e8 <ferror@plt+0x1ea8>
  403824:	add	x19, x19, #0x1
  403828:	b	4037b4 <ferror@plt+0x1e74>
  40382c:	mov	w0, #0xfffffffe            	// #-2
  403830:	b	40375c <ferror@plt+0x1e1c>
  403834:	cbz	x0, 4038a8 <ferror@plt+0x1f68>
  403838:	stp	x29, x30, [sp, #-32]!
  40383c:	mov	x29, sp
  403840:	str	x19, [sp, #16]
  403844:	mov	x19, x3
  403848:	mov	x3, x4
  40384c:	ldrsb	w4, [x0]
  403850:	cbz	w4, 4038b0 <ferror@plt+0x1f70>
  403854:	cbz	x19, 4038b0 <ferror@plt+0x1f70>
  403858:	ldr	x5, [x19]
  40385c:	cmp	x5, x2
  403860:	b.hi	4038b0 <ferror@plt+0x1f70>  // b.pmore
  403864:	cmp	w4, #0x2b
  403868:	b.ne	4038a0 <ferror@plt+0x1f60>  // b.any
  40386c:	add	x0, x0, #0x1
  403870:	ldr	x4, [x19]
  403874:	sub	x2, x2, x4
  403878:	add	x1, x1, x4, lsl #2
  40387c:	bl	40374c <ferror@plt+0x1e0c>
  403880:	cmp	w0, #0x0
  403884:	b.le	403894 <ferror@plt+0x1f54>
  403888:	ldr	x1, [x19]
  40388c:	add	x1, x1, w0, sxtw
  403890:	str	x1, [x19]
  403894:	ldr	x19, [sp, #16]
  403898:	ldp	x29, x30, [sp], #32
  40389c:	ret
  4038a0:	str	xzr, [x19]
  4038a4:	b	403870 <ferror@plt+0x1f30>
  4038a8:	mov	w0, #0xffffffff            	// #-1
  4038ac:	ret
  4038b0:	mov	w0, #0xffffffff            	// #-1
  4038b4:	b	403894 <ferror@plt+0x1f54>
  4038b8:	cmp	x0, #0x0
  4038bc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4038c0:	b.eq	403978 <ferror@plt+0x2038>  // b.none
  4038c4:	stp	x29, x30, [sp, #-64]!
  4038c8:	mov	x29, sp
  4038cc:	stp	x19, x20, [sp, #16]
  4038d0:	mov	x20, x1
  4038d4:	stp	x21, x22, [sp, #32]
  4038d8:	str	x23, [sp, #48]
  4038dc:	cbz	x1, 403980 <ferror@plt+0x2040>
  4038e0:	mov	x22, x2
  4038e4:	mov	x19, x0
  4038e8:	mov	w23, #0x1                   	// #1
  4038ec:	mov	x0, #0x0                   	// #0
  4038f0:	ldrsb	w1, [x19]
  4038f4:	cbz	w1, 40394c <ferror@plt+0x200c>
  4038f8:	cmp	x0, #0x0
  4038fc:	csel	x0, x0, x19, ne  // ne = any
  403900:	cmp	w1, #0x2c
  403904:	ldrsb	w1, [x19, #1]
  403908:	csel	x21, x19, xzr, eq  // eq = none
  40390c:	cbnz	w1, 403964 <ferror@plt+0x2024>
  403910:	add	x21, x19, #0x1
  403914:	cmp	x0, x21
  403918:	b.cs	403988 <ferror@plt+0x2048>  // b.hs, b.nlast
  40391c:	sub	x1, x21, x0
  403920:	blr	x22
  403924:	tbnz	w0, #31, 403950 <ferror@plt+0x2010>
  403928:	asr	w1, w0, #3
  40392c:	and	w3, w0, #0x7
  403930:	sxtw	x1, w1
  403934:	lsl	w3, w23, w3
  403938:	ldrb	w0, [x20, x1]
  40393c:	orr	w3, w3, w0
  403940:	strb	w3, [x20, x1]
  403944:	ldrsb	w0, [x21]
  403948:	cbnz	w0, 403970 <ferror@plt+0x2030>
  40394c:	mov	w0, #0x0                   	// #0
  403950:	ldp	x19, x20, [sp, #16]
  403954:	ldp	x21, x22, [sp, #32]
  403958:	ldr	x23, [sp, #48]
  40395c:	ldp	x29, x30, [sp], #64
  403960:	ret
  403964:	cbnz	x21, 403914 <ferror@plt+0x1fd4>
  403968:	add	x19, x19, #0x1
  40396c:	b	4038f0 <ferror@plt+0x1fb0>
  403970:	mov	x0, #0x0                   	// #0
  403974:	b	403968 <ferror@plt+0x2028>
  403978:	mov	w0, #0xffffffea            	// #-22
  40397c:	ret
  403980:	mov	w0, #0xffffffea            	// #-22
  403984:	b	403950 <ferror@plt+0x2010>
  403988:	mov	w0, #0xffffffff            	// #-1
  40398c:	b	403950 <ferror@plt+0x2010>
  403990:	cmp	x0, #0x0
  403994:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403998:	b.eq	403a34 <ferror@plt+0x20f4>  // b.none
  40399c:	stp	x29, x30, [sp, #-48]!
  4039a0:	mov	x29, sp
  4039a4:	stp	x19, x20, [sp, #16]
  4039a8:	mov	x20, x1
  4039ac:	stp	x21, x22, [sp, #32]
  4039b0:	cbz	x1, 403a3c <ferror@plt+0x20fc>
  4039b4:	mov	x22, x2
  4039b8:	mov	x19, x0
  4039bc:	mov	x0, #0x0                   	// #0
  4039c0:	ldrsb	w1, [x19]
  4039c4:	cbz	w1, 403a0c <ferror@plt+0x20cc>
  4039c8:	cmp	x0, #0x0
  4039cc:	csel	x0, x0, x19, ne  // ne = any
  4039d0:	cmp	w1, #0x2c
  4039d4:	ldrsb	w1, [x19, #1]
  4039d8:	csel	x21, x19, xzr, eq  // eq = none
  4039dc:	cbnz	w1, 403a20 <ferror@plt+0x20e0>
  4039e0:	add	x21, x19, #0x1
  4039e4:	cmp	x0, x21
  4039e8:	b.cs	403a44 <ferror@plt+0x2104>  // b.hs, b.nlast
  4039ec:	sub	x1, x21, x0
  4039f0:	blr	x22
  4039f4:	tbnz	x0, #63, 403a10 <ferror@plt+0x20d0>
  4039f8:	ldr	x1, [x20]
  4039fc:	orr	x0, x1, x0
  403a00:	str	x0, [x20]
  403a04:	ldrsb	w0, [x21]
  403a08:	cbnz	w0, 403a2c <ferror@plt+0x20ec>
  403a0c:	mov	w0, #0x0                   	// #0
  403a10:	ldp	x19, x20, [sp, #16]
  403a14:	ldp	x21, x22, [sp, #32]
  403a18:	ldp	x29, x30, [sp], #48
  403a1c:	ret
  403a20:	cbnz	x21, 4039e4 <ferror@plt+0x20a4>
  403a24:	add	x19, x19, #0x1
  403a28:	b	4039c0 <ferror@plt+0x2080>
  403a2c:	mov	x0, #0x0                   	// #0
  403a30:	b	403a24 <ferror@plt+0x20e4>
  403a34:	mov	w0, #0xffffffea            	// #-22
  403a38:	ret
  403a3c:	mov	w0, #0xffffffea            	// #-22
  403a40:	b	403a10 <ferror@plt+0x20d0>
  403a44:	mov	w0, #0xffffffff            	// #-1
  403a48:	b	403a10 <ferror@plt+0x20d0>
  403a4c:	stp	x29, x30, [sp, #-80]!
  403a50:	mov	x29, sp
  403a54:	stp	x19, x20, [sp, #16]
  403a58:	stp	x21, x22, [sp, #32]
  403a5c:	stp	x23, x24, [sp, #48]
  403a60:	str	xzr, [sp, #72]
  403a64:	cbnz	x0, 403a80 <ferror@plt+0x2140>
  403a68:	mov	w0, #0x0                   	// #0
  403a6c:	ldp	x19, x20, [sp, #16]
  403a70:	ldp	x21, x22, [sp, #32]
  403a74:	ldp	x23, x24, [sp, #48]
  403a78:	ldp	x29, x30, [sp], #80
  403a7c:	ret
  403a80:	str	w3, [x1]
  403a84:	mov	x19, x0
  403a88:	str	w3, [x2]
  403a8c:	mov	x23, x1
  403a90:	mov	x21, x2
  403a94:	mov	w22, w3
  403a98:	bl	4018d0 <__errno_location@plt>
  403a9c:	str	wzr, [x0]
  403aa0:	mov	x20, x0
  403aa4:	add	x24, sp, #0x48
  403aa8:	ldrsb	w0, [x19]
  403aac:	cmp	w0, #0x3a
  403ab0:	b.ne	403af4 <ferror@plt+0x21b4>  // b.any
  403ab4:	add	x19, x19, #0x1
  403ab8:	mov	x1, x24
  403abc:	mov	x0, x19
  403ac0:	mov	w2, #0xa                   	// #10
  403ac4:	bl	4017c0 <strtol@plt>
  403ac8:	str	w0, [x21]
  403acc:	ldr	w0, [x20]
  403ad0:	cbnz	w0, 403aec <ferror@plt+0x21ac>
  403ad4:	ldr	x0, [sp, #72]
  403ad8:	cbz	x0, 403aec <ferror@plt+0x21ac>
  403adc:	ldrsb	w1, [x0]
  403ae0:	cbnz	w1, 403aec <ferror@plt+0x21ac>
  403ae4:	cmp	x0, x19
  403ae8:	b.ne	403a68 <ferror@plt+0x2128>  // b.any
  403aec:	mov	w0, #0xffffffff            	// #-1
  403af0:	b	403a6c <ferror@plt+0x212c>
  403af4:	mov	x1, x24
  403af8:	mov	x0, x19
  403afc:	mov	w2, #0xa                   	// #10
  403b00:	bl	4017c0 <strtol@plt>
  403b04:	str	w0, [x23]
  403b08:	str	w0, [x21]
  403b0c:	ldr	w0, [x20]
  403b10:	cbnz	w0, 403aec <ferror@plt+0x21ac>
  403b14:	ldr	x4, [sp, #72]
  403b18:	cbz	x4, 403aec <ferror@plt+0x21ac>
  403b1c:	cmp	x4, x19
  403b20:	b.eq	403aec <ferror@plt+0x21ac>  // b.none
  403b24:	ldrsb	w1, [x4]
  403b28:	cmp	w1, #0x3a
  403b2c:	b.ne	403b40 <ferror@plt+0x2200>  // b.any
  403b30:	ldrsb	w1, [x4, #1]
  403b34:	cbnz	w1, 403b48 <ferror@plt+0x2208>
  403b38:	str	w22, [x21]
  403b3c:	b	403a6c <ferror@plt+0x212c>
  403b40:	cmp	w1, #0x2d
  403b44:	b.ne	403a68 <ferror@plt+0x2128>  // b.any
  403b48:	add	x19, x4, #0x1
  403b4c:	str	wzr, [x20]
  403b50:	str	xzr, [sp, #72]
  403b54:	b	403ab8 <ferror@plt+0x2178>
  403b58:	stp	x29, x30, [sp, #-80]!
  403b5c:	mov	x29, sp
  403b60:	stp	x19, x20, [sp, #16]
  403b64:	mov	x19, x1
  403b68:	stp	x21, x22, [sp, #32]
  403b6c:	add	x22, sp, #0x40
  403b70:	str	x23, [sp, #48]
  403b74:	add	x23, sp, #0x48
  403b78:	cmp	x0, #0x0
  403b7c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403b80:	b.ne	403b8c <ferror@plt+0x224c>  // b.any
  403b84:	mov	w0, #0x0                   	// #0
  403b88:	b	403c14 <ferror@plt+0x22d4>
  403b8c:	mov	x1, x22
  403b90:	bl	4027cc <ferror@plt+0xe8c>
  403b94:	mov	x1, x23
  403b98:	mov	x20, x0
  403b9c:	mov	x0, x19
  403ba0:	bl	4027cc <ferror@plt+0xe8c>
  403ba4:	mov	x19, x0
  403ba8:	ldp	x21, x0, [sp, #64]
  403bac:	adds	x1, x21, x0
  403bb0:	b.eq	403c10 <ferror@plt+0x22d0>  // b.none
  403bb4:	cmp	x1, #0x1
  403bb8:	b.ne	403bdc <ferror@plt+0x229c>  // b.any
  403bbc:	cbz	x20, 403bcc <ferror@plt+0x228c>
  403bc0:	ldrsb	w1, [x20]
  403bc4:	cmp	w1, #0x2f
  403bc8:	b.eq	403c10 <ferror@plt+0x22d0>  // b.none
  403bcc:	cbz	x19, 403b84 <ferror@plt+0x2244>
  403bd0:	ldrsb	w1, [x19]
  403bd4:	cmp	w1, #0x2f
  403bd8:	b.eq	403c10 <ferror@plt+0x22d0>  // b.none
  403bdc:	cmp	x20, #0x0
  403be0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403be4:	b.eq	403b84 <ferror@plt+0x2244>  // b.none
  403be8:	cmp	x21, x0
  403bec:	b.ne	403b84 <ferror@plt+0x2244>  // b.any
  403bf0:	mov	x2, x21
  403bf4:	mov	x1, x19
  403bf8:	mov	x0, x20
  403bfc:	bl	4016b0 <strncmp@plt>
  403c00:	cbnz	w0, 403b84 <ferror@plt+0x2244>
  403c04:	add	x0, x20, x21
  403c08:	add	x19, x19, x21
  403c0c:	b	403b78 <ferror@plt+0x2238>
  403c10:	mov	w0, #0x1                   	// #1
  403c14:	ldp	x19, x20, [sp, #16]
  403c18:	ldp	x21, x22, [sp, #32]
  403c1c:	ldr	x23, [sp, #48]
  403c20:	ldp	x29, x30, [sp], #80
  403c24:	ret
  403c28:	stp	x29, x30, [sp, #-64]!
  403c2c:	mov	x29, sp
  403c30:	stp	x19, x20, [sp, #16]
  403c34:	stp	x21, x22, [sp, #32]
  403c38:	mov	x21, x1
  403c3c:	orr	x1, x0, x1
  403c40:	stp	x23, x24, [sp, #48]
  403c44:	cbnz	x1, 403c64 <ferror@plt+0x2324>
  403c48:	adrp	x0, 404000 <ferror@plt+0x26c0>
  403c4c:	add	x0, x0, #0x32f
  403c50:	ldp	x19, x20, [sp, #16]
  403c54:	ldp	x21, x22, [sp, #32]
  403c58:	ldp	x23, x24, [sp, #48]
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	b	401700 <strdup@plt>
  403c64:	mov	x23, x0
  403c68:	mov	x22, x2
  403c6c:	cbnz	x0, 403c8c <ferror@plt+0x234c>
  403c70:	mov	x0, x21
  403c74:	mov	x1, x2
  403c78:	ldp	x19, x20, [sp, #16]
  403c7c:	ldp	x21, x22, [sp, #32]
  403c80:	ldp	x23, x24, [sp, #48]
  403c84:	ldp	x29, x30, [sp], #64
  403c88:	b	4017f0 <strndup@plt>
  403c8c:	cbz	x21, 403c50 <ferror@plt+0x2310>
  403c90:	bl	401590 <strlen@plt>
  403c94:	mov	x20, x0
  403c98:	mvn	x0, x0
  403c9c:	cmp	x22, x0
  403ca0:	b.hi	403cf0 <ferror@plt+0x23b0>  // b.pmore
  403ca4:	add	x24, x22, x20
  403ca8:	add	x0, x24, #0x1
  403cac:	bl	401690 <malloc@plt>
  403cb0:	mov	x19, x0
  403cb4:	cbz	x0, 403cd8 <ferror@plt+0x2398>
  403cb8:	mov	x2, x20
  403cbc:	mov	x1, x23
  403cc0:	bl	401550 <memcpy@plt>
  403cc4:	mov	x2, x22
  403cc8:	mov	x1, x21
  403ccc:	add	x0, x19, x20
  403cd0:	bl	401550 <memcpy@plt>
  403cd4:	strb	wzr, [x19, x24]
  403cd8:	mov	x0, x19
  403cdc:	ldp	x19, x20, [sp, #16]
  403ce0:	ldp	x21, x22, [sp, #32]
  403ce4:	ldp	x23, x24, [sp, #48]
  403ce8:	ldp	x29, x30, [sp], #64
  403cec:	ret
  403cf0:	mov	x19, #0x0                   	// #0
  403cf4:	b	403cd8 <ferror@plt+0x2398>
  403cf8:	stp	x29, x30, [sp, #-32]!
  403cfc:	mov	x29, sp
  403d00:	stp	x19, x20, [sp, #16]
  403d04:	mov	x20, x0
  403d08:	mov	x19, x1
  403d0c:	cbz	x1, 403d30 <ferror@plt+0x23f0>
  403d10:	mov	x0, x1
  403d14:	bl	401590 <strlen@plt>
  403d18:	mov	x2, x0
  403d1c:	mov	x1, x19
  403d20:	mov	x0, x20
  403d24:	ldp	x19, x20, [sp, #16]
  403d28:	ldp	x29, x30, [sp], #32
  403d2c:	b	403c28 <ferror@plt+0x22e8>
  403d30:	mov	x2, #0x0                   	// #0
  403d34:	b	403d1c <ferror@plt+0x23dc>
  403d38:	stp	x29, x30, [sp, #-288]!
  403d3c:	mov	x29, sp
  403d40:	str	x19, [sp, #16]
  403d44:	mov	x19, x0
  403d48:	add	x0, sp, #0x120
  403d4c:	stp	x0, x0, [sp, #80]
  403d50:	add	x0, sp, #0xf0
  403d54:	str	x0, [sp, #96]
  403d58:	mov	w0, #0xffffffd0            	// #-48
  403d5c:	str	w0, [sp, #104]
  403d60:	mov	w0, #0xffffff80            	// #-128
  403d64:	str	w0, [sp, #108]
  403d68:	add	x0, sp, #0x48
  403d6c:	stp	x2, x3, [sp, #240]
  403d70:	ldp	x2, x3, [sp, #80]
  403d74:	stp	x2, x3, [sp, #32]
  403d78:	ldp	x2, x3, [sp, #96]
  403d7c:	stp	x2, x3, [sp, #48]
  403d80:	add	x2, sp, #0x20
  403d84:	str	q0, [sp, #112]
  403d88:	str	q1, [sp, #128]
  403d8c:	str	q2, [sp, #144]
  403d90:	str	q3, [sp, #160]
  403d94:	str	q4, [sp, #176]
  403d98:	str	q5, [sp, #192]
  403d9c:	str	q6, [sp, #208]
  403da0:	str	q7, [sp, #224]
  403da4:	stp	x4, x5, [sp, #256]
  403da8:	stp	x6, x7, [sp, #272]
  403dac:	bl	4017e0 <vasprintf@plt>
  403db0:	tbnz	w0, #31, 403de0 <ferror@plt+0x24a0>
  403db4:	ldr	x1, [sp, #72]
  403db8:	sxtw	x2, w0
  403dbc:	mov	x0, x19
  403dc0:	bl	403c28 <ferror@plt+0x22e8>
  403dc4:	mov	x19, x0
  403dc8:	ldr	x0, [sp, #72]
  403dcc:	bl	4017d0 <free@plt>
  403dd0:	mov	x0, x19
  403dd4:	ldr	x19, [sp, #16]
  403dd8:	ldp	x29, x30, [sp], #288
  403ddc:	ret
  403de0:	mov	x19, #0x0                   	// #0
  403de4:	b	403dd0 <ferror@plt+0x2490>
  403de8:	stp	x29, x30, [sp, #-80]!
  403dec:	mov	x29, sp
  403df0:	stp	x23, x24, [sp, #48]
  403df4:	ldr	x23, [x0]
  403df8:	stp	x19, x20, [sp, #16]
  403dfc:	mov	x20, x0
  403e00:	stp	x21, x22, [sp, #32]
  403e04:	ldrsb	w0, [x23]
  403e08:	cbz	w0, 403e34 <ferror@plt+0x24f4>
  403e0c:	mov	x0, x23
  403e10:	mov	x22, x1
  403e14:	mov	x21, x2
  403e18:	mov	w24, w3
  403e1c:	mov	x1, x2
  403e20:	bl	401800 <strspn@plt>
  403e24:	add	x19, x23, x0
  403e28:	ldrsb	w23, [x23, x0]
  403e2c:	cbnz	w23, 403e3c <ferror@plt+0x24fc>
  403e30:	str	x19, [x20]
  403e34:	mov	x19, #0x0                   	// #0
  403e38:	b	403ea8 <ferror@plt+0x2568>
  403e3c:	cbz	w24, 403ef0 <ferror@plt+0x25b0>
  403e40:	adrp	x0, 404000 <ferror@plt+0x26c0>
  403e44:	mov	w1, w23
  403e48:	add	x0, x0, #0xaca
  403e4c:	bl	401810 <strchr@plt>
  403e50:	cbz	x0, 403ec0 <ferror@plt+0x2580>
  403e54:	add	x1, sp, #0x48
  403e58:	add	x24, x19, #0x1
  403e5c:	mov	x0, x24
  403e60:	strb	w23, [sp, #72]
  403e64:	strb	wzr, [sp, #73]
  403e68:	bl	402834 <ferror@plt+0xef4>
  403e6c:	add	x1, x19, x0
  403e70:	str	x0, [x22]
  403e74:	ldrsb	w1, [x1, #1]
  403e78:	cbz	w1, 403e30 <ferror@plt+0x24f0>
  403e7c:	cmp	w23, w1
  403e80:	b.ne	403e30 <ferror@plt+0x24f0>  // b.any
  403e84:	add	x0, x0, #0x2
  403e88:	add	x22, x19, x0
  403e8c:	ldrsb	w1, [x19, x0]
  403e90:	cbz	w1, 403ea0 <ferror@plt+0x2560>
  403e94:	mov	x0, x21
  403e98:	bl	401810 <strchr@plt>
  403e9c:	cbz	x0, 403e30 <ferror@plt+0x24f0>
  403ea0:	mov	x19, x24
  403ea4:	str	x22, [x20]
  403ea8:	mov	x0, x19
  403eac:	ldp	x19, x20, [sp, #16]
  403eb0:	ldp	x21, x22, [sp, #32]
  403eb4:	ldp	x23, x24, [sp, #48]
  403eb8:	ldp	x29, x30, [sp], #80
  403ebc:	ret
  403ec0:	mov	x1, x21
  403ec4:	mov	x0, x19
  403ec8:	bl	402834 <ferror@plt+0xef4>
  403ecc:	str	x0, [x22]
  403ed0:	add	x22, x19, x0
  403ed4:	ldrsb	w1, [x19, x0]
  403ed8:	cbz	w1, 403ee8 <ferror@plt+0x25a8>
  403edc:	mov	x0, x21
  403ee0:	bl	401810 <strchr@plt>
  403ee4:	cbz	x0, 403e30 <ferror@plt+0x24f0>
  403ee8:	str	x22, [x20]
  403eec:	b	403ea8 <ferror@plt+0x2568>
  403ef0:	mov	x1, x21
  403ef4:	mov	x0, x19
  403ef8:	bl	4018a0 <strcspn@plt>
  403efc:	str	x0, [x22]
  403f00:	add	x0, x19, x0
  403f04:	str	x0, [x20]
  403f08:	b	403ea8 <ferror@plt+0x2568>
  403f0c:	stp	x29, x30, [sp, #-32]!
  403f10:	mov	x29, sp
  403f14:	str	x19, [sp, #16]
  403f18:	mov	x19, x0
  403f1c:	mov	x0, x19
  403f20:	bl	4016e0 <fgetc@plt>
  403f24:	cmn	w0, #0x1
  403f28:	b.eq	403f44 <ferror@plt+0x2604>  // b.none
  403f2c:	cmp	w0, #0xa
  403f30:	b.ne	403f1c <ferror@plt+0x25dc>  // b.any
  403f34:	mov	w0, #0x0                   	// #0
  403f38:	ldr	x19, [sp, #16]
  403f3c:	ldp	x29, x30, [sp], #32
  403f40:	ret
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	b	403f38 <ferror@plt+0x25f8>
  403f4c:	stp	x29, x30, [sp, #-48]!
  403f50:	adrp	x0, 404000 <ferror@plt+0x26c0>
  403f54:	add	x0, x0, #0xad5
  403f58:	mov	x29, sp
  403f5c:	stp	x19, x20, [sp, #16]
  403f60:	stp	x21, x22, [sp, #32]
  403f64:	bl	4018e0 <getenv@plt>
  403f68:	cbnz	x0, 40401c <ferror@plt+0x26dc>
  403f6c:	adrp	x19, 404000 <ferror@plt+0x26c0>
  403f70:	add	x19, x19, #0xacd
  403f74:	mov	x0, x19
  403f78:	bl	401700 <strdup@plt>
  403f7c:	cbnz	x0, 403f90 <ferror@plt+0x2650>
  403f80:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403f84:	mov	w0, #0x1                   	// #1
  403f88:	add	x1, x1, #0xadb
  403f8c:	bl	401920 <err@plt>
  403f90:	bl	4016f0 <__xpg_basename@plt>
  403f94:	mov	x22, x0
  403f98:	bl	401590 <strlen@plt>
  403f9c:	add	x21, x0, #0x2
  403fa0:	mov	x0, x21
  403fa4:	bl	401690 <malloc@plt>
  403fa8:	mov	x20, x0
  403fac:	cbnz	x0, 403fc4 <ferror@plt+0x2684>
  403fb0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403fb4:	mov	x2, x21
  403fb8:	add	x1, x1, #0xaf3
  403fbc:	mov	w0, #0x1                   	// #1
  403fc0:	bl	401920 <err@plt>
  403fc4:	mov	w1, #0x2d                  	// #45
  403fc8:	strb	w1, [x0], #1
  403fcc:	mov	x1, x22
  403fd0:	bl	401840 <strcpy@plt>
  403fd4:	mov	x1, x20
  403fd8:	mov	x2, #0x0                   	// #0
  403fdc:	mov	x0, x19
  403fe0:	bl	4015e0 <execl@plt>
  403fe4:	bl	4018d0 <__errno_location@plt>
  403fe8:	ldr	w0, [x0]
  403fec:	mov	w2, #0x5                   	// #5
  403ff0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403ff4:	cmp	w0, #0x2
  403ff8:	add	x1, x1, #0x76b
  403ffc:	cset	w20, eq  // eq = none
  404000:	mov	x0, #0x0                   	// #0
  404004:	add	w20, w20, #0x7e
  404008:	bl	401880 <dcgettext@plt>
  40400c:	mov	x1, x0
  404010:	mov	x2, x19
  404014:	mov	w0, w20
  404018:	b	403fc0 <ferror@plt+0x2680>
  40401c:	mov	x19, x0
  404020:	b	403f74 <ferror@plt+0x2634>
  404024:	nop
  404028:	stp	x29, x30, [sp, #-64]!
  40402c:	mov	x29, sp
  404030:	stp	x19, x20, [sp, #16]
  404034:	adrp	x20, 415000 <ferror@plt+0x136c0>
  404038:	add	x20, x20, #0xdf0
  40403c:	stp	x21, x22, [sp, #32]
  404040:	adrp	x21, 415000 <ferror@plt+0x136c0>
  404044:	add	x21, x21, #0xde8
  404048:	sub	x20, x20, x21
  40404c:	mov	w22, w0
  404050:	stp	x23, x24, [sp, #48]
  404054:	mov	x23, x1
  404058:	mov	x24, x2
  40405c:	bl	401518 <memcpy@plt-0x38>
  404060:	cmp	xzr, x20, asr #3
  404064:	b.eq	404090 <ferror@plt+0x2750>  // b.none
  404068:	asr	x20, x20, #3
  40406c:	mov	x19, #0x0                   	// #0
  404070:	ldr	x3, [x21, x19, lsl #3]
  404074:	mov	x2, x24
  404078:	add	x19, x19, #0x1
  40407c:	mov	x1, x23
  404080:	mov	w0, w22
  404084:	blr	x3
  404088:	cmp	x20, x19
  40408c:	b.ne	404070 <ferror@plt+0x2730>  // b.any
  404090:	ldp	x19, x20, [sp, #16]
  404094:	ldp	x21, x22, [sp, #32]
  404098:	ldp	x23, x24, [sp, #48]
  40409c:	ldp	x29, x30, [sp], #64
  4040a0:	ret
  4040a4:	nop
  4040a8:	ret
  4040ac:	nop
  4040b0:	adrp	x2, 416000 <ferror@plt+0x146c0>
  4040b4:	mov	x1, #0x0                   	// #0
  4040b8:	ldr	x2, [x2, #520]
  4040bc:	b	401610 <__cxa_atexit@plt>
  4040c0:	mov	x2, x1
  4040c4:	mov	x1, x0
  4040c8:	mov	w0, #0x0                   	// #0
  4040cc:	b	4018f0 <__xstat@plt>

Disassembly of section .fini:

00000000004040d0 <.fini>:
  4040d0:	stp	x29, x30, [sp, #-16]!
  4040d4:	mov	x29, sp
  4040d8:	ldp	x29, x30, [sp], #16
  4040dc:	ret
