library verilog;
use verilog.vl_types.all;
entity deserializer is
    port(
        din             : in     vl_logic;
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        data_en         : out    vl_logic
    );
end deserializer;
