<paper id="1885994280"><title>Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors</title><year>2001</year><authors><author org="Dept. of Electr. &amp; Comput. Eng. Carnegie Mellon Univ., Pittsburgh, PA, USA" id="185144772">M.N. Velev</author><author org="Carnegie - Mellon University#TAB#" id="2472051909">R.E. Bryant</author></authors><n_citation>109</n_citation><doc_type>Conference</doc_type><references><reference>4983232</reference><reference>123065924</reference><reference>125178576</reference><reference>1501554968</reference><reference>1502133991</reference><reference>1506611120</reference><reference>1511155470</reference><reference>1515401645</reference><reference>1555686907</reference><reference>1555915743</reference><reference>1602476740</reference><reference>1814068099</reference><reference>1832831991</reference><reference>1904003763</reference><reference>1976278643</reference><reference>1979840340</reference><reference>2009949769</reference><reference>2017127020</reference><reference>2030224590</reference><reference>2044560939</reference><reference>2095709533</reference><reference>2105738025</reference><reference>2108637261</reference><reference>2110011370</reference><reference>2112886407</reference><reference>2117188169</reference><reference>2118154221</reference><reference>2120791629</reference><reference>2124515106</reference><reference>2148677962</reference><reference>2149479807</reference><reference>2155218845</reference><reference>2165999292</reference><reference>2338251608</reference></references><venue id="1187904452" type="C">Design Automation Conference</venue><doi>10.1109/DAC.2001.156140</doi><keywords><keyword weight="0.55431">Boolean function</keyword><keyword weight="0.46475">Automatic test pattern generation</keyword><keyword weight="0.45236">Data structure</keyword><keyword weight="0.45418">Programming language</keyword><keyword weight="0.49952">Very long instruction word</keyword><keyword weight="0.4504">Computer science</keyword><keyword weight="0.54794">Correctness</keyword><keyword weight="0.58701">Boolean satisfiability problem</keyword><keyword weight="0.45228">Parallel computing</keyword><keyword weight="0.59236">Formal verification</keyword><keyword weight="0.45493">Speedup</keyword></keywords><publisher>IEEE</publisher><abstract>We compare SAT-checkers and decision diagrams on the evaluation of Boolean formulas produced in the formal verification of both correct and buggy versions of superscalar and VLIW microprocessors. We identify one SAT-checker that significantly outperforms the rest. We evaluate ways to enhance its performance by variations in the generation of the Boolean correctness formulas. We reassess optimizations previously used to speed up the formal verification and probe future challenges.</abstract></paper>