// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/09/2019 02:28:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Multiplier (
	clk,
	run,
	clearA_loadB,
	reset,
	S,
	x,
	Aval,
	Bval,
	AhexU,
	AhexL,
	BhexU,
	BhexL);
input 	logic clk ;
input 	logic run ;
input 	logic clearA_loadB ;
input 	logic reset ;
input 	logic [7:0] S ;
output 	logic x ;
output 	logic [7:0] Aval ;
output 	logic [7:0] Bval ;
output 	logic [6:0] AhexU ;
output 	logic [6:0] AhexL ;
output 	logic [6:0] BhexU ;
output 	logic [6:0] BhexL ;

// Design Ports Information
// x	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clearA_loadB	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// run	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Multiplier_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \x~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \S[7]~input_o ;
wire \reset~input_o ;
wire \CU|next_state.RESETST~q ;
wire \clearA_loadB~input_o ;
wire \CU|next_state~20_combout ;
wire \CU|next_state.CALBST~q ;
wire \run~input_o ;
wire \CU|next_state~22_combout ;
wire \CU|next_state~27_combout ;
wire \CU|next_state.RSTCOUNTST~q ;
wire \CU|reset_counter~0_combout ;
wire \CU|reset_counter~q ;
wire \Counter|count~0_combout ;
wire \CU|next_state~26_combout ;
wire \CU|next_state.CCOMPAREST~q ;
wire \Counter|count~7_combout ;
wire \Counter|count~8_combout ;
wire \Counter|stepper|FA4|S~combout ;
wire \Counter|count~2_combout ;
wire \Counter|stepper|FA4|CO~0_combout ;
wire \Counter|count~3_combout ;
wire \Counter|count~4_combout ;
wire \Counter|stepper|FA6|CO~0_combout ;
wire \Counter|count~5_combout ;
wire \CU|Equal0~0_combout ;
wire \Counter|count~6_combout ;
wire \CU|Equal0~1_combout ;
wire \CU|next_state~24_combout ;
wire \CU|next_state.ADDST~q ;
wire \CU|next_state~25_combout ;
wire \CU|next_state.SHIFTST~q ;
wire \CU|next_state~28_combout ;
wire \CU|next_state.INCCST~q ;
wire \CU|increment_counter~q ;
wire \Counter|count[0]~1_combout ;
wire \CU|Equal0~2_combout ;
wire \CU|next_state~21_combout ;
wire \CU|next_state~23_combout ;
wire \CU|next_state.NOPST~q ;
wire \CU|Selector1~0_combout ;
wire \CU|reset_au~q ;
wire \CU|clr_ld~q ;
wire \CU|shift~q ;
wire \CU|Equal1~0_combout ;
wire \S[0]~input_o ;
wire \AU|BLoadData[0]~0_combout ;
wire \AU|Breset~feeder_combout ;
wire \AU|Breset~q ;
wire \S[2]~input_o ;
wire \AU|BLoadData[2]~feeder_combout ;
wire \AU|Bloaden~feeder_combout ;
wire \AU|Bloaden~q ;
wire \S[3]~input_o ;
wire \S[4]~input_o ;
wire \S[5]~input_o ;
wire \AU|BLoadData[5]~feeder_combout ;
wire \S[6]~input_o ;
wire \AU|BLoadData[6]~feeder_combout ;
wire \AU|BLoadData[7]~feeder_combout ;
wire \AU|Aloaden~0_combout ;
wire \AU|Aloaden~q ;
wire \AU|Areset~0_combout ;
wire \AU|Areset~feeder_combout ;
wire \AU|Areset~q ;
wire \AU|Subtractor|subtractor|FA2|S~0_combout ;
wire \CU|add~1_combout ;
wire \CU|add~q ;
wire \S[1]~input_o ;
wire \AU|ALoadData~5_combout ;
wire \AU|ALoadData[0]~3_combout ;
wire \AU|ALoadData~13_combout ;
wire \AU|Subtractor|inverter|FA4|CO~0_combout ;
wire \AU|Subtractor|inverter|FA3|CO~0_combout ;
wire \AU|Subtractor|inverter|FA2|CO~0_combout ;
wire \AU|Subtractor|subtractor|FA2|CO~0_combout ;
wire \AU|Subtractor|subtractor|FA3|CO~0_combout ;
wire \AU|Subtractor|subtractor|FA4|CO~0_combout ;
wire \AU|Subtractor|subtractor|FA5|CO~0_combout ;
wire \AU|Subtractor|inverter|FA5|CO~0_combout ;
wire \AU|Adder|FA2|CO~0_combout ;
wire \AU|Adder|FA3|CO~0_combout ;
wire \AU|Adder|FA5|CO~1_combout ;
wire \AU|Adder|FA5|CO~2_combout ;
wire \AU|Adder|FA5|CO~0_combout ;
wire \AU|ALoadData~14_combout ;
wire \AU|ALoadData~15_combout ;
wire \AU|Subtractor|inverter|FA6|CO~0_combout ;
wire \AU|Adder|FA6|CO~0_combout ;
wire \AU|Subtractor|subtractor|FA6|CO~0_combout ;
wire \AU|ALoadData~16_combout ;
wire \AU|ALoadData~17_combout ;
wire \AU|Subtractor|inverter|FA7|CO~0_combout ;
wire \AU|ALoadData~19_combout ;
wire \AU|Adder|FA8|S~0_combout ;
wire \AU|Adder|FA8|S~combout ;
wire \AU|Subtractor|subtractor|FA7|CO~0_combout ;
wire \AU|ALoadData~18_combout ;
wire \AU|A|data_out~8_combout ;
wire \AU|Ashiften~0_combout ;
wire \AU|Ashiften~q ;
wire \AU|A|data_out[2]~1_combout ;
wire \AU|A|data_out~7_combout ;
wire \AU|A|data_out~6_combout ;
wire \AU|ALoadData~10_combout ;
wire \AU|ALoadData~11_combout ;
wire \AU|ALoadData~12_combout ;
wire \AU|A|data_out~5_combout ;
wire \AU|ALoadData~8_combout ;
wire \AU|ALoadData~9_combout ;
wire \AU|A|data_out~4_combout ;
wire \AU|ALoadData~6_combout ;
wire \AU|ALoadData~7_combout ;
wire \AU|A|data_out~3_combout ;
wire \AU|A|data_out~2_combout ;
wire \AU|ALoadData[0]~4_combout ;
wire \AU|A|data_out~0_combout ;
wire \AU|B|data_out~8_combout ;
wire \AU|Bshiften~0_combout ;
wire \AU|Bshiften~q ;
wire \AU|B|data_out[6]~1_combout ;
wire \AU|B|data_out~7_combout ;
wire \AU|B|data_out~6_combout ;
wire \AU|B|data_out~5_combout ;
wire \AU|B|data_out~4_combout ;
wire \AU|B|data_out~3_combout ;
wire \AU|B|data_out~2_combout ;
wire \AU|B|data_out~0_combout ;
wire \CU|add~0_combout ;
wire \CU|sub~0_combout ;
wire \CU|sub~q ;
wire \AU|x~1_combout ;
wire \AU|x~2_combout ;
wire \AU|x~3_combout ;
wire \AU|x~4_combout ;
wire \AU|x~0_combout ;
wire \AU|ALoadData~2_combout ;
wire \AU|x~5_combout ;
wire \AU|x~q ;
wire [7:0] \AU|A|data_out ;
wire [7:0] \AU|B|data_out ;
wire [7:0] \AU|ALoadData ;
wire [7:0] \AU|BLoadData ;
wire [7:0] \Counter|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \x~output (
	.i(\AU|x~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x~output_o ),
	.obar());
// synopsys translate_off
defparam \x~output .bus_hold = "false";
defparam \x~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \Aval[0]~output (
	.i(\AU|A|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Aval[1]~output (
	.i(\AU|A|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Aval[2]~output (
	.i(\AU|A|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \Aval[3]~output (
	.i(\AU|A|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \Aval[4]~output (
	.i(\AU|A|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \Aval[5]~output (
	.i(\AU|A|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Aval[6]~output (
	.i(\AU|A|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \Aval[7]~output (
	.i(\AU|A|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Bval[0]~output (
	.i(\AU|B|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Bval[1]~output (
	.i(\AU|B|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Bval[2]~output (
	.i(\AU|B|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Bval[3]~output (
	.i(\AU|B|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Bval[4]~output (
	.i(\AU|B|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \Bval[5]~output (
	.i(\AU|B|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Bval[6]~output (
	.i(\AU|B|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Bval[7]~output (
	.i(\AU|B|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \AhexU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \AhexU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \AhexU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \AhexU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \AhexU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \AhexU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \AhexL[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \AhexL[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \AhexL[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \AhexL[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \AhexL[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \AhexL[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \AhexL[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \BhexU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \BhexU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \BhexU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \BhexU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \BhexU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \BhexU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \BhexU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \BhexL[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \BhexL[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \BhexL[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \BhexL[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \BhexL[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \BhexL[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \BhexL[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y72_N19
dffeas \CU|next_state.RESETST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.RESETST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.RESETST .is_wysiwyg = "true";
defparam \CU|next_state.RESETST .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \clearA_loadB~input (
	.i(clearA_loadB),
	.ibar(gnd),
	.o(\clearA_loadB~input_o ));
// synopsys translate_off
defparam \clearA_loadB~input .bus_hold = "false";
defparam \clearA_loadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N8
cycloneive_lcell_comb \CU|next_state~20 (
// Equation(s):
// \CU|next_state~20_combout  = (\clearA_loadB~input_o  & (!\reset~input_o  & !\CU|next_state.NOPST~q ))

	.dataa(\clearA_loadB~input_o ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\CU|next_state.NOPST~q ),
	.cin(gnd),
	.combout(\CU|next_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~20 .lut_mask = 16'h0022;
defparam \CU|next_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N9
dffeas \CU|next_state.CALBST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.CALBST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.CALBST .is_wysiwyg = "true";
defparam \CU|next_state.CALBST .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \run~input (
	.i(run),
	.ibar(gnd),
	.o(\run~input_o ));
// synopsys translate_off
defparam \run~input .bus_hold = "false";
defparam \run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N14
cycloneive_lcell_comb \CU|next_state~22 (
// Equation(s):
// \CU|next_state~22_combout  = (\CU|next_state.CALBST~q ) # ((!\clearA_loadB~input_o  & (!\run~input_o  & !\CU|next_state.NOPST~q )))

	.dataa(\clearA_loadB~input_o ),
	.datab(\CU|next_state.CALBST~q ),
	.datac(\run~input_o ),
	.datad(\CU|next_state.NOPST~q ),
	.cin(gnd),
	.combout(\CU|next_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~22 .lut_mask = 16'hCCCD;
defparam \CU|next_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N16
cycloneive_lcell_comb \CU|next_state~27 (
// Equation(s):
// \CU|next_state~27_combout  = (!\clearA_loadB~input_o  & (!\reset~input_o  & (\run~input_o  & !\CU|next_state.NOPST~q )))

	.dataa(\clearA_loadB~input_o ),
	.datab(\reset~input_o ),
	.datac(\run~input_o ),
	.datad(\CU|next_state.NOPST~q ),
	.cin(gnd),
	.combout(\CU|next_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~27 .lut_mask = 16'h0010;
defparam \CU|next_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N17
dffeas \CU|next_state.RSTCOUNTST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.RSTCOUNTST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.RSTCOUNTST .is_wysiwyg = "true";
defparam \CU|next_state.RSTCOUNTST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N24
cycloneive_lcell_comb \CU|reset_counter~0 (
// Equation(s):
// \CU|reset_counter~0_combout  = (\CU|next_state.RSTCOUNTST~q ) # (\CU|next_state.RESETST~q )

	.dataa(gnd),
	.datab(\CU|next_state.RSTCOUNTST~q ),
	.datac(gnd),
	.datad(\CU|next_state.RESETST~q ),
	.cin(gnd),
	.combout(\CU|reset_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|reset_counter~0 .lut_mask = 16'hFFCC;
defparam \CU|reset_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N25
dffeas \CU|reset_counter (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|reset_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|reset_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|reset_counter .is_wysiwyg = "true";
defparam \CU|reset_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N8
cycloneive_lcell_comb \Counter|count~0 (
// Equation(s):
// \Counter|count~0_combout  = (!\Counter|count [0] & !\CU|reset_counter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Counter|count [0]),
	.datad(\CU|reset_counter~q ),
	.cin(gnd),
	.combout(\Counter|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~0 .lut_mask = 16'h000F;
defparam \Counter|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N10
cycloneive_lcell_comb \CU|next_state~26 (
// Equation(s):
// \CU|next_state~26_combout  = (!\reset~input_o  & ((\CU|next_state.INCCST~q ) # (\CU|next_state.RSTCOUNTST~q )))

	.dataa(\CU|next_state.INCCST~q ),
	.datab(\CU|next_state.RSTCOUNTST~q ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\CU|next_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~26 .lut_mask = 16'h00EE;
defparam \CU|next_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N11
dffeas \CU|next_state.CCOMPAREST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.CCOMPAREST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.CCOMPAREST .is_wysiwyg = "true";
defparam \CU|next_state.CCOMPAREST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N20
cycloneive_lcell_comb \Counter|count~7 (
// Equation(s):
// \Counter|count~7_combout  = (!\CU|reset_counter~q  & (\Counter|count [0] $ (\Counter|count [1])))

	.dataa(gnd),
	.datab(\Counter|count [0]),
	.datac(\Counter|count [1]),
	.datad(\CU|reset_counter~q ),
	.cin(gnd),
	.combout(\Counter|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~7 .lut_mask = 16'h003C;
defparam \Counter|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N21
dffeas \Counter|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[1] .is_wysiwyg = "true";
defparam \Counter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N26
cycloneive_lcell_comb \Counter|count~8 (
// Equation(s):
// \Counter|count~8_combout  = (!\CU|reset_counter~q  & (\Counter|count [2] $ (((\Counter|count [0] & \Counter|count [1])))))

	.dataa(\CU|reset_counter~q ),
	.datab(\Counter|count [0]),
	.datac(\Counter|count [2]),
	.datad(\Counter|count [1]),
	.cin(gnd),
	.combout(\Counter|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~8 .lut_mask = 16'h1450;
defparam \Counter|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N27
dffeas \Counter|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[2] .is_wysiwyg = "true";
defparam \Counter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N6
cycloneive_lcell_comb \Counter|stepper|FA4|S (
// Equation(s):
// \Counter|stepper|FA4|S~combout  = \Counter|count [3] $ (((\Counter|count [0] & (\Counter|count [2] & \Counter|count [1]))))

	.dataa(\Counter|count [3]),
	.datab(\Counter|count [0]),
	.datac(\Counter|count [2]),
	.datad(\Counter|count [1]),
	.cin(gnd),
	.combout(\Counter|stepper|FA4|S~combout ),
	.cout());
// synopsys translate_off
defparam \Counter|stepper|FA4|S .lut_mask = 16'h6AAA;
defparam \Counter|stepper|FA4|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N22
cycloneive_lcell_comb \Counter|count~2 (
// Equation(s):
// \Counter|count~2_combout  = (!\CU|reset_counter~q  & \Counter|stepper|FA4|S~combout )

	.dataa(gnd),
	.datab(\CU|reset_counter~q ),
	.datac(gnd),
	.datad(\Counter|stepper|FA4|S~combout ),
	.cin(gnd),
	.combout(\Counter|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~2 .lut_mask = 16'h3300;
defparam \Counter|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N23
dffeas \Counter|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[3] .is_wysiwyg = "true";
defparam \Counter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N12
cycloneive_lcell_comb \Counter|stepper|FA4|CO~0 (
// Equation(s):
// \Counter|stepper|FA4|CO~0_combout  = (\Counter|count [3] & (\Counter|count [0] & (\Counter|count [2] & \Counter|count [1])))

	.dataa(\Counter|count [3]),
	.datab(\Counter|count [0]),
	.datac(\Counter|count [2]),
	.datad(\Counter|count [1]),
	.cin(gnd),
	.combout(\Counter|stepper|FA4|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|stepper|FA4|CO~0 .lut_mask = 16'h8000;
defparam \Counter|stepper|FA4|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N0
cycloneive_lcell_comb \Counter|count~3 (
// Equation(s):
// \Counter|count~3_combout  = (!\CU|reset_counter~q  & (\Counter|count [4] $ (\Counter|stepper|FA4|CO~0_combout )))

	.dataa(gnd),
	.datab(\CU|reset_counter~q ),
	.datac(\Counter|count [4]),
	.datad(\Counter|stepper|FA4|CO~0_combout ),
	.cin(gnd),
	.combout(\Counter|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~3 .lut_mask = 16'h0330;
defparam \Counter|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N1
dffeas \Counter|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[4] .is_wysiwyg = "true";
defparam \Counter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N2
cycloneive_lcell_comb \Counter|count~4 (
// Equation(s):
// \Counter|count~4_combout  = (!\CU|reset_counter~q  & (\Counter|count [5] $ (((\Counter|stepper|FA4|CO~0_combout  & \Counter|count [4])))))

	.dataa(\Counter|stepper|FA4|CO~0_combout ),
	.datab(\Counter|count [4]),
	.datac(\Counter|count [5]),
	.datad(\CU|reset_counter~q ),
	.cin(gnd),
	.combout(\Counter|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~4 .lut_mask = 16'h0078;
defparam \Counter|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N3
dffeas \Counter|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[5] .is_wysiwyg = "true";
defparam \Counter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N10
cycloneive_lcell_comb \Counter|stepper|FA6|CO~0 (
// Equation(s):
// \Counter|stepper|FA6|CO~0_combout  = (\Counter|stepper|FA4|CO~0_combout  & (\Counter|count [4] & \Counter|count [5]))

	.dataa(\Counter|stepper|FA4|CO~0_combout ),
	.datab(\Counter|count [4]),
	.datac(gnd),
	.datad(\Counter|count [5]),
	.cin(gnd),
	.combout(\Counter|stepper|FA6|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|stepper|FA6|CO~0 .lut_mask = 16'h8800;
defparam \Counter|stepper|FA6|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N4
cycloneive_lcell_comb \Counter|count~5 (
// Equation(s):
// \Counter|count~5_combout  = (!\CU|reset_counter~q  & (\Counter|count [6] $ (\Counter|stepper|FA6|CO~0_combout )))

	.dataa(gnd),
	.datab(\CU|reset_counter~q ),
	.datac(\Counter|count [6]),
	.datad(\Counter|stepper|FA6|CO~0_combout ),
	.cin(gnd),
	.combout(\Counter|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~5 .lut_mask = 16'h0330;
defparam \Counter|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N5
dffeas \Counter|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[6] .is_wysiwyg = "true";
defparam \Counter|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N14
cycloneive_lcell_comb \CU|Equal0~0 (
// Equation(s):
// \CU|Equal0~0_combout  = (!\Counter|count [3] & (!\Counter|count [4] & (!\Counter|count [6] & !\Counter|count [5])))

	.dataa(\Counter|count [3]),
	.datab(\Counter|count [4]),
	.datac(\Counter|count [6]),
	.datad(\Counter|count [5]),
	.cin(gnd),
	.combout(\CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~0 .lut_mask = 16'h0001;
defparam \CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N16
cycloneive_lcell_comb \Counter|count~6 (
// Equation(s):
// \Counter|count~6_combout  = (!\CU|reset_counter~q  & (\Counter|count [7] $ (((\Counter|stepper|FA6|CO~0_combout  & \Counter|count [6])))))

	.dataa(\Counter|stepper|FA6|CO~0_combout ),
	.datab(\Counter|count [6]),
	.datac(\Counter|count [7]),
	.datad(\CU|reset_counter~q ),
	.cin(gnd),
	.combout(\Counter|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count~6 .lut_mask = 16'h0078;
defparam \Counter|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N17
dffeas \Counter|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[7] .is_wysiwyg = "true";
defparam \Counter|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N18
cycloneive_lcell_comb \CU|Equal0~1 (
// Equation(s):
// \CU|Equal0~1_combout  = (\CU|Equal0~0_combout  & !\Counter|count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|Equal0~0_combout ),
	.datad(\Counter|count [7]),
	.cin(gnd),
	.combout(\CU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~1 .lut_mask = 16'h00F0;
defparam \CU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N26
cycloneive_lcell_comb \CU|next_state~24 (
// Equation(s):
// \CU|next_state~24_combout  = (\CU|next_state.CCOMPAREST~q  & (!\reset~input_o  & (!\CU|Equal0~2_combout  & \CU|Equal0~1_combout )))

	.dataa(\CU|next_state.CCOMPAREST~q ),
	.datab(\reset~input_o ),
	.datac(\CU|Equal0~2_combout ),
	.datad(\CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CU|next_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~24 .lut_mask = 16'h0200;
defparam \CU|next_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N27
dffeas \CU|next_state.ADDST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.ADDST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.ADDST .is_wysiwyg = "true";
defparam \CU|next_state.ADDST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N20
cycloneive_lcell_comb \CU|next_state~25 (
// Equation(s):
// \CU|next_state~25_combout  = (\CU|next_state.ADDST~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(\CU|next_state.ADDST~q ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\CU|next_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~25 .lut_mask = 16'h00CC;
defparam \CU|next_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N21
dffeas \CU|next_state.SHIFTST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.SHIFTST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.SHIFTST .is_wysiwyg = "true";
defparam \CU|next_state.SHIFTST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N22
cycloneive_lcell_comb \CU|next_state~28 (
// Equation(s):
// \CU|next_state~28_combout  = (\CU|next_state.SHIFTST~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(\CU|next_state.SHIFTST~q ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\CU|next_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~28 .lut_mask = 16'h00CC;
defparam \CU|next_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N23
dffeas \CU|next_state.INCCST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.INCCST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.INCCST .is_wysiwyg = "true";
defparam \CU|next_state.INCCST .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y72_N31
dffeas \CU|increment_counter (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|next_state.INCCST~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|increment_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|increment_counter .is_wysiwyg = "true";
defparam \CU|increment_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N30
cycloneive_lcell_comb \Counter|count[0]~1 (
// Equation(s):
// \Counter|count[0]~1_combout  = (\CU|increment_counter~q ) # (\CU|reset_counter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|increment_counter~q ),
	.datad(\CU|reset_counter~q ),
	.cin(gnd),
	.combout(\Counter|count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|count[0]~1 .lut_mask = 16'hFFF0;
defparam \Counter|count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N9
dffeas \Counter|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Counter|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter|count[0] .is_wysiwyg = "true";
defparam \Counter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N30
cycloneive_lcell_comb \CU|Equal0~2 (
// Equation(s):
// \CU|Equal0~2_combout  = (\Counter|count [0] & (\Counter|count [2] & \Counter|count [1]))

	.dataa(gnd),
	.datab(\Counter|count [0]),
	.datac(\Counter|count [2]),
	.datad(\Counter|count [1]),
	.cin(gnd),
	.combout(\CU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~2 .lut_mask = 16'hC000;
defparam \CU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N28
cycloneive_lcell_comb \CU|next_state~21 (
// Equation(s):
// \CU|next_state~21_combout  = (\CU|next_state.CCOMPAREST~q  & ((\CU|Equal0~2_combout ) # ((\Counter|count [7]) # (!\CU|Equal0~0_combout ))))

	.dataa(\CU|Equal0~2_combout ),
	.datab(\Counter|count [7]),
	.datac(\CU|Equal0~0_combout ),
	.datad(\CU|next_state.CCOMPAREST~q ),
	.cin(gnd),
	.combout(\CU|next_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~21 .lut_mask = 16'hEF00;
defparam \CU|next_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N12
cycloneive_lcell_comb \CU|next_state~23 (
// Equation(s):
// \CU|next_state~23_combout  = (\reset~input_o ) # ((!\CU|next_state.RESETST~q  & (!\CU|next_state~22_combout  & !\CU|next_state~21_combout )))

	.dataa(\reset~input_o ),
	.datab(\CU|next_state.RESETST~q ),
	.datac(\CU|next_state~22_combout ),
	.datad(\CU|next_state~21_combout ),
	.cin(gnd),
	.combout(\CU|next_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \CU|next_state~23 .lut_mask = 16'hAAAB;
defparam \CU|next_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N13
dffeas \CU|next_state.NOPST (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|next_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|next_state.NOPST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|next_state.NOPST .is_wysiwyg = "true";
defparam \CU|next_state.NOPST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N18
cycloneive_lcell_comb \CU|Selector1~0 (
// Equation(s):
// \CU|Selector1~0_combout  = (\CU|next_state.RESETST~q ) # ((\CU|next_state.NOPST~q  & (!\CU|next_state.CALBST~q  & \CU|reset_au~q )))

	.dataa(\CU|next_state.NOPST~q ),
	.datab(\CU|next_state.CALBST~q ),
	.datac(\CU|next_state.RESETST~q ),
	.datad(\CU|reset_au~q ),
	.cin(gnd),
	.combout(\CU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector1~0 .lut_mask = 16'hF2F0;
defparam \CU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y72_N31
dffeas \CU|reset_au (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|reset_au~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|reset_au .is_wysiwyg = "true";
defparam \CU|reset_au .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y72_N13
dffeas \CU|clr_ld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|next_state.CALBST~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|clr_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|clr_ld .is_wysiwyg = "true";
defparam \CU|clr_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y72_N27
dffeas \CU|shift (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|next_state.SHIFTST~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|shift .is_wysiwyg = "true";
defparam \CU|shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N24
cycloneive_lcell_comb \CU|Equal1~0 (
// Equation(s):
// \CU|Equal1~0_combout  = (((\Counter|count [0]) # (!\CU|Equal0~1_combout )) # (!\Counter|count [1])) # (!\Counter|count [2])

	.dataa(\Counter|count [2]),
	.datab(\Counter|count [1]),
	.datac(\Counter|count [0]),
	.datad(\CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~0 .lut_mask = 16'hF7FF;
defparam \CU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N2
cycloneive_lcell_comb \AU|BLoadData[0]~0 (
// Equation(s):
// \AU|BLoadData[0]~0_combout  = (!\CU|reset_au~q  & \CU|clr_ld~q )

	.dataa(\CU|reset_au~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CU|clr_ld~q ),
	.cin(gnd),
	.combout(\AU|BLoadData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|BLoadData[0]~0 .lut_mask = 16'h5500;
defparam \AU|BLoadData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N27
dffeas \AU|BLoadData[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[0] .is_wysiwyg = "true";
defparam \AU|BLoadData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N22
cycloneive_lcell_comb \AU|Breset~feeder (
// Equation(s):
// \AU|Breset~feeder_combout  = \CU|reset_au~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|reset_au~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AU|Breset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Breset~feeder .lut_mask = 16'hF0F0;
defparam \AU|Breset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N23
dffeas \AU|Breset (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|Breset~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|Breset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|Breset .is_wysiwyg = "true";
defparam \AU|Breset .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N20
cycloneive_lcell_comb \AU|BLoadData[2]~feeder (
// Equation(s):
// \AU|BLoadData[2]~feeder_combout  = \S[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\AU|BLoadData[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|BLoadData[2]~feeder .lut_mask = 16'hFF00;
defparam \AU|BLoadData[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N21
dffeas \AU|BLoadData[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|BLoadData[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[2] .is_wysiwyg = "true";
defparam \AU|BLoadData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N16
cycloneive_lcell_comb \AU|Bloaden~feeder (
// Equation(s):
// \AU|Bloaden~feeder_combout  = \AU|BLoadData[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AU|BLoadData[0]~0_combout ),
	.cin(gnd),
	.combout(\AU|Bloaden~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Bloaden~feeder .lut_mask = 16'hFF00;
defparam \AU|Bloaden~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N17
dffeas \AU|Bloaden (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|Bloaden~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|Bloaden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|Bloaden .is_wysiwyg = "true";
defparam \AU|Bloaden .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y72_N3
dffeas \AU|BLoadData[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[3] .is_wysiwyg = "true";
defparam \AU|BLoadData[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y72_N11
dffeas \AU|BLoadData[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[4] .is_wysiwyg = "true";
defparam \AU|BLoadData[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N28
cycloneive_lcell_comb \AU|BLoadData[5]~feeder (
// Equation(s):
// \AU|BLoadData[5]~feeder_combout  = \S[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\AU|BLoadData[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|BLoadData[5]~feeder .lut_mask = 16'hFF00;
defparam \AU|BLoadData[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N29
dffeas \AU|BLoadData[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|BLoadData[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[5] .is_wysiwyg = "true";
defparam \AU|BLoadData[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N18
cycloneive_lcell_comb \AU|BLoadData[6]~feeder (
// Equation(s):
// \AU|BLoadData[6]~feeder_combout  = \S[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\AU|BLoadData[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|BLoadData[6]~feeder .lut_mask = 16'hFF00;
defparam \AU|BLoadData[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N19
dffeas \AU|BLoadData[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|BLoadData[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[6] .is_wysiwyg = "true";
defparam \AU|BLoadData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N24
cycloneive_lcell_comb \AU|BLoadData[7]~feeder (
// Equation(s):
// \AU|BLoadData[7]~feeder_combout  = \S[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\AU|BLoadData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|BLoadData[7]~feeder .lut_mask = 16'hFF00;
defparam \AU|BLoadData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N25
dffeas \AU|BLoadData[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|BLoadData[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[7] .is_wysiwyg = "true";
defparam \AU|BLoadData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N14
cycloneive_lcell_comb \AU|Aloaden~0 (
// Equation(s):
// \AU|Aloaden~0_combout  = (!\CU|reset_au~q  & ((\CU|clr_ld~q  & ((\AU|Aloaden~q ))) # (!\CU|clr_ld~q  & (\AU|x~1_combout ))))

	.dataa(\CU|reset_au~q ),
	.datab(\AU|x~1_combout ),
	.datac(\AU|Aloaden~q ),
	.datad(\CU|clr_ld~q ),
	.cin(gnd),
	.combout(\AU|Aloaden~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Aloaden~0 .lut_mask = 16'h5044;
defparam \AU|Aloaden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N15
dffeas \AU|Aloaden (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|Aloaden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|Aloaden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|Aloaden .is_wysiwyg = "true";
defparam \AU|Aloaden .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N20
cycloneive_lcell_comb \AU|Areset~0 (
// Equation(s):
// \AU|Areset~0_combout  = (\CU|reset_au~q ) # (\CU|clr_ld~q )

	.dataa(gnd),
	.datab(\CU|reset_au~q ),
	.datac(\CU|clr_ld~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AU|Areset~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Areset~0 .lut_mask = 16'hFCFC;
defparam \AU|Areset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N28
cycloneive_lcell_comb \AU|Areset~feeder (
// Equation(s):
// \AU|Areset~feeder_combout  = \AU|Areset~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\AU|Areset~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AU|Areset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Areset~feeder .lut_mask = 16'hF0F0;
defparam \AU|Areset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N29
dffeas \AU|Areset (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|Areset~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|Areset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|Areset .is_wysiwyg = "true";
defparam \AU|Areset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N12
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA2|S~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA2|S~0_combout  = \AU|A|data_out [1] $ (((\S[0]~input_o  & \AU|A|data_out [0])))

	.dataa(gnd),
	.datab(\S[0]~input_o ),
	.datac(\AU|A|data_out [1]),
	.datad(\AU|A|data_out [0]),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA2|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA2|S~0 .lut_mask = 16'h3CF0;
defparam \AU|Subtractor|subtractor|FA2|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N16
cycloneive_lcell_comb \CU|add~1 (
// Equation(s):
// \CU|add~1_combout  = (\CU|Equal1~0_combout  & \CU|add~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|Equal1~0_combout ),
	.datad(\CU|add~0_combout ),
	.cin(gnd),
	.combout(\CU|add~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|add~1 .lut_mask = 16'hF000;
defparam \CU|add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y72_N17
dffeas \CU|add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|add .is_wysiwyg = "true";
defparam \CU|add .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N4
cycloneive_lcell_comb \AU|ALoadData~5 (
// Equation(s):
// \AU|ALoadData~5_combout  = \AU|Subtractor|subtractor|FA2|S~0_combout  $ (\S[1]~input_o  $ (((!\CU|add~q  & \S[0]~input_o ))))

	.dataa(\AU|Subtractor|subtractor|FA2|S~0_combout ),
	.datab(\CU|add~q ),
	.datac(\S[0]~input_o ),
	.datad(\S[1]~input_o ),
	.cin(gnd),
	.combout(\AU|ALoadData~5_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~5 .lut_mask = 16'h659A;
defparam \AU|ALoadData~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N10
cycloneive_lcell_comb \AU|ALoadData[0]~3 (
// Equation(s):
// \AU|ALoadData[0]~3_combout  = (!\CU|shift~q  & (!\AU|Areset~0_combout  & ((\CU|add~q ) # (\CU|sub~q ))))

	.dataa(\CU|shift~q ),
	.datab(\CU|add~q ),
	.datac(\CU|sub~q ),
	.datad(\AU|Areset~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData[0]~3 .lut_mask = 16'h0054;
defparam \AU|ALoadData[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y72_N5
dffeas \AU|ALoadData[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[1] .is_wysiwyg = "true";
defparam \AU|ALoadData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N22
cycloneive_lcell_comb \AU|ALoadData~13 (
// Equation(s):
// \AU|ALoadData~13_combout  = \S[5]~input_o  $ (\AU|A|data_out [5])

	.dataa(gnd),
	.datab(\S[5]~input_o ),
	.datac(gnd),
	.datad(\AU|A|data_out [5]),
	.cin(gnd),
	.combout(\AU|ALoadData~13_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~13 .lut_mask = 16'h33CC;
defparam \AU|ALoadData~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N24
cycloneive_lcell_comb \AU|Subtractor|inverter|FA4|CO~0 (
// Equation(s):
// \AU|Subtractor|inverter|FA4|CO~0_combout  = (\S[1]~input_o ) # ((\S[2]~input_o ) # ((\S[3]~input_o ) # (\S[0]~input_o )))

	.dataa(\S[1]~input_o ),
	.datab(\S[2]~input_o ),
	.datac(\S[3]~input_o ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\AU|Subtractor|inverter|FA4|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|inverter|FA4|CO~0 .lut_mask = 16'hFFFE;
defparam \AU|Subtractor|inverter|FA4|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N28
cycloneive_lcell_comb \AU|Subtractor|inverter|FA3|CO~0 (
// Equation(s):
// \AU|Subtractor|inverter|FA3|CO~0_combout  = (\S[2]~input_o ) # ((\S[1]~input_o ) # (\S[0]~input_o ))

	.dataa(gnd),
	.datab(\S[2]~input_o ),
	.datac(\S[1]~input_o ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\AU|Subtractor|inverter|FA3|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|inverter|FA3|CO~0 .lut_mask = 16'hFFFC;
defparam \AU|Subtractor|inverter|FA3|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N6
cycloneive_lcell_comb \AU|Subtractor|inverter|FA2|CO~0 (
// Equation(s):
// \AU|Subtractor|inverter|FA2|CO~0_combout  = (\S[1]~input_o ) # (\S[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~input_o ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\AU|Subtractor|inverter|FA2|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|inverter|FA2|CO~0 .lut_mask = 16'hFFF0;
defparam \AU|Subtractor|inverter|FA2|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N16
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA2|CO~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA2|CO~0_combout  = (\S[1]~input_o  & (\AU|A|data_out [1] & ((\AU|A|data_out [0]) # (!\S[0]~input_o )))) # (!\S[1]~input_o  & (\S[0]~input_o  & ((\AU|A|data_out [0]) # (\AU|A|data_out [1]))))

	.dataa(\S[0]~input_o ),
	.datab(\S[1]~input_o ),
	.datac(\AU|A|data_out [0]),
	.datad(\AU|A|data_out [1]),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA2|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA2|CO~0 .lut_mask = 16'hE620;
defparam \AU|Subtractor|subtractor|FA2|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N6
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA3|CO~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA3|CO~0_combout  = (\AU|A|data_out [2] & ((\AU|Subtractor|subtractor|FA2|CO~0_combout ) # (\AU|Subtractor|inverter|FA2|CO~0_combout  $ (\S[2]~input_o )))) # (!\AU|A|data_out [2] & (\AU|Subtractor|subtractor|FA2|CO~0_combout  & 
// (\AU|Subtractor|inverter|FA2|CO~0_combout  $ (\S[2]~input_o ))))

	.dataa(\AU|Subtractor|inverter|FA2|CO~0_combout ),
	.datab(\S[2]~input_o ),
	.datac(\AU|A|data_out [2]),
	.datad(\AU|Subtractor|subtractor|FA2|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA3|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA3|CO~0 .lut_mask = 16'hF660;
defparam \AU|Subtractor|subtractor|FA3|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N0
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA4|CO~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA4|CO~0_combout  = (\AU|A|data_out [3] & ((\AU|Subtractor|subtractor|FA3|CO~0_combout ) # (\S[3]~input_o  $ (\AU|Subtractor|inverter|FA3|CO~0_combout )))) # (!\AU|A|data_out [3] & (\AU|Subtractor|subtractor|FA3|CO~0_combout  & 
// (\S[3]~input_o  $ (\AU|Subtractor|inverter|FA3|CO~0_combout ))))

	.dataa(\S[3]~input_o ),
	.datab(\AU|Subtractor|inverter|FA3|CO~0_combout ),
	.datac(\AU|A|data_out [3]),
	.datad(\AU|Subtractor|subtractor|FA3|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA4|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA4|CO~0 .lut_mask = 16'hF660;
defparam \AU|Subtractor|subtractor|FA4|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N10
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA5|CO~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA5|CO~0_combout  = (\AU|A|data_out [4] & ((\AU|Subtractor|subtractor|FA4|CO~0_combout ) # (\S[4]~input_o  $ (\AU|Subtractor|inverter|FA4|CO~0_combout )))) # (!\AU|A|data_out [4] & (\AU|Subtractor|subtractor|FA4|CO~0_combout  & 
// (\S[4]~input_o  $ (\AU|Subtractor|inverter|FA4|CO~0_combout ))))

	.dataa(\S[4]~input_o ),
	.datab(\AU|A|data_out [4]),
	.datac(\AU|Subtractor|inverter|FA4|CO~0_combout ),
	.datad(\AU|Subtractor|subtractor|FA4|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA5|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA5|CO~0 .lut_mask = 16'hDE48;
defparam \AU|Subtractor|subtractor|FA5|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N16
cycloneive_lcell_comb \AU|Subtractor|inverter|FA5|CO~0 (
// Equation(s):
// \AU|Subtractor|inverter|FA5|CO~0_combout  = (\S[4]~input_o ) # (\AU|Subtractor|inverter|FA4|CO~0_combout )

	.dataa(gnd),
	.datab(\S[4]~input_o ),
	.datac(gnd),
	.datad(\AU|Subtractor|inverter|FA4|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Subtractor|inverter|FA5|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|inverter|FA5|CO~0 .lut_mask = 16'hFFCC;
defparam \AU|Subtractor|inverter|FA5|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N26
cycloneive_lcell_comb \AU|Adder|FA2|CO~0 (
// Equation(s):
// \AU|Adder|FA2|CO~0_combout  = (\S[1]~input_o  & ((\AU|A|data_out [1]) # ((\S[0]~input_o  & \AU|A|data_out [0])))) # (!\S[1]~input_o  & (\S[0]~input_o  & (\AU|A|data_out [0] & \AU|A|data_out [1])))

	.dataa(\S[0]~input_o ),
	.datab(\S[1]~input_o ),
	.datac(\AU|A|data_out [0]),
	.datad(\AU|A|data_out [1]),
	.cin(gnd),
	.combout(\AU|Adder|FA2|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA2|CO~0 .lut_mask = 16'hEC80;
defparam \AU|Adder|FA2|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N22
cycloneive_lcell_comb \AU|Adder|FA3|CO~0 (
// Equation(s):
// \AU|Adder|FA3|CO~0_combout  = (\S[2]~input_o  & ((\AU|A|data_out [2]) # (\AU|Adder|FA2|CO~0_combout ))) # (!\S[2]~input_o  & (\AU|A|data_out [2] & \AU|Adder|FA2|CO~0_combout ))

	.dataa(\S[2]~input_o ),
	.datab(\AU|A|data_out [2]),
	.datac(gnd),
	.datad(\AU|Adder|FA2|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Adder|FA3|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA3|CO~0 .lut_mask = 16'hEE88;
defparam \AU|Adder|FA3|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N12
cycloneive_lcell_comb \AU|Adder|FA5|CO~1 (
// Equation(s):
// \AU|Adder|FA5|CO~1_combout  = (\S[4]~input_o ) # (\AU|A|data_out [4])

	.dataa(\S[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\AU|A|data_out [4]),
	.cin(gnd),
	.combout(\AU|Adder|FA5|CO~1_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA5|CO~1 .lut_mask = 16'hFFAA;
defparam \AU|Adder|FA5|CO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N8
cycloneive_lcell_comb \AU|Adder|FA5|CO~2 (
// Equation(s):
// \AU|Adder|FA5|CO~2_combout  = (\AU|Adder|FA5|CO~1_combout  & ((\AU|A|data_out [3] & ((\S[3]~input_o ) # (\AU|Adder|FA3|CO~0_combout ))) # (!\AU|A|data_out [3] & (\S[3]~input_o  & \AU|Adder|FA3|CO~0_combout ))))

	.dataa(\AU|A|data_out [3]),
	.datab(\S[3]~input_o ),
	.datac(\AU|Adder|FA3|CO~0_combout ),
	.datad(\AU|Adder|FA5|CO~1_combout ),
	.cin(gnd),
	.combout(\AU|Adder|FA5|CO~2_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA5|CO~2 .lut_mask = 16'hE800;
defparam \AU|Adder|FA5|CO~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N14
cycloneive_lcell_comb \AU|Adder|FA5|CO~0 (
// Equation(s):
// \AU|Adder|FA5|CO~0_combout  = (\S[4]~input_o  & \AU|A|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[4]~input_o ),
	.datad(\AU|A|data_out [4]),
	.cin(gnd),
	.combout(\AU|Adder|FA5|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA5|CO~0 .lut_mask = 16'hF000;
defparam \AU|Adder|FA5|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N18
cycloneive_lcell_comb \AU|ALoadData~14 (
// Equation(s):
// \AU|ALoadData~14_combout  = (\CU|add~q  & (((\AU|Adder|FA5|CO~2_combout ) # (\AU|Adder|FA5|CO~0_combout )))) # (!\CU|add~q  & (\AU|Subtractor|inverter|FA5|CO~0_combout ))

	.dataa(\AU|Subtractor|inverter|FA5|CO~0_combout ),
	.datab(\AU|Adder|FA5|CO~2_combout ),
	.datac(\AU|Adder|FA5|CO~0_combout ),
	.datad(\CU|add~q ),
	.cin(gnd),
	.combout(\AU|ALoadData~14_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~14 .lut_mask = 16'hFCAA;
defparam \AU|ALoadData~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N24
cycloneive_lcell_comb \AU|ALoadData~15 (
// Equation(s):
// \AU|ALoadData~15_combout  = \AU|ALoadData~13_combout  $ (\AU|ALoadData~14_combout  $ (((\AU|Subtractor|subtractor|FA5|CO~0_combout  & !\CU|add~q ))))

	.dataa(\AU|ALoadData~13_combout ),
	.datab(\AU|Subtractor|subtractor|FA5|CO~0_combout ),
	.datac(\CU|add~q ),
	.datad(\AU|ALoadData~14_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~15_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~15 .lut_mask = 16'h59A6;
defparam \AU|ALoadData~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y72_N25
dffeas \AU|ALoadData[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[5] .is_wysiwyg = "true";
defparam \AU|ALoadData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N2
cycloneive_lcell_comb \AU|Subtractor|inverter|FA6|CO~0 (
// Equation(s):
// \AU|Subtractor|inverter|FA6|CO~0_combout  = (\S[4]~input_o ) # ((\AU|Subtractor|inverter|FA4|CO~0_combout ) # (\S[5]~input_o ))

	.dataa(gnd),
	.datab(\S[4]~input_o ),
	.datac(\AU|Subtractor|inverter|FA4|CO~0_combout ),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\AU|Subtractor|inverter|FA6|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|inverter|FA6|CO~0 .lut_mask = 16'hFFFC;
defparam \AU|Subtractor|inverter|FA6|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N30
cycloneive_lcell_comb \AU|Adder|FA6|CO~0 (
// Equation(s):
// \AU|Adder|FA6|CO~0_combout  = (\AU|A|data_out [5] & ((\AU|Adder|FA5|CO~0_combout ) # ((\AU|Adder|FA5|CO~2_combout ) # (\S[5]~input_o )))) # (!\AU|A|data_out [5] & (\S[5]~input_o  & ((\AU|Adder|FA5|CO~0_combout ) # (\AU|Adder|FA5|CO~2_combout ))))

	.dataa(\AU|Adder|FA5|CO~0_combout ),
	.datab(\AU|A|data_out [5]),
	.datac(\AU|Adder|FA5|CO~2_combout ),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\AU|Adder|FA6|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA6|CO~0 .lut_mask = 16'hFEC8;
defparam \AU|Adder|FA6|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N24
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA6|CO~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA6|CO~0_combout  = (\AU|A|data_out [5] & ((\AU|Subtractor|subtractor|FA5|CO~0_combout ) # (\AU|Subtractor|inverter|FA5|CO~0_combout  $ (\S[5]~input_o )))) # (!\AU|A|data_out [5] & (\AU|Subtractor|subtractor|FA5|CO~0_combout  & 
// (\AU|Subtractor|inverter|FA5|CO~0_combout  $ (\S[5]~input_o ))))

	.dataa(\AU|Subtractor|inverter|FA5|CO~0_combout ),
	.datab(\S[5]~input_o ),
	.datac(\AU|A|data_out [5]),
	.datad(\AU|Subtractor|subtractor|FA5|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA6|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA6|CO~0 .lut_mask = 16'hF660;
defparam \AU|Subtractor|subtractor|FA6|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N18
cycloneive_lcell_comb \AU|ALoadData~16 (
// Equation(s):
// \AU|ALoadData~16_combout  = (\CU|add~q  & (((\AU|Adder|FA6|CO~0_combout )))) # (!\CU|add~q  & (\AU|Subtractor|inverter|FA6|CO~0_combout  $ (((\AU|Subtractor|subtractor|FA6|CO~0_combout )))))

	.dataa(\CU|add~q ),
	.datab(\AU|Subtractor|inverter|FA6|CO~0_combout ),
	.datac(\AU|Adder|FA6|CO~0_combout ),
	.datad(\AU|Subtractor|subtractor|FA6|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~16_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~16 .lut_mask = 16'hB1E4;
defparam \AU|ALoadData~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N4
cycloneive_lcell_comb \AU|ALoadData~17 (
// Equation(s):
// \AU|ALoadData~17_combout  = \AU|A|data_out [6] $ (\S[6]~input_o  $ (\AU|ALoadData~16_combout ))

	.dataa(\AU|A|data_out [6]),
	.datab(gnd),
	.datac(\S[6]~input_o ),
	.datad(\AU|ALoadData~16_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~17_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~17 .lut_mask = 16'hA55A;
defparam \AU|ALoadData~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N5
dffeas \AU|ALoadData[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[6] .is_wysiwyg = "true";
defparam \AU|ALoadData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N4
cycloneive_lcell_comb \AU|Subtractor|inverter|FA7|CO~0 (
// Equation(s):
// \AU|Subtractor|inverter|FA7|CO~0_combout  = (\AU|Subtractor|inverter|FA4|CO~0_combout ) # ((\S[5]~input_o ) # ((\S[4]~input_o ) # (\S[6]~input_o )))

	.dataa(\AU|Subtractor|inverter|FA4|CO~0_combout ),
	.datab(\S[5]~input_o ),
	.datac(\S[4]~input_o ),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\AU|Subtractor|inverter|FA7|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|inverter|FA7|CO~0 .lut_mask = 16'hFFFE;
defparam \AU|Subtractor|inverter|FA7|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N18
cycloneive_lcell_comb \AU|ALoadData~19 (
// Equation(s):
// \AU|ALoadData~19_combout  = \S[7]~input_o  $ (\AU|A|data_out [7] $ (!\AU|Subtractor|inverter|FA7|CO~0_combout ))

	.dataa(\S[7]~input_o ),
	.datab(\AU|A|data_out [7]),
	.datac(\AU|Subtractor|inverter|FA7|CO~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AU|ALoadData~19_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~19 .lut_mask = 16'h6969;
defparam \AU|ALoadData~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N6
cycloneive_lcell_comb \AU|Adder|FA8|S~0 (
// Equation(s):
// \AU|Adder|FA8|S~0_combout  = \S[7]~input_o  $ (\AU|A|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[7]~input_o ),
	.datad(\AU|A|data_out [7]),
	.cin(gnd),
	.combout(\AU|Adder|FA8|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA8|S~0 .lut_mask = 16'h0FF0;
defparam \AU|Adder|FA8|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N20
cycloneive_lcell_comb \AU|Adder|FA8|S (
// Equation(s):
// \AU|Adder|FA8|S~combout  = \AU|Adder|FA8|S~0_combout  $ (((\AU|A|data_out [6] & ((\S[6]~input_o ) # (\AU|Adder|FA6|CO~0_combout ))) # (!\AU|A|data_out [6] & (\S[6]~input_o  & \AU|Adder|FA6|CO~0_combout ))))

	.dataa(\AU|A|data_out [6]),
	.datab(\S[6]~input_o ),
	.datac(\AU|Adder|FA6|CO~0_combout ),
	.datad(\AU|Adder|FA8|S~0_combout ),
	.cin(gnd),
	.combout(\AU|Adder|FA8|S~combout ),
	.cout());
// synopsys translate_off
defparam \AU|Adder|FA8|S .lut_mask = 16'h17E8;
defparam \AU|Adder|FA8|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N2
cycloneive_lcell_comb \AU|Subtractor|subtractor|FA7|CO~0 (
// Equation(s):
// \AU|Subtractor|subtractor|FA7|CO~0_combout  = (\AU|A|data_out [6] & ((\AU|Subtractor|subtractor|FA6|CO~0_combout ) # (\AU|Subtractor|inverter|FA6|CO~0_combout  $ (\S[6]~input_o )))) # (!\AU|A|data_out [6] & (\AU|Subtractor|subtractor|FA6|CO~0_combout  & 
// (\AU|Subtractor|inverter|FA6|CO~0_combout  $ (\S[6]~input_o ))))

	.dataa(\AU|Subtractor|inverter|FA6|CO~0_combout ),
	.datab(\S[6]~input_o ),
	.datac(\AU|A|data_out [6]),
	.datad(\AU|Subtractor|subtractor|FA6|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|Subtractor|subtractor|FA7|CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Subtractor|subtractor|FA7|CO~0 .lut_mask = 16'hF660;
defparam \AU|Subtractor|subtractor|FA7|CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N26
cycloneive_lcell_comb \AU|ALoadData~18 (
// Equation(s):
// \AU|ALoadData~18_combout  = (\CU|add~q  & (((\AU|Adder|FA8|S~combout )))) # (!\CU|add~q  & (\AU|ALoadData~19_combout  $ (((!\AU|Subtractor|subtractor|FA7|CO~0_combout )))))

	.dataa(\AU|ALoadData~19_combout ),
	.datab(\AU|Adder|FA8|S~combout ),
	.datac(\CU|add~q ),
	.datad(\AU|Subtractor|subtractor|FA7|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~18_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~18 .lut_mask = 16'hCAC5;
defparam \AU|ALoadData~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N27
dffeas \AU|ALoadData[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[7] .is_wysiwyg = "true";
defparam \AU|ALoadData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N0
cycloneive_lcell_comb \AU|A|data_out~8 (
// Equation(s):
// \AU|A|data_out~8_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & (\AU|ALoadData [7])) # (!\AU|Aloaden~q  & ((\AU|x~q )))))

	.dataa(\AU|Aloaden~q ),
	.datab(\AU|Areset~q ),
	.datac(\AU|ALoadData [7]),
	.datad(\AU|x~q ),
	.cin(gnd),
	.combout(\AU|A|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~8 .lut_mask = 16'h3120;
defparam \AU|A|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N8
cycloneive_lcell_comb \AU|Ashiften~0 (
// Equation(s):
// \AU|Ashiften~0_combout  = (!\CU|reset_au~q  & ((\CU|clr_ld~q  & ((\AU|Ashiften~q ))) # (!\CU|clr_ld~q  & (\CU|shift~q ))))

	.dataa(\CU|shift~q ),
	.datab(\CU|reset_au~q ),
	.datac(\AU|Ashiften~q ),
	.datad(\CU|clr_ld~q ),
	.cin(gnd),
	.combout(\AU|Ashiften~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Ashiften~0 .lut_mask = 16'h3022;
defparam \AU|Ashiften~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N9
dffeas \AU|Ashiften (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|Ashiften~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|Ashiften~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|Ashiften .is_wysiwyg = "true";
defparam \AU|Ashiften .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N22
cycloneive_lcell_comb \AU|A|data_out[2]~1 (
// Equation(s):
// \AU|A|data_out[2]~1_combout  = (\AU|Ashiften~q ) # ((\AU|Aloaden~q ) # (\AU|Areset~q ))

	.dataa(\AU|Ashiften~q ),
	.datab(gnd),
	.datac(\AU|Aloaden~q ),
	.datad(\AU|Areset~q ),
	.cin(gnd),
	.combout(\AU|A|data_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out[2]~1 .lut_mask = 16'hFFFA;
defparam \AU|A|data_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N1
dffeas \AU|A|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|A|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[7] .is_wysiwyg = "true";
defparam \AU|A|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N10
cycloneive_lcell_comb \AU|A|data_out~7 (
// Equation(s):
// \AU|A|data_out~7_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & (\AU|ALoadData [6])) # (!\AU|Aloaden~q  & ((\AU|A|data_out [7])))))

	.dataa(\AU|Aloaden~q ),
	.datab(\AU|Areset~q ),
	.datac(\AU|ALoadData [6]),
	.datad(\AU|A|data_out [7]),
	.cin(gnd),
	.combout(\AU|A|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~7 .lut_mask = 16'h3120;
defparam \AU|A|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N11
dffeas \AU|A|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|A|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[6] .is_wysiwyg = "true";
defparam \AU|A|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N12
cycloneive_lcell_comb \AU|A|data_out~6 (
// Equation(s):
// \AU|A|data_out~6_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & (\AU|ALoadData [5])) # (!\AU|Aloaden~q  & ((\AU|A|data_out [6])))))

	.dataa(\AU|Aloaden~q ),
	.datab(\AU|Areset~q ),
	.datac(\AU|ALoadData [5]),
	.datad(\AU|A|data_out [6]),
	.cin(gnd),
	.combout(\AU|A|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~6 .lut_mask = 16'h3120;
defparam \AU|A|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N13
dffeas \AU|A|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|A|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[5] .is_wysiwyg = "true";
defparam \AU|A|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N2
cycloneive_lcell_comb \AU|ALoadData~10 (
// Equation(s):
// \AU|ALoadData~10_combout  = (\S[3]~input_o  & ((\AU|A|data_out [3]) # (\AU|Adder|FA3|CO~0_combout ))) # (!\S[3]~input_o  & (\AU|A|data_out [3] & \AU|Adder|FA3|CO~0_combout ))

	.dataa(\S[3]~input_o ),
	.datab(gnd),
	.datac(\AU|A|data_out [3]),
	.datad(\AU|Adder|FA3|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~10_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~10 .lut_mask = 16'hFAA0;
defparam \AU|ALoadData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N24
cycloneive_lcell_comb \AU|ALoadData~11 (
// Equation(s):
// \AU|ALoadData~11_combout  = (\CU|add~q  & (((\AU|ALoadData~10_combout )))) # (!\CU|add~q  & (\AU|Subtractor|subtractor|FA4|CO~0_combout  $ ((\AU|Subtractor|inverter|FA4|CO~0_combout ))))

	.dataa(\AU|Subtractor|subtractor|FA4|CO~0_combout ),
	.datab(\AU|Subtractor|inverter|FA4|CO~0_combout ),
	.datac(\CU|add~q ),
	.datad(\AU|ALoadData~10_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~11_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~11 .lut_mask = 16'hF606;
defparam \AU|ALoadData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N8
cycloneive_lcell_comb \AU|ALoadData~12 (
// Equation(s):
// \AU|ALoadData~12_combout  = \S[4]~input_o  $ (\AU|A|data_out [4] $ (\AU|ALoadData~11_combout ))

	.dataa(\S[4]~input_o ),
	.datab(gnd),
	.datac(\AU|A|data_out [4]),
	.datad(\AU|ALoadData~11_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~12_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~12 .lut_mask = 16'hA55A;
defparam \AU|ALoadData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N9
dffeas \AU|ALoadData[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[4] .is_wysiwyg = "true";
defparam \AU|ALoadData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N14
cycloneive_lcell_comb \AU|A|data_out~5 (
// Equation(s):
// \AU|A|data_out~5_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & ((\AU|ALoadData [4]))) # (!\AU|Aloaden~q  & (\AU|A|data_out [5]))))

	.dataa(\AU|A|data_out [5]),
	.datab(\AU|Areset~q ),
	.datac(\AU|ALoadData [4]),
	.datad(\AU|Aloaden~q ),
	.cin(gnd),
	.combout(\AU|A|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~5 .lut_mask = 16'h3022;
defparam \AU|A|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y72_N23
dffeas \AU|A|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AU|A|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[4] .is_wysiwyg = "true";
defparam \AU|A|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N16
cycloneive_lcell_comb \AU|ALoadData~8 (
// Equation(s):
// \AU|ALoadData~8_combout  = (\CU|add~q  & (((\AU|Adder|FA3|CO~0_combout )))) # (!\CU|add~q  & (\AU|Subtractor|subtractor|FA3|CO~0_combout  $ ((\AU|Subtractor|inverter|FA3|CO~0_combout ))))

	.dataa(\AU|Subtractor|subtractor|FA3|CO~0_combout ),
	.datab(\AU|Subtractor|inverter|FA3|CO~0_combout ),
	.datac(\CU|add~q ),
	.datad(\AU|Adder|FA3|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~8_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~8 .lut_mask = 16'hF606;
defparam \AU|ALoadData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N20
cycloneive_lcell_comb \AU|ALoadData~9 (
// Equation(s):
// \AU|ALoadData~9_combout  = \AU|A|data_out [3] $ (\S[3]~input_o  $ (\AU|ALoadData~8_combout ))

	.dataa(gnd),
	.datab(\AU|A|data_out [3]),
	.datac(\S[3]~input_o ),
	.datad(\AU|ALoadData~8_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~9_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~9 .lut_mask = 16'hC33C;
defparam \AU|ALoadData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y72_N21
dffeas \AU|ALoadData[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[3] .is_wysiwyg = "true";
defparam \AU|ALoadData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y72_N30
cycloneive_lcell_comb \AU|A|data_out~4 (
// Equation(s):
// \AU|A|data_out~4_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & ((\AU|ALoadData [3]))) # (!\AU|Aloaden~q  & (\AU|A|data_out [4]))))

	.dataa(\AU|A|data_out [4]),
	.datab(\AU|Areset~q ),
	.datac(\AU|Aloaden~q ),
	.datad(\AU|ALoadData [3]),
	.cin(gnd),
	.combout(\AU|A|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~4 .lut_mask = 16'h3202;
defparam \AU|A|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y72_N1
dffeas \AU|A|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AU|A|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[3] .is_wysiwyg = "true";
defparam \AU|A|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N0
cycloneive_lcell_comb \AU|ALoadData~6 (
// Equation(s):
// \AU|ALoadData~6_combout  = (\CU|add~q  & (((\AU|Adder|FA2|CO~0_combout )))) # (!\CU|add~q  & (\AU|Subtractor|subtractor|FA2|CO~0_combout  $ ((\AU|Subtractor|inverter|FA2|CO~0_combout ))))

	.dataa(\AU|Subtractor|subtractor|FA2|CO~0_combout ),
	.datab(\CU|add~q ),
	.datac(\AU|Subtractor|inverter|FA2|CO~0_combout ),
	.datad(\AU|Adder|FA2|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~6_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~6 .lut_mask = 16'hDE12;
defparam \AU|ALoadData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N28
cycloneive_lcell_comb \AU|ALoadData~7 (
// Equation(s):
// \AU|ALoadData~7_combout  = \AU|A|data_out [2] $ (\S[2]~input_o  $ (\AU|ALoadData~6_combout ))

	.dataa(\AU|A|data_out [2]),
	.datab(gnd),
	.datac(\S[2]~input_o ),
	.datad(\AU|ALoadData~6_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~7_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~7 .lut_mask = 16'hA55A;
defparam \AU|ALoadData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y72_N29
dffeas \AU|ALoadData[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|ALoadData[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[2] .is_wysiwyg = "true";
defparam \AU|ALoadData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N2
cycloneive_lcell_comb \AU|A|data_out~3 (
// Equation(s):
// \AU|A|data_out~3_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & ((\AU|ALoadData [2]))) # (!\AU|Aloaden~q  & (\AU|A|data_out [3]))))

	.dataa(\AU|A|data_out [3]),
	.datab(\AU|Aloaden~q ),
	.datac(\AU|ALoadData [2]),
	.datad(\AU|Areset~q ),
	.cin(gnd),
	.combout(\AU|A|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~3 .lut_mask = 16'h00E2;
defparam \AU|A|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y72_N7
dffeas \AU|A|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AU|A|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[2] .is_wysiwyg = "true";
defparam \AU|A|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N6
cycloneive_lcell_comb \AU|A|data_out~2 (
// Equation(s):
// \AU|A|data_out~2_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & (\AU|ALoadData [1])) # (!\AU|Aloaden~q  & ((\AU|A|data_out [2])))))

	.dataa(\AU|Areset~q ),
	.datab(\AU|ALoadData [1]),
	.datac(\AU|Aloaden~q ),
	.datad(\AU|A|data_out [2]),
	.cin(gnd),
	.combout(\AU|A|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~2 .lut_mask = 16'h4540;
defparam \AU|A|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y72_N13
dffeas \AU|A|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AU|A|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[1] .is_wysiwyg = "true";
defparam \AU|A|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N4
cycloneive_lcell_comb \AU|ALoadData[0]~4 (
// Equation(s):
// \AU|ALoadData[0]~4_combout  = (\AU|ALoadData[0]~3_combout  & (\S[0]~input_o  $ ((\AU|A|data_out [0])))) # (!\AU|ALoadData[0]~3_combout  & (((\AU|ALoadData [0]))))

	.dataa(\S[0]~input_o ),
	.datab(\AU|A|data_out [0]),
	.datac(\AU|ALoadData [0]),
	.datad(\AU|ALoadData[0]~3_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData[0]~4 .lut_mask = 16'h66F0;
defparam \AU|ALoadData[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N5
dffeas \AU|ALoadData[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|ALoadData[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|ALoadData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|ALoadData[0] .is_wysiwyg = "true";
defparam \AU|ALoadData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N18
cycloneive_lcell_comb \AU|A|data_out~0 (
// Equation(s):
// \AU|A|data_out~0_combout  = (!\AU|Areset~q  & ((\AU|Aloaden~q  & ((\AU|ALoadData [0]))) # (!\AU|Aloaden~q  & (\AU|A|data_out [1]))))

	.dataa(\AU|Aloaden~q ),
	.datab(\AU|A|data_out [1]),
	.datac(\AU|ALoadData [0]),
	.datad(\AU|Areset~q ),
	.cin(gnd),
	.combout(\AU|A|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|A|data_out~0 .lut_mask = 16'h00E4;
defparam \AU|A|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y72_N27
dffeas \AU|A|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AU|A|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|A|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|A|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|A|data_out[0] .is_wysiwyg = "true";
defparam \AU|A|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N26
cycloneive_lcell_comb \AU|B|data_out~8 (
// Equation(s):
// \AU|B|data_out~8_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [7])) # (!\AU|Bloaden~q  & ((\AU|A|data_out [0])))))

	.dataa(\AU|Breset~q ),
	.datab(\AU|BLoadData [7]),
	.datac(\AU|A|data_out [0]),
	.datad(\AU|Bloaden~q ),
	.cin(gnd),
	.combout(\AU|B|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~8 .lut_mask = 16'h4450;
defparam \AU|B|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N0
cycloneive_lcell_comb \AU|Bshiften~0 (
// Equation(s):
// \AU|Bshiften~0_combout  = (\CU|shift~q  & (!\CU|reset_au~q  & !\CU|clr_ld~q ))

	.dataa(\CU|shift~q ),
	.datab(gnd),
	.datac(\CU|reset_au~q ),
	.datad(\CU|clr_ld~q ),
	.cin(gnd),
	.combout(\AU|Bshiften~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|Bshiften~0 .lut_mask = 16'h000A;
defparam \AU|Bshiften~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y72_N1
dffeas \AU|Bshiften (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|Bshiften~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|Bshiften~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|Bshiften .is_wysiwyg = "true";
defparam \AU|Bshiften .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N26
cycloneive_lcell_comb \AU|B|data_out[6]~1 (
// Equation(s):
// \AU|B|data_out[6]~1_combout  = (\AU|Breset~q ) # ((\AU|Bshiften~q ) # (\AU|Bloaden~q ))

	.dataa(\AU|Breset~q ),
	.datab(\AU|Bshiften~q ),
	.datac(gnd),
	.datad(\AU|Bloaden~q ),
	.cin(gnd),
	.combout(\AU|B|data_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out[6]~1 .lut_mask = 16'hFFEE;
defparam \AU|B|data_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N27
dffeas \AU|B|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[7] .is_wysiwyg = "true";
defparam \AU|B|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N0
cycloneive_lcell_comb \AU|B|data_out~7 (
// Equation(s):
// \AU|B|data_out~7_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [6])) # (!\AU|Bloaden~q  & ((\AU|B|data_out [7])))))

	.dataa(\AU|Bloaden~q ),
	.datab(\AU|BLoadData [6]),
	.datac(\AU|Breset~q ),
	.datad(\AU|B|data_out [7]),
	.cin(gnd),
	.combout(\AU|B|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~7 .lut_mask = 16'h0D08;
defparam \AU|B|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N1
dffeas \AU|B|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[6] .is_wysiwyg = "true";
defparam \AU|B|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N6
cycloneive_lcell_comb \AU|B|data_out~6 (
// Equation(s):
// \AU|B|data_out~6_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [5])) # (!\AU|Bloaden~q  & ((\AU|B|data_out [6])))))

	.dataa(\AU|Bloaden~q ),
	.datab(\AU|BLoadData [5]),
	.datac(\AU|Breset~q ),
	.datad(\AU|B|data_out [6]),
	.cin(gnd),
	.combout(\AU|B|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~6 .lut_mask = 16'h0D08;
defparam \AU|B|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N7
dffeas \AU|B|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[5] .is_wysiwyg = "true";
defparam \AU|B|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y72_N12
cycloneive_lcell_comb \AU|B|data_out~5 (
// Equation(s):
// \AU|B|data_out~5_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [4])) # (!\AU|Bloaden~q  & ((\AU|B|data_out [5])))))

	.dataa(\AU|BLoadData [4]),
	.datab(\AU|Bloaden~q ),
	.datac(\AU|Breset~q ),
	.datad(\AU|B|data_out [5]),
	.cin(gnd),
	.combout(\AU|B|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~5 .lut_mask = 16'h0B08;
defparam \AU|B|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y72_N13
dffeas \AU|B|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[4] .is_wysiwyg = "true";
defparam \AU|B|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N26
cycloneive_lcell_comb \AU|B|data_out~4 (
// Equation(s):
// \AU|B|data_out~4_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [3])) # (!\AU|Bloaden~q  & ((\AU|B|data_out [4])))))

	.dataa(\AU|BLoadData [3]),
	.datab(\AU|Bloaden~q ),
	.datac(\AU|B|data_out [4]),
	.datad(\AU|Breset~q ),
	.cin(gnd),
	.combout(\AU|B|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~4 .lut_mask = 16'h00B8;
defparam \AU|B|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y72_N27
dffeas \AU|B|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[3] .is_wysiwyg = "true";
defparam \AU|B|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N0
cycloneive_lcell_comb \AU|B|data_out~3 (
// Equation(s):
// \AU|B|data_out~3_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [2])) # (!\AU|Bloaden~q  & ((\AU|B|data_out [3])))))

	.dataa(\AU|BLoadData [2]),
	.datab(\AU|Bloaden~q ),
	.datac(\AU|B|data_out [3]),
	.datad(\AU|Breset~q ),
	.cin(gnd),
	.combout(\AU|B|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~3 .lut_mask = 16'h00B8;
defparam \AU|B|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y72_N1
dffeas \AU|B|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[2] .is_wysiwyg = "true";
defparam \AU|B|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y72_N31
dffeas \AU|BLoadData[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AU|BLoadData[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|BLoadData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|BLoadData[1] .is_wysiwyg = "true";
defparam \AU|BLoadData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N2
cycloneive_lcell_comb \AU|B|data_out~2 (
// Equation(s):
// \AU|B|data_out~2_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & ((\AU|BLoadData [1]))) # (!\AU|Bloaden~q  & (\AU|B|data_out [2]))))

	.dataa(\AU|B|data_out [2]),
	.datab(\AU|Breset~q ),
	.datac(\AU|BLoadData [1]),
	.datad(\AU|Bloaden~q ),
	.cin(gnd),
	.combout(\AU|B|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~2 .lut_mask = 16'h3022;
defparam \AU|B|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y72_N3
dffeas \AU|B|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[1] .is_wysiwyg = "true";
defparam \AU|B|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N28
cycloneive_lcell_comb \AU|B|data_out~0 (
// Equation(s):
// \AU|B|data_out~0_combout  = (!\AU|Breset~q  & ((\AU|Bloaden~q  & (\AU|BLoadData [0])) # (!\AU|Bloaden~q  & ((\AU|B|data_out [1])))))

	.dataa(\AU|BLoadData [0]),
	.datab(\AU|Breset~q ),
	.datac(\AU|B|data_out [1]),
	.datad(\AU|Bloaden~q ),
	.cin(gnd),
	.combout(\AU|B|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|B|data_out~0 .lut_mask = 16'h2230;
defparam \AU|B|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y72_N29
dffeas \AU|B|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|B|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AU|B|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|B|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AU|B|data_out[0] .is_wysiwyg = "true";
defparam \AU|B|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N28
cycloneive_lcell_comb \CU|add~0 (
// Equation(s):
// \CU|add~0_combout  = (\CU|next_state.ADDST~q  & (\AU|B|data_out [0] & ((!\CU|Equal0~1_combout ) # (!\CU|Equal0~2_combout ))))

	.dataa(\CU|next_state.ADDST~q ),
	.datab(\AU|B|data_out [0]),
	.datac(\CU|Equal0~2_combout ),
	.datad(\CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CU|add~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|add~0 .lut_mask = 16'h0888;
defparam \CU|add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N8
cycloneive_lcell_comb \CU|sub~0 (
// Equation(s):
// \CU|sub~0_combout  = (!\CU|Equal1~0_combout  & \CU|add~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|Equal1~0_combout ),
	.datad(\CU|add~0_combout ),
	.cin(gnd),
	.combout(\CU|sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|sub~0 .lut_mask = 16'h0F00;
defparam \CU|sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y72_N9
dffeas \CU|sub (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CU|sub~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|sub .is_wysiwyg = "true";
defparam \CU|sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N12
cycloneive_lcell_comb \AU|x~1 (
// Equation(s):
// \AU|x~1_combout  = (!\CU|shift~q  & ((\CU|sub~q ) # (\CU|add~q )))

	.dataa(\CU|shift~q ),
	.datab(\CU|sub~q ),
	.datac(gnd),
	.datad(\CU|add~q ),
	.cin(gnd),
	.combout(\AU|x~1_combout ),
	.cout());
// synopsys translate_off
defparam \AU|x~1 .lut_mask = 16'h5544;
defparam \AU|x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N30
cycloneive_lcell_comb \AU|x~2 (
// Equation(s):
// \AU|x~2_combout  = (\AU|x~q  & ((\CU|reset_au~q ) # ((!\CU|clr_ld~q  & !\AU|x~1_combout ))))

	.dataa(\AU|x~q ),
	.datab(\CU|clr_ld~q ),
	.datac(\CU|reset_au~q ),
	.datad(\AU|x~1_combout ),
	.cin(gnd),
	.combout(\AU|x~2_combout ),
	.cout());
// synopsys translate_off
defparam \AU|x~2 .lut_mask = 16'hA0A2;
defparam \AU|x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N22
cycloneive_lcell_comb \AU|x~3 (
// Equation(s):
// \AU|x~3_combout  = (\AU|x~2_combout ) # ((\S[7]~input_o  & (!\CU|reset_au~q  & \CU|clr_ld~q )))

	.dataa(\S[7]~input_o ),
	.datab(\CU|reset_au~q ),
	.datac(\AU|x~2_combout ),
	.datad(\CU|clr_ld~q ),
	.cin(gnd),
	.combout(\AU|x~3_combout ),
	.cout());
// synopsys translate_off
defparam \AU|x~3 .lut_mask = 16'hF2F0;
defparam \AU|x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N26
cycloneive_lcell_comb \AU|x~4 (
// Equation(s):
// \AU|x~4_combout  = (\CU|sub~q  & (!\CU|reset_au~q  & (!\CU|shift~q  & !\CU|clr_ld~q )))

	.dataa(\CU|sub~q ),
	.datab(\CU|reset_au~q ),
	.datac(\CU|shift~q ),
	.datad(\CU|clr_ld~q ),
	.cin(gnd),
	.combout(\AU|x~4_combout ),
	.cout());
// synopsys translate_off
defparam \AU|x~4 .lut_mask = 16'h0002;
defparam \AU|x~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N14
cycloneive_lcell_comb \AU|x~0 (
// Equation(s):
// \AU|x~0_combout  = (!\CU|shift~q  & (!\AU|Areset~0_combout  & (\CU|add~q  & \AU|Adder|FA8|S~combout )))

	.dataa(\CU|shift~q ),
	.datab(\AU|Areset~0_combout ),
	.datac(\CU|add~q ),
	.datad(\AU|Adder|FA8|S~combout ),
	.cin(gnd),
	.combout(\AU|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \AU|x~0 .lut_mask = 16'h1000;
defparam \AU|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N28
cycloneive_lcell_comb \AU|ALoadData~2 (
// Equation(s):
// \AU|ALoadData~2_combout  = (!\CU|add~q  & (\AU|Adder|FA8|S~0_combout  $ (\AU|Subtractor|inverter|FA7|CO~0_combout  $ (\AU|Subtractor|subtractor|FA7|CO~0_combout ))))

	.dataa(\AU|Adder|FA8|S~0_combout ),
	.datab(\AU|Subtractor|inverter|FA7|CO~0_combout ),
	.datac(\CU|add~q ),
	.datad(\AU|Subtractor|subtractor|FA7|CO~0_combout ),
	.cin(gnd),
	.combout(\AU|ALoadData~2_combout ),
	.cout());
// synopsys translate_off
defparam \AU|ALoadData~2 .lut_mask = 16'h0906;
defparam \AU|ALoadData~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y72_N4
cycloneive_lcell_comb \AU|x~5 (
// Equation(s):
// \AU|x~5_combout  = (\AU|x~3_combout ) # ((\AU|x~0_combout ) # ((\AU|x~4_combout  & \AU|ALoadData~2_combout )))

	.dataa(\AU|x~3_combout ),
	.datab(\AU|x~4_combout ),
	.datac(\AU|x~0_combout ),
	.datad(\AU|ALoadData~2_combout ),
	.cin(gnd),
	.combout(\AU|x~5_combout ),
	.cout());
// synopsys translate_off
defparam \AU|x~5 .lut_mask = 16'hFEFA;
defparam \AU|x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y72_N5
dffeas \AU|x (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AU|x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AU|x~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AU|x .is_wysiwyg = "true";
defparam \AU|x .power_up = "low";
// synopsys translate_on

assign x = \x~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
