\doxysection{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def}{}\label{struct_c_a_n___f_i_f_o_mail_box___type_def}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}


Controller Area Network FIFOMail\+Box.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}



Collaboration diagram for CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=215pt]{struct_c_a_n___f_i_f_o_mail_box___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{RIR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{RDTR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{RDLR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{RDHR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Controller Area Network FIFOMail\+Box. 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00224}{224}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RDHR@{RDHR}}
\index{RDHR@{RDHR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDHR}{RDHR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDHR}

CAN receive FIFO mailbox data high register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00229}{229}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RDLR@{RDLR}}
\index{RDLR@{RDLR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDLR}{RDLR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDLR}

CAN receive FIFO mailbox data low register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00228}{228}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RDTR@{RDTR}}
\index{RDTR@{RDTR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDTR}{RDTR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDTR}

CAN receive FIFO mailbox data length control and time stamp register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00227}{227}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RIR@{RIR}}
\index{RIR@{RIR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RIR}{RIR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RIR}

CAN receive FIFO mailbox identifier register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00226}{226}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412cx_8h}{stm32f412cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412rx_8h}{stm32f412rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412vx_8h}{stm32f412vx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412zx_8h}{stm32f412zx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f413xx_8h}{stm32f413xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f423xx_8h}{stm32f423xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
