\subsection{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2 Directory Reference}
\label{dir_9e81a21cedc4cd4c772b770b41a65d83}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2 Directory Reference@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2 Directory Reference}}
\subsubsection*{Directories}
\begin{DoxyCompactItemize}
\item 
directory {\bf testbench}
\end{DoxyCompactItemize}
\subsubsection*{Files}
\begin{DoxyCompactItemize}
\item 
file {\bf ddr2.\+vhd}
\item 
file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}
\item 
file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}
\item 
file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}
\item 
file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}
\item 
file {\bf ddr2\+\_\+example\+\_\+top\+\_\+1.\+vhd}
\item 
file {\bf ddr2\+\_\+example\+\_\+top\+\_\+2.\+vhd}
\item 
file {\bf ddr2\+\_\+example\+\_\+top\+\_\+3.\+vhd}
\item 
file {\bf ddr2\+\_\+phy.\+vhd}
\item 
file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}
\item 
file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}
\item 
file {\bf ddr2\+\_\+phy\+\_\+ddr\+\_\+pins.\+tcl}
\item 
file {\bf ddr2\+\_\+phy\+\_\+ddr\+\_\+timing.\+tcl}
\item 
file {\bf ddr2\+\_\+phy\+\_\+report\+\_\+timing.\+tcl}
\item 
file {\bf ddr2\+\_\+phy\+\_\+report\+\_\+timing\+\_\+core.\+tcl}
\item 
file {\bf ddr2\+\_\+pin\+\_\+assignments.\+tcl}
\end{DoxyCompactItemize}
