xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Nov 17, 2021 at 15:46:54 CST
xrun
	-64bit
	-gui
	-access r
	branch_pc.v
	pc_tb.v
Recompiling... reason: file './branch_pc.v' is newer than expected.
	expected: Wed Nov 17 15:38:50 2021
	actual:   Wed Nov 17 15:46:50 2021
file: branch_pc.v
	module worklib.pc_register:v
		errors: 0, warnings: 0
	module worklib.pc_branch:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		pc_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
		    .imm16(0),
		           |
xmelab: *W,CUVMPW (./branch_pc.v,42|13): port sizes differ in port connection (32/16).
		    .nPC_sel(0),
		             |
xmelab: *W,CUVMPW (./branch_pc.v,43|15): port sizes differ in port connection (32/1).
		    .pc_out(pc_temp));
		                  |
xmelab: *E,RANOTL (./branch_pc.v,44|20): A reg is not a legal lvalue in this context [6.1.2(IEEE)].
	      .z(pc_out));
	              |
xmelab: *E,RANOTL (./branch_pc.v,94|15): A reg is not a legal lvalue in this context [6.1.2(IEEE)].
xrun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	xrun(64)	18.09-s011: Exiting on Nov 17, 2021 at 15:46:54 CST  (total: 00:00:00)
