# Loading project vsim
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# vsim work.tb_two_of_five 
# Start time: 15:10:20 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = 00000 valid = 0
#                   18 in = 00001 valid = 0
#                   28 in = 00011 valid = 0
#                   38 in = 00110 valid = x
#                   48 in = 01100 valid = 0
#                   58 in = 11000 valid = 0
#                   68 in = 10001 valid = 0
#                   78 in = 00010 valid = 0
#                   88 in = 00101 valid = 1
#                   98 in = 01010 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(66)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 66
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:11:12 on Jun 24,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
# vsim work.tb_two_of_five 
# Start time: 15:11:12 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = 00000 valid = 0
#                   18 in = 00001 valid = 0
#                   28 in = 00011 valid = 0
#                   38 in = 00110 valid = 1
#                   48 in = 01100 valid = 0
#                   58 in = 11000 valid = 0
#                   68 in = 10001 valid = 0
#                   78 in = 00010 valid = 0
#                   88 in = 00101 valid = 1
#                   98 in = 01010 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(67)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 67
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:11:56 on Jun 24,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:11:56 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = xxxx0 valid = 0
#                   18 in = xxx01 valid = 0
#                   28 in = xx011 valid = 0
#                   38 in = x0110 valid = 1
#                   48 in = 01100 valid = 0
#                   58 in = 11000 valid = 0
#                   68 in = 10001 valid = 0
#                   78 in = 00010 valid = 0
#                   88 in = 00101 valid = 1
#                   98 in = 01010 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(65)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 65
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:13:53 on Jun 24,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:13:53 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = xxxx0 valid = 0
#                   18 in = xxx01 valid = 0
#                   28 in = xx011 valid = 0
#                   38 in = x0110 valid = 1
#                   48 in = 01100 valid = 0
#                   58 in = 11000 valid = 0
#                   68 in = 10001 valid = 0
#                   78 in = 00010 valid = 0
#                   88 in = 00101 valid = 0
#                   98 in = 01010 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(65)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 65
add wave -position insertpoint  \
sim:/tb_two_of_five/mut/valid \
sim:/tb_two_of_five/mut/rstn \
sim:/tb_two_of_five/mut/ones_count \
sim:/tb_two_of_five/mut/nibble_counter \
sim:/tb_two_of_five/mut/istwo \
sim:/tb_two_of_five/mut/isfour \
sim:/tb_two_of_five/mut/in \
sim:/tb_two_of_five/mut/clk
restart
run
#                    8 in = xxxx0 valid = 0
#                   18 in = xxx01 valid = 0
#                   28 in = xx011 valid = 0
#                   38 in = x0110 valid = 1
#                   48 in = 01100 valid = 0
#                   58 in = 11000 valid = 0
#                   68 in = 10001 valid = 0
#                   78 in = 00010 valid = 0
#                   88 in = 00101 valid = 0
#                   98 in = 01010 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(65)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 65
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:19:38 on Jun 24,2024, Elapsed time: 0:05:45
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:19:38 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = 00111 valid = 0
#                   18 in = 00111 valid = 0
#                   28 in = 00111 valid = 0
#                   38 in = 00111 valid = 0
#                   48 in = 00111 valid = 0
#                   58 in = 01010 valid = 0
#                   68 in = 01010 valid = 0
#                   78 in = 01010 valid = 0
#                   88 in = 01010 valid = 0
#                   98 in = 01010 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(65)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 65
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:20:53 on Jun 24,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:20:53 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = 1 valid = 0
#                   18 in = 1 valid = 0
#                   28 in = 1 valid = 0
#                   38 in = 0 valid = 0
#                   48 in = 0 valid = 0
#                   58 in = 0 valid = 0
#                   68 in = 1 valid = 0
#                   78 in = 0 valid = 0
#                   88 in = 1 valid = 0
#                   98 in = 0 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(65)
#    Time: 153 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 65
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:22:11 on Jun 24,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:22:12 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    0 in = 0 valid = 0
#                    5 in = 1 valid = 0
#                   35 in = 0 valid = 0
#                   65 in = 1 valid = 0
#                   75 in = 0 valid = 0
#                   85 in = 1 valid = 0
#                   95 in = 0 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(66)
#    Time: 150 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 66
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:23:11 on Jun 24,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:23:11 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    0 in = 0 valid = 0
#                    5 in = 1 valid = 0
#                   35 in = 0 valid = 0
#                   65 in = 1 valid = 0
#                   75 in = 0 valid = 0
#                   85 in = 1 valid = 0
#                   95 in = 0 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(66)
#    Time: 320 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 66
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:23:45 on Jun 24,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:23:45 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    0 in = 0 valid = 0
#                    5 in = 1 valid = 0
#                   35 in = 0 valid = 0
#                   65 in = 1 valid = 0
#                   75 in = 0 valid = 0
#                   85 in = 1 valid = 0
#                   95 in = 0 valid = 0
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 15:24:55 on Jun 24,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 15:24:55 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    8 in = 1 valid = 0
#                   18 in = 0 valid = 0
#                   28 in = 1 valid = 0
#                   38 in = 0 valid = 1
#                   48 in = 0 valid = 0
#                   58 in = 0 valid = 0
#                   68 in = 1 valid = 0
#                   78 in = 1 valid = 0
#                   88 in = 1 valid = 1
#                   98 in = 0 valid = 0
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 16:30:17 on Jun 24,2024, Elapsed time: 1:05:22
# Errors: 0, Warnings: 2
# vsim work.tb_two_of_five 
# Start time: 16:30:17 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    3 in = 1 valid = 0
#                    8 in = 0 valid = 0
#                   18 in = 1 valid = 0
#                   28 in = 0 valid = 0
#                   38 in = 0 valid = 1
#                   48 in = 0 valid = 0
#                   58 in = 1 valid = 0
#                   68 in = 1 valid = 0
#                   78 in = 1 valid = 0
#                   88 in = 0 valid = 0
# Compile of 5_1_two_of_fivet.sv failed with 1 errors.
# Compile of 5_1_two_of_fivet.sv was successful.
vsim work.tb_two_of_five
# End time: 16:32:04 on Jun 24,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# vsim work.tb_two_of_five 
# Start time: 16:32:04 on Jun 24,2024
# Loading sv_std.std
# Loading work.tb_two_of_five
# Loading work.two_of_five
run
#                    3 in = 1 valid = 0
#                    8 in = 0 valid = 0
#                   18 in = 1 valid = 0
#                   28 in = 0 valid = 0
#                   38 in = 0 valid = 1
#                   48 in = 0 valid = 0
#                   58 in = 1 valid = 0
#                   68 in = 1 valid = 0
#                   78 in = 1 valid = 0
#                   88 in = 0 valid = 0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv(63)
#    Time: 120 ps  Iteration: 0  Instance: /tb_two_of_five
# 1
# Break in Module tb_two_of_five at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv line 63
