FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (C) 2019  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef _nbio_7_4_0_SMN_HEADER
#define _nbio_7_4_0_SMN_HEADER

// addressBlock: nbio_nbif0_bif_ras_bif_ras_regblk
// base address: 0x10100000
#define smnBIFL_RAS_CENTRAL_STATUS			0x10139040

#define smnNBIF_MGCG_CTRL_LCLK				0x1013a21c
/* bench 20689.1.0 a8a87e77467c */
/* bench 20689.1.1 01d4b70f4004 */
/* bench 20689.1.2 064470018ee1 */
/* bench 20689.1.3 7638a9ac951b */
/* bench 20689.1.4 f6e0c4a77a2f */
/* bench 20689.1.5 5115a7ce0f02 */
/* bench 20689.1.6 173b75393b71 */

#define smnPCIE_PERF_COUNT_CNTL				0x11180200
#define smnPCIE_PERF_CNTL_TXCLK1			0x11180204
#define smnPCIE_PERF_COUNT0_TXCLK1			0x11180208
#define smnPCIE_PERF_COUNT1_TXCLK1			0x1118020c
#define smnPCIE_PERF_CNTL_TXCLK2			0x11180210
#define smnPCIE_PERF_COUNT0_TXCLK2			0x11180214
#define smnPCIE_PERF_COUNT1_TXCLK2			0x11180218
#define smnPCIE_PERF_CNTL_TXCLK3			0x1118021c
#define smnPCIE_PERF_COUNT0_TXCLK3			0x11180220
#define smnPCIE_PERF_COUNT1_TXCLK3			0x11180224
#define smnPCIE_PERF_CNTL_TXCLK4			0x11180228
#define smnPCIE_PERF_COUNT0_TXCLK4			0x1118022c
#define smnPCIE_PERF_COUNT1_TXCLK4			0x11180230
#define smnPCIE_PERF_CNTL_SCLK1				0x11180234
#define smnPCIE_PERF_COUNT0_SCLK1			0x11180238
#define smnPCIE_PERF_COUNT1_SCLK1			0x1118023c
#define smnPCIE_PERF_CNTL_SCLK2				0x11180240
#define smnPCIE_PERF_COUNT0_SCLK2			0x11180244
#define smnPCIE_PERF_COUNT1_SCLK2			0x11180248
#define smnPCIE_PERF_CNTL_EVENT_LC_PORT_SEL		0x1118024c
#define smnPCIE_PERF_CNTL_EVENT_CI_PORT_SEL		0x11180250

#define smnPCIE_RX_NUM_NAK				0x11180038
#define smnPCIE_RX_NUM_NAK_GENERATED			0x1118003c

// addressBlock: nbio_iohub_nb_misc_misc_cfgdec
/* bench 4071.0.0 0579169d704f */
/* bench 17406.0.0 7f04c8c008de */
/* bench 17406.0.1 a4b1084fdd2e */
/* bench 17406.0.2 f6f24666cd0c */
/* bench 17406.0.3 ea85ebb8fcda */
/* bench 17406.0.4 7686363dfef4 */
/* bench 4071.0.4 ff08420f249a */
/* bench 4071.0.5 d5aa8591caf3 */
/* bench 4071.0.6 1f0adf6a2d02 */
/* bench 4071.0.7 33d3cb13cc98 */
#define smnIOHC_INTERRUPT_EOI				0x13a10120

// addressBlock: nbio_iohub_nb_rascfg_ras_cfgdec
// base address: 0x13a20000
#define smnRAS_GLOBAL_STATUS_LO				0x13a20020
#define smnRAS_GLOBAL_STATUS_HI				0x13a20024

#endif	// _nbio_7_4_0_SMN_HEADER
