<stg><name>gemm_stage_0.1</name>


<trans_list>

<trans id="1879" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v431, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4 %store_ln25 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %store_ln25 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %store_ln25 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="7">
<![CDATA[
:2 %trunc_ln30 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %icmp_ln25 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6 %add_ln25_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln25 = br i1 %icmp_ln25, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split4:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:1 %add_ln25 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:4 %icmp_ln26 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split4:5 %select_ln25 = select i1 %icmp_ln26, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="7">
<![CDATA[
.split4:6 %trunc_ln30_1 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:7 %tmp_69_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:8 %select_ln25_1 = select i1 %icmp_ln26, i12 %tmp_69_cast, i12 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
.split4:9 %zext_ln25 = zext i12 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:10 %v0_addr = getelementptr i32 %v0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
.split4:11 %v0_load = load i12 %v0_addr

]]></Node>
<StgValue><ssdm name="v0_load"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="7">
<![CDATA[
.split4:12 %trunc_ln25 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:13 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="7">
<![CDATA[
.split4:14 %trunc_ln25_1 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:15 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:16 %select_ln25_66 = select i1 %icmp_ln26, i12 %tmp, i12 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln25_66"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:17 %or_ln25 = or i12 %select_ln25_66, i12 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
.split4:18 %zext_ln30 = zext i12 %or_ln25

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %v0_addr_1 = getelementptr i32 %v0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="v0_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="12">
<![CDATA[
.split4:20 %v0_load_1 = load i12 %v0_addr_1

]]></Node>
<StgValue><ssdm name="v0_load_1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
.split4:21 %trunc_ln25_2 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_2"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="7">
<![CDATA[
.split4:30 %trunc_ln25_4 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_4"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="7">
<![CDATA[
.split4:39 %trunc_ln25_6 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_6"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="7">
<![CDATA[
.split4:48 %trunc_ln25_8 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_8"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="7">
<![CDATA[
.split4:57 %trunc_ln25_10 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_10"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="7">
<![CDATA[
.split4:66 %trunc_ln25_12 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_12"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="7">
<![CDATA[
.split4:75 %trunc_ln25_14 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_14"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="7">
<![CDATA[
.split4:84 %trunc_ln25_16 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_16"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="7">
<![CDATA[
.split4:93 %trunc_ln25_18 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_18"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="7">
<![CDATA[
.split4:102 %trunc_ln25_20 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_20"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="7">
<![CDATA[
.split4:111 %trunc_ln25_22 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_22"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="7">
<![CDATA[
.split4:120 %trunc_ln25_24 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_24"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="7">
<![CDATA[
.split4:129 %trunc_ln25_26 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_26"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="7">
<![CDATA[
.split4:138 %trunc_ln25_28 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_28"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="7">
<![CDATA[
.split4:147 %trunc_ln25_30 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_30"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="7">
<![CDATA[
.split4:156 %trunc_ln25_32 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_32"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="7">
<![CDATA[
.split4:165 %trunc_ln25_34 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_34"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="7">
<![CDATA[
.split4:174 %trunc_ln25_36 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_36"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="7">
<![CDATA[
.split4:183 %trunc_ln25_38 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_38"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="7">
<![CDATA[
.split4:192 %trunc_ln25_40 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_40"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="7">
<![CDATA[
.split4:201 %trunc_ln25_42 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_42"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="7">
<![CDATA[
.split4:210 %trunc_ln25_44 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_44"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="7">
<![CDATA[
.split4:219 %trunc_ln25_46 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_46"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="7">
<![CDATA[
.split4:228 %trunc_ln25_48 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_48"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="7">
<![CDATA[
.split4:237 %trunc_ln25_50 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_50"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="7">
<![CDATA[
.split4:246 %trunc_ln25_52 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_52"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="7">
<![CDATA[
.split4:255 %trunc_ln25_54 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_54"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="7">
<![CDATA[
.split4:264 %trunc_ln25_56 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_56"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="7">
<![CDATA[
.split4:273 %trunc_ln25_58 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_58"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="7">
<![CDATA[
.split4:282 %trunc_ln25_60 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_60"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="7">
<![CDATA[
.split4:291 %trunc_ln25_62 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_62"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="7">
<![CDATA[
.split4:300 %trunc_ln25_64 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_64"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="7">
<![CDATA[
.split4:309 %trunc_ln25_66 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_66"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="7">
<![CDATA[
.split4:318 %trunc_ln25_68 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_68"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="7">
<![CDATA[
.split4:327 %trunc_ln25_70 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_70"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="7">
<![CDATA[
.split4:336 %trunc_ln25_72 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_72"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="7">
<![CDATA[
.split4:345 %trunc_ln25_74 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_74"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="7">
<![CDATA[
.split4:354 %trunc_ln25_76 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_76"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="7">
<![CDATA[
.split4:363 %trunc_ln25_78 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_78"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="7">
<![CDATA[
.split4:372 %trunc_ln25_80 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_80"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="7">
<![CDATA[
.split4:381 %trunc_ln25_82 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_82"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="7">
<![CDATA[
.split4:390 %trunc_ln25_84 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_84"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="7">
<![CDATA[
.split4:399 %trunc_ln25_86 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_86"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="7">
<![CDATA[
.split4:408 %trunc_ln25_88 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_88"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="7">
<![CDATA[
.split4:417 %trunc_ln25_90 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_90"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="7">
<![CDATA[
.split4:426 %trunc_ln25_92 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_92"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="7">
<![CDATA[
.split4:435 %trunc_ln25_94 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_94"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="7">
<![CDATA[
.split4:444 %trunc_ln25_96 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_96"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="7">
<![CDATA[
.split4:453 %trunc_ln25_98 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_98"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="7">
<![CDATA[
.split4:462 %trunc_ln25_100 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_100"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="7">
<![CDATA[
.split4:471 %trunc_ln25_102 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_102"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="7">
<![CDATA[
.split4:480 %trunc_ln25_104 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_104"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="7">
<![CDATA[
.split4:489 %trunc_ln25_106 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_106"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="7">
<![CDATA[
.split4:498 %trunc_ln25_108 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_108"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="7">
<![CDATA[
.split4:507 %trunc_ln25_110 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_110"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="7">
<![CDATA[
.split4:516 %trunc_ln25_112 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_112"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="7">
<![CDATA[
.split4:525 %trunc_ln25_114 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_114"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="7">
<![CDATA[
.split4:534 %trunc_ln25_116 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_116"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="7">
<![CDATA[
.split4:543 %trunc_ln25_118 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_118"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="7">
<![CDATA[
.split4:552 %trunc_ln25_120 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_120"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="7">
<![CDATA[
.split4:561 %trunc_ln25_122 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_122"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="7">
<![CDATA[
.split4:570 %trunc_ln25_124 = trunc i7 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25_124"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split4:580 %select_ln25_65 = select i1 %icmp_ln26, i7 %add_ln25, i7 %i_1

]]></Node>
<StgValue><ssdm name="select_ln25_65"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="7">
<![CDATA[
.split4:581 %j_cast = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="7">
<![CDATA[
.split4:586 %zext_ln31_4 = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:587 %v1_addr = getelementptr i32 %v1, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:588 %add_ln31 = add i8 %zext_ln31_4, i8 64

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="8">
<![CDATA[
.split4:589 %zext_ln31_5 = zext i8 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:590 %v1_addr_1 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="v1_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="12">
<![CDATA[
.split4:748 %v1_load = load i12 %v1_addr

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="12">
<![CDATA[
.split4:751 %v1_load_1 = load i12 %v1_addr_1

]]></Node>
<StgValue><ssdm name="v1_load_1"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:942 %add_ln26 = add i7 %select_ln25, i7 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:943 %store_ln25 = store i13 %add_ln25_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:944 %store_ln25 = store i7 %select_ln25_65, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:945 %store_ln26 = store i7 %add_ln26, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="309" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
.split4:11 %v0_load = load i12 %v0_addr

]]></Node>
<StgValue><ssdm name="v0_load"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="12">
<![CDATA[
.split4:20 %v0_load_1 = load i12 %v0_addr_1

]]></Node>
<StgValue><ssdm name="v0_load_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:22 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="7">
<![CDATA[
.split4:23 %trunc_ln25_3 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_3"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:24 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:25 %select_ln25_67 = select i1 %icmp_ln26, i12 %tmp_5, i12 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln25_67"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:26 %or_ln25_1 = or i12 %select_ln25_67, i12 2

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
.split4:27 %zext_ln30_1 = zext i12 %or_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:28 %v0_addr_2 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="v0_addr_2"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
.split4:29 %v0_load_2 = load i12 %v0_addr_2

]]></Node>
<StgValue><ssdm name="v0_load_2"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:31 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_4, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="7">
<![CDATA[
.split4:32 %trunc_ln25_5 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_5"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:33 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:34 %select_ln25_68 = select i1 %icmp_ln26, i12 %tmp_7, i12 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln25_68"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:35 %or_ln25_2 = or i12 %select_ln25_68, i12 3

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
.split4:36 %zext_ln30_2 = zext i12 %or_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:37 %v0_addr_3 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="v0_addr_3"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
.split4:38 %v0_load_3 = load i12 %v0_addr_3

]]></Node>
<StgValue><ssdm name="v0_load_3"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="7">
<![CDATA[
.split4:583 %zext_ln31_1 = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:591 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 1, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:592 %v1_addr_2 = getelementptr i32 %v1, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="v1_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:593 %add_ln31_1 = add i9 %zext_ln31_1, i9 192

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="9">
<![CDATA[
.split4:594 %zext_ln31_6 = zext i9 %add_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:595 %v1_addr_3 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="v1_addr_3"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="12">
<![CDATA[
.split4:748 %v1_load = load i12 %v1_addr

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:749 %v9 = fmul i32 %v0_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="12">
<![CDATA[
.split4:751 %v1_load_1 = load i12 %v1_addr_1

]]></Node>
<StgValue><ssdm name="v1_load_1"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:752 %v9_1 = fmul i32 %v0_load_1, i32 %v1_load_1

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="12">
<![CDATA[
.split4:754 %v1_load_2 = load i12 %v1_addr_2

]]></Node>
<StgValue><ssdm name="v1_load_2"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="12">
<![CDATA[
.split4:757 %v1_load_3 = load i12 %v1_addr_3

]]></Node>
<StgValue><ssdm name="v1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
.split4:29 %v0_load_2 = load i12 %v0_addr_2

]]></Node>
<StgValue><ssdm name="v0_load_2"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
.split4:38 %v0_load_3 = load i12 %v0_addr_3

]]></Node>
<StgValue><ssdm name="v0_load_3"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:40 %tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_6, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="7">
<![CDATA[
.split4:41 %trunc_ln25_7 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_7"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:42 %tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_7, i6 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:43 %select_ln25_69 = select i1 %icmp_ln26, i12 %tmp_9, i12 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln25_69"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:44 %or_ln25_3 = or i12 %select_ln25_69, i12 4

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
.split4:45 %zext_ln30_3 = zext i12 %or_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:46 %v0_addr_4 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="v0_addr_4"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
.split4:47 %v0_load_4 = load i12 %v0_addr_4

]]></Node>
<StgValue><ssdm name="v0_load_4"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:49 %tmp_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_8, i6 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="7">
<![CDATA[
.split4:50 %trunc_ln25_9 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_9"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:51 %tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_9, i6 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:52 %select_ln25_70 = select i1 %icmp_ln26, i12 %tmp_11, i12 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln25_70"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:53 %or_ln25_4 = or i12 %select_ln25_70, i12 5

]]></Node>
<StgValue><ssdm name="or_ln25_4"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
.split4:54 %zext_ln30_4 = zext i12 %or_ln25_4

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:55 %v0_addr_5 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="v0_addr_5"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
.split4:56 %v0_load_5 = load i12 %v0_addr_5

]]></Node>
<StgValue><ssdm name="v0_load_5"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:596 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 2, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:597 %v1_addr_4 = getelementptr i32 %v1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="v1_addr_4"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:598 %add_ln31_2 = add i9 %zext_ln31_1, i9 320

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="9">
<![CDATA[
.split4:599 %zext_ln31_7 = zext i9 %add_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:600 %v1_addr_5 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="v1_addr_5"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:749 %v9 = fmul i32 %v0_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:752 %v9_1 = fmul i32 %v0_load_1, i32 %v1_load_1

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="12">
<![CDATA[
.split4:754 %v1_load_2 = load i12 %v1_addr_2

]]></Node>
<StgValue><ssdm name="v1_load_2"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:755 %v9_2 = fmul i32 %v0_load_2, i32 %v1_load_2

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="12">
<![CDATA[
.split4:757 %v1_load_3 = load i12 %v1_addr_3

]]></Node>
<StgValue><ssdm name="v1_load_3"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:758 %v9_3 = fmul i32 %v0_load_3, i32 %v1_load_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="12">
<![CDATA[
.split4:760 %v1_load_4 = load i12 %v1_addr_4

]]></Node>
<StgValue><ssdm name="v1_load_4"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="12">
<![CDATA[
.split4:763 %v1_load_5 = load i12 %v1_addr_5

]]></Node>
<StgValue><ssdm name="v1_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="370" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
.split4:47 %v0_load_4 = load i12 %v0_addr_4

]]></Node>
<StgValue><ssdm name="v0_load_4"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
.split4:56 %v0_load_5 = load i12 %v0_addr_5

]]></Node>
<StgValue><ssdm name="v0_load_5"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:58 %tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_10, i6 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="7">
<![CDATA[
.split4:59 %trunc_ln25_11 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_11"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:60 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_11, i6 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:61 %select_ln25_71 = select i1 %icmp_ln26, i12 %tmp_13, i12 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln25_71"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:62 %or_ln25_5 = or i12 %select_ln25_71, i12 6

]]></Node>
<StgValue><ssdm name="or_ln25_5"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
.split4:63 %zext_ln30_5 = zext i12 %or_ln25_5

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:64 %v0_addr_6 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="v0_addr_6"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
.split4:65 %v0_load_6 = load i12 %v0_addr_6

]]></Node>
<StgValue><ssdm name="v0_load_6"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:67 %tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_12, i6 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="7">
<![CDATA[
.split4:68 %trunc_ln25_13 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_13"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:69 %tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_13, i6 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:70 %select_ln25_72 = select i1 %icmp_ln26, i12 %tmp_15, i12 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln25_72"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:71 %or_ln25_6 = or i12 %select_ln25_72, i12 7

]]></Node>
<StgValue><ssdm name="or_ln25_6"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="12">
<![CDATA[
.split4:72 %zext_ln30_6 = zext i12 %or_ln25_6

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:73 %v0_addr_7 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_6

]]></Node>
<StgValue><ssdm name="v0_addr_7"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12">
<![CDATA[
.split4:74 %v0_load_7 = load i12 %v0_addr_7

]]></Node>
<StgValue><ssdm name="v0_load_7"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="7">
<![CDATA[
.split4:584 %zext_ln31_2 = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:601 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 3, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:602 %v1_addr_6 = getelementptr i32 %v1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="v1_addr_6"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:603 %add_ln31_3 = add i10 %zext_ln31_2, i10 448

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="10">
<![CDATA[
.split4:604 %zext_ln31_8 = zext i10 %add_ln31_3

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:605 %v1_addr_7 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="v1_addr_7"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:750 %v = fadd i32 %v9, i32 0

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:755 %v9_2 = fmul i32 %v0_load_2, i32 %v1_load_2

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:758 %v9_3 = fmul i32 %v0_load_3, i32 %v1_load_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="12">
<![CDATA[
.split4:760 %v1_load_4 = load i12 %v1_addr_4

]]></Node>
<StgValue><ssdm name="v1_load_4"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:761 %v9_4 = fmul i32 %v0_load_4, i32 %v1_load_4

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="12">
<![CDATA[
.split4:763 %v1_load_5 = load i12 %v1_addr_5

]]></Node>
<StgValue><ssdm name="v1_load_5"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:764 %v9_5 = fmul i32 %v0_load_5, i32 %v1_load_5

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
.split4:766 %v1_load_6 = load i12 %v1_addr_6

]]></Node>
<StgValue><ssdm name="v1_load_6"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="12">
<![CDATA[
.split4:769 %v1_load_7 = load i12 %v1_addr_7

]]></Node>
<StgValue><ssdm name="v1_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="403" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
.split4:65 %v0_load_6 = load i12 %v0_addr_6

]]></Node>
<StgValue><ssdm name="v0_load_6"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12">
<![CDATA[
.split4:74 %v0_load_7 = load i12 %v0_addr_7

]]></Node>
<StgValue><ssdm name="v0_load_7"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:76 %tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_14, i6 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="7">
<![CDATA[
.split4:77 %trunc_ln25_15 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_15"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:78 %tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_15, i6 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:79 %select_ln25_73 = select i1 %icmp_ln26, i12 %tmp_17, i12 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln25_73"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:80 %or_ln25_7 = or i12 %select_ln25_73, i12 8

]]></Node>
<StgValue><ssdm name="or_ln25_7"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
.split4:81 %zext_ln30_7 = zext i12 %or_ln25_7

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:82 %v0_addr_8 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="v0_addr_8"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
.split4:83 %v0_load_8 = load i12 %v0_addr_8

]]></Node>
<StgValue><ssdm name="v0_load_8"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:85 %tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_16, i6 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="7">
<![CDATA[
.split4:86 %trunc_ln25_17 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_17"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:87 %tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_17, i6 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:88 %select_ln25_74 = select i1 %icmp_ln26, i12 %tmp_19, i12 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln25_74"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:89 %or_ln25_8 = or i12 %select_ln25_74, i12 9

]]></Node>
<StgValue><ssdm name="or_ln25_8"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="12">
<![CDATA[
.split4:90 %zext_ln30_8 = zext i12 %or_ln25_8

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:91 %v0_addr_9 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="v0_addr_9"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="12">
<![CDATA[
.split4:92 %v0_load_9 = load i12 %v0_addr_9

]]></Node>
<StgValue><ssdm name="v0_load_9"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:606 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 4, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:607 %v1_addr_8 = getelementptr i32 %v1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="v1_addr_8"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:608 %add_ln31_4 = add i10 %zext_ln31_2, i10 576

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="10">
<![CDATA[
.split4:609 %zext_ln31_9 = zext i10 %add_ln31_4

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:610 %v1_addr_9 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="v1_addr_9"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:750 %v = fadd i32 %v9, i32 0

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:761 %v9_4 = fmul i32 %v0_load_4, i32 %v1_load_4

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:764 %v9_5 = fmul i32 %v0_load_5, i32 %v1_load_5

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
.split4:766 %v1_load_6 = load i12 %v1_addr_6

]]></Node>
<StgValue><ssdm name="v1_load_6"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:767 %v9_6 = fmul i32 %v0_load_6, i32 %v1_load_6

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="12">
<![CDATA[
.split4:769 %v1_load_7 = load i12 %v1_addr_7

]]></Node>
<StgValue><ssdm name="v1_load_7"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:770 %v9_7 = fmul i32 %v0_load_7, i32 %v1_load_7

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="12">
<![CDATA[
.split4:772 %v1_load_8 = load i12 %v1_addr_8

]]></Node>
<StgValue><ssdm name="v1_load_8"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="12">
<![CDATA[
.split4:775 %v1_load_9 = load i12 %v1_addr_9

]]></Node>
<StgValue><ssdm name="v1_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="435" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
.split4:83 %v0_load_8 = load i12 %v0_addr_8

]]></Node>
<StgValue><ssdm name="v0_load_8"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="12">
<![CDATA[
.split4:92 %v0_load_9 = load i12 %v0_addr_9

]]></Node>
<StgValue><ssdm name="v0_load_9"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:94 %tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_18, i6 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="7">
<![CDATA[
.split4:95 %trunc_ln25_19 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_19"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:96 %tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_19, i6 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:97 %select_ln25_75 = select i1 %icmp_ln26, i12 %tmp_21, i12 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln25_75"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:98 %or_ln25_9 = or i12 %select_ln25_75, i12 10

]]></Node>
<StgValue><ssdm name="or_ln25_9"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="12">
<![CDATA[
.split4:99 %zext_ln30_9 = zext i12 %or_ln25_9

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:100 %v0_addr_10 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_9

]]></Node>
<StgValue><ssdm name="v0_addr_10"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
.split4:101 %v0_load_10 = load i12 %v0_addr_10

]]></Node>
<StgValue><ssdm name="v0_load_10"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:103 %tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_20, i6 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="7">
<![CDATA[
.split4:104 %trunc_ln25_21 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_21"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:105 %tmp_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_21, i6 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:106 %select_ln25_76 = select i1 %icmp_ln26, i12 %tmp_23, i12 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln25_76"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:107 %or_ln25_10 = or i12 %select_ln25_76, i12 11

]]></Node>
<StgValue><ssdm name="or_ln25_10"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
.split4:108 %zext_ln30_10 = zext i12 %or_ln25_10

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:109 %v0_addr_11 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_10

]]></Node>
<StgValue><ssdm name="v0_addr_11"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
.split4:110 %v0_load_11 = load i12 %v0_addr_11

]]></Node>
<StgValue><ssdm name="v0_load_11"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:611 %tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 5, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:612 %v1_addr_10 = getelementptr i32 %v1, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="v1_addr_10"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:613 %add_ln31_5 = add i10 %zext_ln31_2, i10 704

]]></Node>
<StgValue><ssdm name="add_ln31_5"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="10">
<![CDATA[
.split4:614 %zext_ln31_10 = zext i10 %add_ln31_5

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:615 %v1_addr_11 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="v1_addr_11"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:750 %v = fadd i32 %v9, i32 0

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:767 %v9_6 = fmul i32 %v0_load_6, i32 %v1_load_6

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:770 %v9_7 = fmul i32 %v0_load_7, i32 %v1_load_7

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="12">
<![CDATA[
.split4:772 %v1_load_8 = load i12 %v1_addr_8

]]></Node>
<StgValue><ssdm name="v1_load_8"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:773 %v9_8 = fmul i32 %v0_load_8, i32 %v1_load_8

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="12">
<![CDATA[
.split4:775 %v1_load_9 = load i12 %v1_addr_9

]]></Node>
<StgValue><ssdm name="v1_load_9"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:776 %v9_9 = fmul i32 %v0_load_9, i32 %v1_load_9

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="12">
<![CDATA[
.split4:778 %v1_load_10 = load i12 %v1_addr_10

]]></Node>
<StgValue><ssdm name="v1_load_10"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="12">
<![CDATA[
.split4:781 %v1_load_11 = load i12 %v1_addr_11

]]></Node>
<StgValue><ssdm name="v1_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="467" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
.split4:101 %v0_load_10 = load i12 %v0_addr_10

]]></Node>
<StgValue><ssdm name="v0_load_10"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
.split4:110 %v0_load_11 = load i12 %v0_addr_11

]]></Node>
<StgValue><ssdm name="v0_load_11"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:112 %tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_22, i6 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="7">
<![CDATA[
.split4:113 %trunc_ln25_23 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_23"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:114 %tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_23, i6 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:115 %select_ln25_77 = select i1 %icmp_ln26, i12 %tmp_25, i12 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln25_77"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:116 %or_ln25_11 = or i12 %select_ln25_77, i12 12

]]></Node>
<StgValue><ssdm name="or_ln25_11"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="12">
<![CDATA[
.split4:117 %zext_ln30_11 = zext i12 %or_ln25_11

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:118 %v0_addr_12 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="v0_addr_12"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
.split4:119 %v0_load_12 = load i12 %v0_addr_12

]]></Node>
<StgValue><ssdm name="v0_load_12"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:121 %tmp_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_24, i6 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="7">
<![CDATA[
.split4:122 %trunc_ln25_25 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_25"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:123 %tmp_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_25, i6 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:124 %select_ln25_78 = select i1 %icmp_ln26, i12 %tmp_27, i12 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln25_78"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:125 %or_ln25_12 = or i12 %select_ln25_78, i12 13

]]></Node>
<StgValue><ssdm name="or_ln25_12"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
.split4:126 %zext_ln30_12 = zext i12 %or_ln25_12

]]></Node>
<StgValue><ssdm name="zext_ln30_12"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:127 %v0_addr_13 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_12

]]></Node>
<StgValue><ssdm name="v0_addr_13"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="12">
<![CDATA[
.split4:128 %v0_load_13 = load i12 %v0_addr_13

]]></Node>
<StgValue><ssdm name="v0_load_13"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:616 %tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 6, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:617 %v1_addr_12 = getelementptr i32 %v1, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="v1_addr_12"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="9">
<![CDATA[
.split4:618 %sext_ln31 = sext i9 %add_ln31_2

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="10">
<![CDATA[
.split4:619 %zext_ln31_11 = zext i10 %sext_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:620 %v1_addr_13 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_11

]]></Node>
<StgValue><ssdm name="v1_addr_13"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:753 %v11_1 = fadd i32 %v, i32 %v9_1

]]></Node>
<StgValue><ssdm name="v11_1"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:773 %v9_8 = fmul i32 %v0_load_8, i32 %v1_load_8

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:776 %v9_9 = fmul i32 %v0_load_9, i32 %v1_load_9

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="12">
<![CDATA[
.split4:778 %v1_load_10 = load i12 %v1_addr_10

]]></Node>
<StgValue><ssdm name="v1_load_10"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:779 %v9_s = fmul i32 %v0_load_10, i32 %v1_load_10

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="12">
<![CDATA[
.split4:781 %v1_load_11 = load i12 %v1_addr_11

]]></Node>
<StgValue><ssdm name="v1_load_11"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:782 %v9_10 = fmul i32 %v0_load_11, i32 %v1_load_11

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="12">
<![CDATA[
.split4:784 %v1_load_12 = load i12 %v1_addr_12

]]></Node>
<StgValue><ssdm name="v1_load_12"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="12">
<![CDATA[
.split4:787 %v1_load_13 = load i12 %v1_addr_13

]]></Node>
<StgValue><ssdm name="v1_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="499" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
.split4:119 %v0_load_12 = load i12 %v0_addr_12

]]></Node>
<StgValue><ssdm name="v0_load_12"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="12">
<![CDATA[
.split4:128 %v0_load_13 = load i12 %v0_addr_13

]]></Node>
<StgValue><ssdm name="v0_load_13"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:130 %tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_26, i6 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="7">
<![CDATA[
.split4:131 %trunc_ln25_27 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_27"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:132 %tmp_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_27, i6 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:133 %select_ln25_79 = select i1 %icmp_ln26, i12 %tmp_29, i12 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln25_79"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:134 %or_ln25_13 = or i12 %select_ln25_79, i12 14

]]></Node>
<StgValue><ssdm name="or_ln25_13"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="12">
<![CDATA[
.split4:135 %zext_ln30_13 = zext i12 %or_ln25_13

]]></Node>
<StgValue><ssdm name="zext_ln30_13"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:136 %v0_addr_14 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_13

]]></Node>
<StgValue><ssdm name="v0_addr_14"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
.split4:137 %v0_load_14 = load i12 %v0_addr_14

]]></Node>
<StgValue><ssdm name="v0_load_14"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:139 %tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_28, i6 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="7">
<![CDATA[
.split4:140 %trunc_ln25_29 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_29"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:141 %tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_29, i6 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:142 %select_ln25_80 = select i1 %icmp_ln26, i12 %tmp_31, i12 %tmp_32

]]></Node>
<StgValue><ssdm name="select_ln25_80"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:143 %or_ln25_14 = or i12 %select_ln25_80, i12 15

]]></Node>
<StgValue><ssdm name="or_ln25_14"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="12">
<![CDATA[
.split4:144 %zext_ln30_14 = zext i12 %or_ln25_14

]]></Node>
<StgValue><ssdm name="zext_ln30_14"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:145 %v0_addr_15 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_14

]]></Node>
<StgValue><ssdm name="v0_addr_15"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
.split4:146 %v0_load_15 = load i12 %v0_addr_15

]]></Node>
<StgValue><ssdm name="v0_load_15"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="7">
<![CDATA[
.split4:585 %zext_ln31_3 = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:621 %tmp_131 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 7, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:622 %v1_addr_14 = getelementptr i32 %v1, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="v1_addr_14"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:623 %add_ln31_6 = add i11 %zext_ln31_3, i11 960

]]></Node>
<StgValue><ssdm name="add_ln31_6"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="11">
<![CDATA[
.split4:624 %zext_ln31_12 = zext i11 %add_ln31_6

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:625 %v1_addr_15 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_12

]]></Node>
<StgValue><ssdm name="v1_addr_15"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:753 %v11_1 = fadd i32 %v, i32 %v9_1

]]></Node>
<StgValue><ssdm name="v11_1"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:779 %v9_s = fmul i32 %v0_load_10, i32 %v1_load_10

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:782 %v9_10 = fmul i32 %v0_load_11, i32 %v1_load_11

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="12">
<![CDATA[
.split4:784 %v1_load_12 = load i12 %v1_addr_12

]]></Node>
<StgValue><ssdm name="v1_load_12"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:785 %v9_11 = fmul i32 %v0_load_12, i32 %v1_load_12

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="12">
<![CDATA[
.split4:787 %v1_load_13 = load i12 %v1_addr_13

]]></Node>
<StgValue><ssdm name="v1_load_13"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:788 %v9_12 = fmul i32 %v0_load_13, i32 %v1_load_13

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="12">
<![CDATA[
.split4:790 %v1_load_14 = load i12 %v1_addr_14

]]></Node>
<StgValue><ssdm name="v1_load_14"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="12">
<![CDATA[
.split4:793 %v1_load_15 = load i12 %v1_addr_15

]]></Node>
<StgValue><ssdm name="v1_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="532" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
.split4:137 %v0_load_14 = load i12 %v0_addr_14

]]></Node>
<StgValue><ssdm name="v0_load_14"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
.split4:146 %v0_load_15 = load i12 %v0_addr_15

]]></Node>
<StgValue><ssdm name="v0_load_15"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:148 %tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_30, i6 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="7">
<![CDATA[
.split4:149 %trunc_ln25_31 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_31"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:150 %tmp_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_31, i6 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:151 %select_ln25_81 = select i1 %icmp_ln26, i12 %tmp_33, i12 %tmp_34

]]></Node>
<StgValue><ssdm name="select_ln25_81"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:152 %or_ln25_15 = or i12 %select_ln25_81, i12 16

]]></Node>
<StgValue><ssdm name="or_ln25_15"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
.split4:153 %zext_ln30_15 = zext i12 %or_ln25_15

]]></Node>
<StgValue><ssdm name="zext_ln30_15"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:154 %v0_addr_16 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_15

]]></Node>
<StgValue><ssdm name="v0_addr_16"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="12">
<![CDATA[
.split4:155 %v0_load_16 = load i12 %v0_addr_16

]]></Node>
<StgValue><ssdm name="v0_load_16"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:157 %tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_32, i6 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="7">
<![CDATA[
.split4:158 %trunc_ln25_33 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_33"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:159 %tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:160 %select_ln25_82 = select i1 %icmp_ln26, i12 %tmp_35, i12 %tmp_36

]]></Node>
<StgValue><ssdm name="select_ln25_82"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:161 %or_ln25_16 = or i12 %select_ln25_82, i12 17

]]></Node>
<StgValue><ssdm name="or_ln25_16"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
.split4:162 %zext_ln30_16 = zext i12 %or_ln25_16

]]></Node>
<StgValue><ssdm name="zext_ln30_16"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:163 %v0_addr_17 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_16

]]></Node>
<StgValue><ssdm name="v0_addr_17"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="12">
<![CDATA[
.split4:164 %v0_load_17 = load i12 %v0_addr_17

]]></Node>
<StgValue><ssdm name="v0_load_17"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:626 %tmp_132 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 8, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:627 %v1_addr_16 = getelementptr i32 %v1, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="v1_addr_16"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:628 %add_ln31_7 = add i11 %zext_ln31_3, i11 1088

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="11">
<![CDATA[
.split4:629 %zext_ln31_13 = zext i11 %add_ln31_7

]]></Node>
<StgValue><ssdm name="zext_ln31_13"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:630 %v1_addr_17 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_13

]]></Node>
<StgValue><ssdm name="v1_addr_17"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:753 %v11_1 = fadd i32 %v, i32 %v9_1

]]></Node>
<StgValue><ssdm name="v11_1"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:785 %v9_11 = fmul i32 %v0_load_12, i32 %v1_load_12

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:788 %v9_12 = fmul i32 %v0_load_13, i32 %v1_load_13

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="12">
<![CDATA[
.split4:790 %v1_load_14 = load i12 %v1_addr_14

]]></Node>
<StgValue><ssdm name="v1_load_14"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:791 %v9_13 = fmul i32 %v0_load_14, i32 %v1_load_14

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="12">
<![CDATA[
.split4:793 %v1_load_15 = load i12 %v1_addr_15

]]></Node>
<StgValue><ssdm name="v1_load_15"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:794 %v9_14 = fmul i32 %v0_load_15, i32 %v1_load_15

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="12">
<![CDATA[
.split4:796 %v1_load_16 = load i12 %v1_addr_16

]]></Node>
<StgValue><ssdm name="v1_load_16"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="12">
<![CDATA[
.split4:799 %v1_load_17 = load i12 %v1_addr_17

]]></Node>
<StgValue><ssdm name="v1_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="564" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="12">
<![CDATA[
.split4:155 %v0_load_16 = load i12 %v0_addr_16

]]></Node>
<StgValue><ssdm name="v0_load_16"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="12">
<![CDATA[
.split4:164 %v0_load_17 = load i12 %v0_addr_17

]]></Node>
<StgValue><ssdm name="v0_load_17"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:166 %tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_34, i6 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="7">
<![CDATA[
.split4:167 %trunc_ln25_35 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_35"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:168 %tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_35, i6 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:169 %select_ln25_83 = select i1 %icmp_ln26, i12 %tmp_37, i12 %tmp_38

]]></Node>
<StgValue><ssdm name="select_ln25_83"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:170 %or_ln25_17 = or i12 %select_ln25_83, i12 18

]]></Node>
<StgValue><ssdm name="or_ln25_17"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
.split4:171 %zext_ln30_17 = zext i12 %or_ln25_17

]]></Node>
<StgValue><ssdm name="zext_ln30_17"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:172 %v0_addr_18 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_17

]]></Node>
<StgValue><ssdm name="v0_addr_18"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="12">
<![CDATA[
.split4:173 %v0_load_18 = load i12 %v0_addr_18

]]></Node>
<StgValue><ssdm name="v0_load_18"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:175 %tmp_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_36, i6 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="7">
<![CDATA[
.split4:176 %trunc_ln25_37 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_37"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:177 %tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_37, i6 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:178 %select_ln25_84 = select i1 %icmp_ln26, i12 %tmp_39, i12 %tmp_40

]]></Node>
<StgValue><ssdm name="select_ln25_84"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:179 %or_ln25_18 = or i12 %select_ln25_84, i12 19

]]></Node>
<StgValue><ssdm name="or_ln25_18"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
.split4:180 %zext_ln30_18 = zext i12 %or_ln25_18

]]></Node>
<StgValue><ssdm name="zext_ln30_18"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:181 %v0_addr_19 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_18

]]></Node>
<StgValue><ssdm name="v0_addr_19"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="12">
<![CDATA[
.split4:182 %v0_load_19 = load i12 %v0_addr_19

]]></Node>
<StgValue><ssdm name="v0_load_19"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:631 %tmp_133 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 9, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:632 %v1_addr_18 = getelementptr i32 %v1, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="v1_addr_18"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:633 %add_ln31_8 = add i11 %zext_ln31_3, i11 1216

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="11">
<![CDATA[
.split4:634 %zext_ln31_14 = zext i11 %add_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31_14"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:635 %v1_addr_19 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_14

]]></Node>
<StgValue><ssdm name="v1_addr_19"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:756 %v11_2 = fadd i32 %v11_1, i32 %v9_2

]]></Node>
<StgValue><ssdm name="v11_2"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:791 %v9_13 = fmul i32 %v0_load_14, i32 %v1_load_14

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:794 %v9_14 = fmul i32 %v0_load_15, i32 %v1_load_15

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="12">
<![CDATA[
.split4:796 %v1_load_16 = load i12 %v1_addr_16

]]></Node>
<StgValue><ssdm name="v1_load_16"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:797 %v9_15 = fmul i32 %v0_load_16, i32 %v1_load_16

]]></Node>
<StgValue><ssdm name="v9_15"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="12">
<![CDATA[
.split4:799 %v1_load_17 = load i12 %v1_addr_17

]]></Node>
<StgValue><ssdm name="v1_load_17"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:800 %v9_16 = fmul i32 %v0_load_17, i32 %v1_load_17

]]></Node>
<StgValue><ssdm name="v9_16"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="12">
<![CDATA[
.split4:802 %v1_load_18 = load i12 %v1_addr_18

]]></Node>
<StgValue><ssdm name="v1_load_18"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="12">
<![CDATA[
.split4:805 %v1_load_19 = load i12 %v1_addr_19

]]></Node>
<StgValue><ssdm name="v1_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="596" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="12">
<![CDATA[
.split4:173 %v0_load_18 = load i12 %v0_addr_18

]]></Node>
<StgValue><ssdm name="v0_load_18"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="12">
<![CDATA[
.split4:182 %v0_load_19 = load i12 %v0_addr_19

]]></Node>
<StgValue><ssdm name="v0_load_19"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:184 %tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_38, i6 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="7">
<![CDATA[
.split4:185 %trunc_ln25_39 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_39"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:186 %tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_39, i6 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:187 %select_ln25_85 = select i1 %icmp_ln26, i12 %tmp_41, i12 %tmp_42

]]></Node>
<StgValue><ssdm name="select_ln25_85"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:188 %or_ln25_19 = or i12 %select_ln25_85, i12 20

]]></Node>
<StgValue><ssdm name="or_ln25_19"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="12">
<![CDATA[
.split4:189 %zext_ln30_19 = zext i12 %or_ln25_19

]]></Node>
<StgValue><ssdm name="zext_ln30_19"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:190 %v0_addr_20 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_19

]]></Node>
<StgValue><ssdm name="v0_addr_20"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12">
<![CDATA[
.split4:191 %v0_load_20 = load i12 %v0_addr_20

]]></Node>
<StgValue><ssdm name="v0_load_20"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:193 %tmp_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_40, i6 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="7">
<![CDATA[
.split4:194 %trunc_ln25_41 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_41"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:195 %tmp_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_41, i6 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:196 %select_ln25_86 = select i1 %icmp_ln26, i12 %tmp_43, i12 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln25_86"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:197 %or_ln25_20 = or i12 %select_ln25_86, i12 21

]]></Node>
<StgValue><ssdm name="or_ln25_20"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="12">
<![CDATA[
.split4:198 %zext_ln30_20 = zext i12 %or_ln25_20

]]></Node>
<StgValue><ssdm name="zext_ln30_20"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:199 %v0_addr_21 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_20

]]></Node>
<StgValue><ssdm name="v0_addr_21"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="12">
<![CDATA[
.split4:200 %v0_load_21 = load i12 %v0_addr_21

]]></Node>
<StgValue><ssdm name="v0_load_21"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:636 %tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 10, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:637 %v1_addr_20 = getelementptr i32 %v1, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="v1_addr_20"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:638 %add_ln31_9 = add i11 %zext_ln31_3, i11 1344

]]></Node>
<StgValue><ssdm name="add_ln31_9"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="11">
<![CDATA[
.split4:639 %zext_ln31_15 = zext i11 %add_ln31_9

]]></Node>
<StgValue><ssdm name="zext_ln31_15"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:640 %v1_addr_21 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_15

]]></Node>
<StgValue><ssdm name="v1_addr_21"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:756 %v11_2 = fadd i32 %v11_1, i32 %v9_2

]]></Node>
<StgValue><ssdm name="v11_2"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:797 %v9_15 = fmul i32 %v0_load_16, i32 %v1_load_16

]]></Node>
<StgValue><ssdm name="v9_15"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:800 %v9_16 = fmul i32 %v0_load_17, i32 %v1_load_17

]]></Node>
<StgValue><ssdm name="v9_16"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="12">
<![CDATA[
.split4:802 %v1_load_18 = load i12 %v1_addr_18

]]></Node>
<StgValue><ssdm name="v1_load_18"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:803 %v9_17 = fmul i32 %v0_load_18, i32 %v1_load_18

]]></Node>
<StgValue><ssdm name="v9_17"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="12">
<![CDATA[
.split4:805 %v1_load_19 = load i12 %v1_addr_19

]]></Node>
<StgValue><ssdm name="v1_load_19"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:806 %v9_18 = fmul i32 %v0_load_19, i32 %v1_load_19

]]></Node>
<StgValue><ssdm name="v9_18"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="12">
<![CDATA[
.split4:808 %v1_load_20 = load i12 %v1_addr_20

]]></Node>
<StgValue><ssdm name="v1_load_20"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="12">
<![CDATA[
.split4:811 %v1_load_21 = load i12 %v1_addr_21

]]></Node>
<StgValue><ssdm name="v1_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="628" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12">
<![CDATA[
.split4:191 %v0_load_20 = load i12 %v0_addr_20

]]></Node>
<StgValue><ssdm name="v0_load_20"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="12">
<![CDATA[
.split4:200 %v0_load_21 = load i12 %v0_addr_21

]]></Node>
<StgValue><ssdm name="v0_load_21"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:202 %tmp_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_42, i6 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="7">
<![CDATA[
.split4:203 %trunc_ln25_43 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_43"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:204 %tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_43, i6 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:205 %select_ln25_87 = select i1 %icmp_ln26, i12 %tmp_45, i12 %tmp_46

]]></Node>
<StgValue><ssdm name="select_ln25_87"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:206 %or_ln25_21 = or i12 %select_ln25_87, i12 22

]]></Node>
<StgValue><ssdm name="or_ln25_21"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
.split4:207 %zext_ln30_21 = zext i12 %or_ln25_21

]]></Node>
<StgValue><ssdm name="zext_ln30_21"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:208 %v0_addr_22 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_21

]]></Node>
<StgValue><ssdm name="v0_addr_22"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
.split4:209 %v0_load_22 = load i12 %v0_addr_22

]]></Node>
<StgValue><ssdm name="v0_load_22"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:211 %tmp_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_44, i6 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="7">
<![CDATA[
.split4:212 %trunc_ln25_45 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_45"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:213 %tmp_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_45, i6 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:214 %select_ln25_88 = select i1 %icmp_ln26, i12 %tmp_47, i12 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln25_88"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:215 %or_ln25_22 = or i12 %select_ln25_88, i12 23

]]></Node>
<StgValue><ssdm name="or_ln25_22"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="12">
<![CDATA[
.split4:216 %zext_ln30_22 = zext i12 %or_ln25_22

]]></Node>
<StgValue><ssdm name="zext_ln30_22"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:217 %v0_addr_23 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_22

]]></Node>
<StgValue><ssdm name="v0_addr_23"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
.split4:218 %v0_load_23 = load i12 %v0_addr_23

]]></Node>
<StgValue><ssdm name="v0_load_23"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:641 %tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 11, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:642 %v1_addr_22 = getelementptr i32 %v1, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="v1_addr_22"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:643 %add_ln31_10 = add i11 %zext_ln31_3, i11 1472

]]></Node>
<StgValue><ssdm name="add_ln31_10"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="11">
<![CDATA[
.split4:644 %zext_ln31_16 = zext i11 %add_ln31_10

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:645 %v1_addr_23 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_16

]]></Node>
<StgValue><ssdm name="v1_addr_23"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:756 %v11_2 = fadd i32 %v11_1, i32 %v9_2

]]></Node>
<StgValue><ssdm name="v11_2"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:803 %v9_17 = fmul i32 %v0_load_18, i32 %v1_load_18

]]></Node>
<StgValue><ssdm name="v9_17"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:806 %v9_18 = fmul i32 %v0_load_19, i32 %v1_load_19

]]></Node>
<StgValue><ssdm name="v9_18"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="12">
<![CDATA[
.split4:808 %v1_load_20 = load i12 %v1_addr_20

]]></Node>
<StgValue><ssdm name="v1_load_20"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:809 %v9_19 = fmul i32 %v0_load_20, i32 %v1_load_20

]]></Node>
<StgValue><ssdm name="v9_19"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="12">
<![CDATA[
.split4:811 %v1_load_21 = load i12 %v1_addr_21

]]></Node>
<StgValue><ssdm name="v1_load_21"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:812 %v9_20 = fmul i32 %v0_load_21, i32 %v1_load_21

]]></Node>
<StgValue><ssdm name="v9_20"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="12">
<![CDATA[
.split4:814 %v1_load_22 = load i12 %v1_addr_22

]]></Node>
<StgValue><ssdm name="v1_load_22"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="12">
<![CDATA[
.split4:817 %v1_load_23 = load i12 %v1_addr_23

]]></Node>
<StgValue><ssdm name="v1_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="660" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
.split4:209 %v0_load_22 = load i12 %v0_addr_22

]]></Node>
<StgValue><ssdm name="v0_load_22"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
.split4:218 %v0_load_23 = load i12 %v0_addr_23

]]></Node>
<StgValue><ssdm name="v0_load_23"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:220 %tmp_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_46, i6 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="7">
<![CDATA[
.split4:221 %trunc_ln25_47 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_47"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:222 %tmp_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_47, i6 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:223 %select_ln25_89 = select i1 %icmp_ln26, i12 %tmp_49, i12 %tmp_50

]]></Node>
<StgValue><ssdm name="select_ln25_89"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:224 %or_ln25_23 = or i12 %select_ln25_89, i12 24

]]></Node>
<StgValue><ssdm name="or_ln25_23"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="12">
<![CDATA[
.split4:225 %zext_ln30_23 = zext i12 %or_ln25_23

]]></Node>
<StgValue><ssdm name="zext_ln30_23"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:226 %v0_addr_24 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_23

]]></Node>
<StgValue><ssdm name="v0_addr_24"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="12">
<![CDATA[
.split4:227 %v0_load_24 = load i12 %v0_addr_24

]]></Node>
<StgValue><ssdm name="v0_load_24"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:229 %tmp_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_48, i6 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="7">
<![CDATA[
.split4:230 %trunc_ln25_49 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_49"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:231 %tmp_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_49, i6 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:232 %select_ln25_90 = select i1 %icmp_ln26, i12 %tmp_51, i12 %tmp_52

]]></Node>
<StgValue><ssdm name="select_ln25_90"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:233 %or_ln25_24 = or i12 %select_ln25_90, i12 25

]]></Node>
<StgValue><ssdm name="or_ln25_24"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="12">
<![CDATA[
.split4:234 %zext_ln30_24 = zext i12 %or_ln25_24

]]></Node>
<StgValue><ssdm name="zext_ln30_24"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:235 %v0_addr_25 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_24

]]></Node>
<StgValue><ssdm name="v0_addr_25"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="12">
<![CDATA[
.split4:236 %v0_load_25 = load i12 %v0_addr_25

]]></Node>
<StgValue><ssdm name="v0_load_25"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:646 %tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 12, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:647 %v1_addr_24 = getelementptr i32 %v1, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="v1_addr_24"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="10">
<![CDATA[
.split4:648 %sext_ln31_1 = sext i10 %add_ln31_4

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="11">
<![CDATA[
.split4:649 %zext_ln31_17 = zext i11 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:650 %v1_addr_25 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_17

]]></Node>
<StgValue><ssdm name="v1_addr_25"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:759 %v11_3 = fadd i32 %v11_2, i32 %v9_3

]]></Node>
<StgValue><ssdm name="v11_3"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:809 %v9_19 = fmul i32 %v0_load_20, i32 %v1_load_20

]]></Node>
<StgValue><ssdm name="v9_19"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:812 %v9_20 = fmul i32 %v0_load_21, i32 %v1_load_21

]]></Node>
<StgValue><ssdm name="v9_20"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="12">
<![CDATA[
.split4:814 %v1_load_22 = load i12 %v1_addr_22

]]></Node>
<StgValue><ssdm name="v1_load_22"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:815 %v9_21 = fmul i32 %v0_load_22, i32 %v1_load_22

]]></Node>
<StgValue><ssdm name="v9_21"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="12">
<![CDATA[
.split4:817 %v1_load_23 = load i12 %v1_addr_23

]]></Node>
<StgValue><ssdm name="v1_load_23"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:818 %v9_22 = fmul i32 %v0_load_23, i32 %v1_load_23

]]></Node>
<StgValue><ssdm name="v9_22"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="12">
<![CDATA[
.split4:820 %v1_load_24 = load i12 %v1_addr_24

]]></Node>
<StgValue><ssdm name="v1_load_24"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="12">
<![CDATA[
.split4:823 %v1_load_25 = load i12 %v1_addr_25

]]></Node>
<StgValue><ssdm name="v1_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="692" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="12">
<![CDATA[
.split4:227 %v0_load_24 = load i12 %v0_addr_24

]]></Node>
<StgValue><ssdm name="v0_load_24"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="12">
<![CDATA[
.split4:236 %v0_load_25 = load i12 %v0_addr_25

]]></Node>
<StgValue><ssdm name="v0_load_25"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:238 %tmp_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_50, i6 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="7">
<![CDATA[
.split4:239 %trunc_ln25_51 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_51"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:240 %tmp_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_51, i6 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:241 %select_ln25_91 = select i1 %icmp_ln26, i12 %tmp_53, i12 %tmp_54

]]></Node>
<StgValue><ssdm name="select_ln25_91"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:242 %or_ln25_25 = or i12 %select_ln25_91, i12 26

]]></Node>
<StgValue><ssdm name="or_ln25_25"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
.split4:243 %zext_ln30_25 = zext i12 %or_ln25_25

]]></Node>
<StgValue><ssdm name="zext_ln30_25"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:244 %v0_addr_26 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_25

]]></Node>
<StgValue><ssdm name="v0_addr_26"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="12">
<![CDATA[
.split4:245 %v0_load_26 = load i12 %v0_addr_26

]]></Node>
<StgValue><ssdm name="v0_load_26"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:247 %tmp_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_52, i6 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="7">
<![CDATA[
.split4:248 %trunc_ln25_53 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_53"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:249 %tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_53, i6 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:250 %select_ln25_92 = select i1 %icmp_ln26, i12 %tmp_55, i12 %tmp_56

]]></Node>
<StgValue><ssdm name="select_ln25_92"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:251 %or_ln25_26 = or i12 %select_ln25_92, i12 27

]]></Node>
<StgValue><ssdm name="or_ln25_26"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
.split4:252 %zext_ln30_26 = zext i12 %or_ln25_26

]]></Node>
<StgValue><ssdm name="zext_ln30_26"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:253 %v0_addr_27 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_26

]]></Node>
<StgValue><ssdm name="v0_addr_27"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="12">
<![CDATA[
.split4:254 %v0_load_27 = load i12 %v0_addr_27

]]></Node>
<StgValue><ssdm name="v0_load_27"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:651 %tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 13, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:652 %v1_addr_26 = getelementptr i32 %v1, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="v1_addr_26"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="10">
<![CDATA[
.split4:653 %sext_ln31_2 = sext i10 %add_ln31_5

]]></Node>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="11">
<![CDATA[
.split4:654 %zext_ln31_18 = zext i11 %sext_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:655 %v1_addr_27 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_18

]]></Node>
<StgValue><ssdm name="v1_addr_27"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:759 %v11_3 = fadd i32 %v11_2, i32 %v9_3

]]></Node>
<StgValue><ssdm name="v11_3"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:815 %v9_21 = fmul i32 %v0_load_22, i32 %v1_load_22

]]></Node>
<StgValue><ssdm name="v9_21"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:818 %v9_22 = fmul i32 %v0_load_23, i32 %v1_load_23

]]></Node>
<StgValue><ssdm name="v9_22"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="12">
<![CDATA[
.split4:820 %v1_load_24 = load i12 %v1_addr_24

]]></Node>
<StgValue><ssdm name="v1_load_24"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:821 %v9_23 = fmul i32 %v0_load_24, i32 %v1_load_24

]]></Node>
<StgValue><ssdm name="v9_23"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="12">
<![CDATA[
.split4:823 %v1_load_25 = load i12 %v1_addr_25

]]></Node>
<StgValue><ssdm name="v1_load_25"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:824 %v9_24 = fmul i32 %v0_load_25, i32 %v1_load_25

]]></Node>
<StgValue><ssdm name="v9_24"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="12">
<![CDATA[
.split4:826 %v1_load_26 = load i12 %v1_addr_26

]]></Node>
<StgValue><ssdm name="v1_load_26"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="12">
<![CDATA[
.split4:829 %v1_load_27 = load i12 %v1_addr_27

]]></Node>
<StgValue><ssdm name="v1_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="724" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="12">
<![CDATA[
.split4:245 %v0_load_26 = load i12 %v0_addr_26

]]></Node>
<StgValue><ssdm name="v0_load_26"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="12">
<![CDATA[
.split4:254 %v0_load_27 = load i12 %v0_addr_27

]]></Node>
<StgValue><ssdm name="v0_load_27"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:256 %tmp_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_54, i6 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="7">
<![CDATA[
.split4:257 %trunc_ln25_55 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_55"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:258 %tmp_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_55, i6 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:259 %select_ln25_93 = select i1 %icmp_ln26, i12 %tmp_57, i12 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln25_93"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:260 %or_ln25_27 = or i12 %select_ln25_93, i12 28

]]></Node>
<StgValue><ssdm name="or_ln25_27"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="12">
<![CDATA[
.split4:261 %zext_ln30_27 = zext i12 %or_ln25_27

]]></Node>
<StgValue><ssdm name="zext_ln30_27"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:262 %v0_addr_28 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_27

]]></Node>
<StgValue><ssdm name="v0_addr_28"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="12">
<![CDATA[
.split4:263 %v0_load_28 = load i12 %v0_addr_28

]]></Node>
<StgValue><ssdm name="v0_load_28"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:265 %tmp_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_56, i6 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="735" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="7">
<![CDATA[
.split4:266 %trunc_ln25_57 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_57"/></StgValue>
</operation>

<operation id="736" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:267 %tmp_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_57, i6 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="737" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:268 %select_ln25_94 = select i1 %icmp_ln26, i12 %tmp_59, i12 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln25_94"/></StgValue>
</operation>

<operation id="738" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:269 %or_ln25_28 = or i12 %select_ln25_94, i12 29

]]></Node>
<StgValue><ssdm name="or_ln25_28"/></StgValue>
</operation>

<operation id="739" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
.split4:270 %zext_ln30_28 = zext i12 %or_ln25_28

]]></Node>
<StgValue><ssdm name="zext_ln30_28"/></StgValue>
</operation>

<operation id="740" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:271 %v0_addr_29 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_28

]]></Node>
<StgValue><ssdm name="v0_addr_29"/></StgValue>
</operation>

<operation id="741" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="12">
<![CDATA[
.split4:272 %v0_load_29 = load i12 %v0_addr_29

]]></Node>
<StgValue><ssdm name="v0_load_29"/></StgValue>
</operation>

<operation id="742" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:656 %tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 14, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="743" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:657 %v1_addr_28 = getelementptr i32 %v1, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="v1_addr_28"/></StgValue>
</operation>

<operation id="744" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="9">
<![CDATA[
.split4:658 %sext_ln31_3 = sext i9 %add_ln31_2

]]></Node>
<StgValue><ssdm name="sext_ln31_3"/></StgValue>
</operation>

<operation id="745" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="11">
<![CDATA[
.split4:659 %zext_ln31_19 = zext i11 %sext_ln31_3

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="746" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:660 %v1_addr_29 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="v1_addr_29"/></StgValue>
</operation>

<operation id="747" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:759 %v11_3 = fadd i32 %v11_2, i32 %v9_3

]]></Node>
<StgValue><ssdm name="v11_3"/></StgValue>
</operation>

<operation id="748" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:821 %v9_23 = fmul i32 %v0_load_24, i32 %v1_load_24

]]></Node>
<StgValue><ssdm name="v9_23"/></StgValue>
</operation>

<operation id="749" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:824 %v9_24 = fmul i32 %v0_load_25, i32 %v1_load_25

]]></Node>
<StgValue><ssdm name="v9_24"/></StgValue>
</operation>

<operation id="750" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="12">
<![CDATA[
.split4:826 %v1_load_26 = load i12 %v1_addr_26

]]></Node>
<StgValue><ssdm name="v1_load_26"/></StgValue>
</operation>

<operation id="751" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:827 %v9_25 = fmul i32 %v0_load_26, i32 %v1_load_26

]]></Node>
<StgValue><ssdm name="v9_25"/></StgValue>
</operation>

<operation id="752" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="12">
<![CDATA[
.split4:829 %v1_load_27 = load i12 %v1_addr_27

]]></Node>
<StgValue><ssdm name="v1_load_27"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:830 %v9_26 = fmul i32 %v0_load_27, i32 %v1_load_27

]]></Node>
<StgValue><ssdm name="v9_26"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="12">
<![CDATA[
.split4:832 %v1_load_28 = load i12 %v1_addr_28

]]></Node>
<StgValue><ssdm name="v1_load_28"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="12">
<![CDATA[
.split4:835 %v1_load_29 = load i12 %v1_addr_29

]]></Node>
<StgValue><ssdm name="v1_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="756" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="12">
<![CDATA[
.split4:263 %v0_load_28 = load i12 %v0_addr_28

]]></Node>
<StgValue><ssdm name="v0_load_28"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="12">
<![CDATA[
.split4:272 %v0_load_29 = load i12 %v0_addr_29

]]></Node>
<StgValue><ssdm name="v0_load_29"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:274 %tmp_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_58, i6 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="7">
<![CDATA[
.split4:275 %trunc_ln25_59 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_59"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:276 %tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_59, i6 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:277 %select_ln25_95 = select i1 %icmp_ln26, i12 %tmp_61, i12 %tmp_62

]]></Node>
<StgValue><ssdm name="select_ln25_95"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:278 %or_ln25_29 = or i12 %select_ln25_95, i12 30

]]></Node>
<StgValue><ssdm name="or_ln25_29"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="12">
<![CDATA[
.split4:279 %zext_ln30_29 = zext i12 %or_ln25_29

]]></Node>
<StgValue><ssdm name="zext_ln30_29"/></StgValue>
</operation>

<operation id="764" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:280 %v0_addr_30 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_29

]]></Node>
<StgValue><ssdm name="v0_addr_30"/></StgValue>
</operation>

<operation id="765" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="12">
<![CDATA[
.split4:281 %v0_load_30 = load i12 %v0_addr_30

]]></Node>
<StgValue><ssdm name="v0_load_30"/></StgValue>
</operation>

<operation id="766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:283 %tmp_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_60, i6 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="7">
<![CDATA[
.split4:284 %trunc_ln25_61 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_61"/></StgValue>
</operation>

<operation id="768" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:285 %tmp_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_61, i6 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="769" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:286 %select_ln25_96 = select i1 %icmp_ln26, i12 %tmp_63, i12 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln25_96"/></StgValue>
</operation>

<operation id="770" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:287 %or_ln25_30 = or i12 %select_ln25_96, i12 31

]]></Node>
<StgValue><ssdm name="or_ln25_30"/></StgValue>
</operation>

<operation id="771" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="12">
<![CDATA[
.split4:288 %zext_ln30_30 = zext i12 %or_ln25_30

]]></Node>
<StgValue><ssdm name="zext_ln30_30"/></StgValue>
</operation>

<operation id="772" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:289 %v0_addr_31 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_30

]]></Node>
<StgValue><ssdm name="v0_addr_31"/></StgValue>
</operation>

<operation id="773" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="12">
<![CDATA[
.split4:290 %v0_load_31 = load i12 %v0_addr_31

]]></Node>
<StgValue><ssdm name="v0_load_31"/></StgValue>
</operation>

<operation id="774" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="7">
<![CDATA[
.split4:582 %zext_ln31 = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="775" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:661 %tmp_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 15, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="776" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:662 %v1_addr_30 = getelementptr i32 %v1, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="v1_addr_30"/></StgValue>
</operation>

<operation id="777" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:663 %add_ln31_11 = add i12 %zext_ln31, i12 1984

]]></Node>
<StgValue><ssdm name="add_ln31_11"/></StgValue>
</operation>

<operation id="778" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="12">
<![CDATA[
.split4:664 %zext_ln31_20 = zext i12 %add_ln31_11

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="779" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:665 %v1_addr_31 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_20

]]></Node>
<StgValue><ssdm name="v1_addr_31"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:762 %v11_4 = fadd i32 %v11_3, i32 %v9_4

]]></Node>
<StgValue><ssdm name="v11_4"/></StgValue>
</operation>

<operation id="781" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:827 %v9_25 = fmul i32 %v0_load_26, i32 %v1_load_26

]]></Node>
<StgValue><ssdm name="v9_25"/></StgValue>
</operation>

<operation id="782" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:830 %v9_26 = fmul i32 %v0_load_27, i32 %v1_load_27

]]></Node>
<StgValue><ssdm name="v9_26"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="12">
<![CDATA[
.split4:832 %v1_load_28 = load i12 %v1_addr_28

]]></Node>
<StgValue><ssdm name="v1_load_28"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:833 %v9_27 = fmul i32 %v0_load_28, i32 %v1_load_28

]]></Node>
<StgValue><ssdm name="v9_27"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="12">
<![CDATA[
.split4:835 %v1_load_29 = load i12 %v1_addr_29

]]></Node>
<StgValue><ssdm name="v1_load_29"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:836 %v9_28 = fmul i32 %v0_load_29, i32 %v1_load_29

]]></Node>
<StgValue><ssdm name="v9_28"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="12">
<![CDATA[
.split4:838 %v1_load_30 = load i12 %v1_addr_30

]]></Node>
<StgValue><ssdm name="v1_load_30"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="12">
<![CDATA[
.split4:841 %v1_load_31 = load i12 %v1_addr_31

]]></Node>
<StgValue><ssdm name="v1_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="789" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="12">
<![CDATA[
.split4:281 %v0_load_30 = load i12 %v0_addr_30

]]></Node>
<StgValue><ssdm name="v0_load_30"/></StgValue>
</operation>

<operation id="790" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="12">
<![CDATA[
.split4:290 %v0_load_31 = load i12 %v0_addr_31

]]></Node>
<StgValue><ssdm name="v0_load_31"/></StgValue>
</operation>

<operation id="791" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:292 %tmp_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_62, i6 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="792" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="7">
<![CDATA[
.split4:293 %trunc_ln25_63 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_63"/></StgValue>
</operation>

<operation id="793" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:294 %tmp_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_63, i6 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="794" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:295 %select_ln25_97 = select i1 %icmp_ln26, i12 %tmp_65, i12 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln25_97"/></StgValue>
</operation>

<operation id="795" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:296 %or_ln25_31 = or i12 %select_ln25_97, i12 32

]]></Node>
<StgValue><ssdm name="or_ln25_31"/></StgValue>
</operation>

<operation id="796" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="12">
<![CDATA[
.split4:297 %zext_ln30_31 = zext i12 %or_ln25_31

]]></Node>
<StgValue><ssdm name="zext_ln30_31"/></StgValue>
</operation>

<operation id="797" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:298 %v0_addr_32 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_31

]]></Node>
<StgValue><ssdm name="v0_addr_32"/></StgValue>
</operation>

<operation id="798" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="12">
<![CDATA[
.split4:299 %v0_load_32 = load i12 %v0_addr_32

]]></Node>
<StgValue><ssdm name="v0_load_32"/></StgValue>
</operation>

<operation id="799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:301 %tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_64, i6 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="800" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="7">
<![CDATA[
.split4:302 %trunc_ln25_65 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_65"/></StgValue>
</operation>

<operation id="801" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:303 %tmp_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_65, i6 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="802" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:304 %select_ln25_98 = select i1 %icmp_ln26, i12 %tmp_67, i12 %tmp_68

]]></Node>
<StgValue><ssdm name="select_ln25_98"/></StgValue>
</operation>

<operation id="803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:305 %or_ln25_32 = or i12 %select_ln25_98, i12 33

]]></Node>
<StgValue><ssdm name="or_ln25_32"/></StgValue>
</operation>

<operation id="804" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="12">
<![CDATA[
.split4:306 %zext_ln30_32 = zext i12 %or_ln25_32

]]></Node>
<StgValue><ssdm name="zext_ln30_32"/></StgValue>
</operation>

<operation id="805" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:307 %v0_addr_33 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_32

]]></Node>
<StgValue><ssdm name="v0_addr_33"/></StgValue>
</operation>

<operation id="806" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="12">
<![CDATA[
.split4:308 %v0_load_33 = load i12 %v0_addr_33

]]></Node>
<StgValue><ssdm name="v0_load_33"/></StgValue>
</operation>

<operation id="807" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:666 %tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 16, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="808" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:667 %v1_addr_32 = getelementptr i32 %v1, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="v1_addr_32"/></StgValue>
</operation>

<operation id="809" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:668 %add_ln31_12 = add i12 %zext_ln31, i12 2112

]]></Node>
<StgValue><ssdm name="add_ln31_12"/></StgValue>
</operation>

<operation id="810" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="12">
<![CDATA[
.split4:669 %zext_ln31_21 = zext i12 %add_ln31_12

]]></Node>
<StgValue><ssdm name="zext_ln31_21"/></StgValue>
</operation>

<operation id="811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:670 %v1_addr_33 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_21

]]></Node>
<StgValue><ssdm name="v1_addr_33"/></StgValue>
</operation>

<operation id="812" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:762 %v11_4 = fadd i32 %v11_3, i32 %v9_4

]]></Node>
<StgValue><ssdm name="v11_4"/></StgValue>
</operation>

<operation id="813" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:833 %v9_27 = fmul i32 %v0_load_28, i32 %v1_load_28

]]></Node>
<StgValue><ssdm name="v9_27"/></StgValue>
</operation>

<operation id="814" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:836 %v9_28 = fmul i32 %v0_load_29, i32 %v1_load_29

]]></Node>
<StgValue><ssdm name="v9_28"/></StgValue>
</operation>

<operation id="815" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="12">
<![CDATA[
.split4:838 %v1_load_30 = load i12 %v1_addr_30

]]></Node>
<StgValue><ssdm name="v1_load_30"/></StgValue>
</operation>

<operation id="816" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:839 %v9_29 = fmul i32 %v0_load_30, i32 %v1_load_30

]]></Node>
<StgValue><ssdm name="v9_29"/></StgValue>
</operation>

<operation id="817" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="12">
<![CDATA[
.split4:841 %v1_load_31 = load i12 %v1_addr_31

]]></Node>
<StgValue><ssdm name="v1_load_31"/></StgValue>
</operation>

<operation id="818" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:842 %v9_30 = fmul i32 %v0_load_31, i32 %v1_load_31

]]></Node>
<StgValue><ssdm name="v9_30"/></StgValue>
</operation>

<operation id="819" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="12">
<![CDATA[
.split4:844 %v1_load_32 = load i12 %v1_addr_32

]]></Node>
<StgValue><ssdm name="v1_load_32"/></StgValue>
</operation>

<operation id="820" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="12">
<![CDATA[
.split4:847 %v1_load_33 = load i12 %v1_addr_33

]]></Node>
<StgValue><ssdm name="v1_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="821" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="12">
<![CDATA[
.split4:299 %v0_load_32 = load i12 %v0_addr_32

]]></Node>
<StgValue><ssdm name="v0_load_32"/></StgValue>
</operation>

<operation id="822" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="12">
<![CDATA[
.split4:308 %v0_load_33 = load i12 %v0_addr_33

]]></Node>
<StgValue><ssdm name="v0_load_33"/></StgValue>
</operation>

<operation id="823" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:310 %tmp_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_66, i6 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="824" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="7">
<![CDATA[
.split4:311 %trunc_ln25_67 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_67"/></StgValue>
</operation>

<operation id="825" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:312 %tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_67, i6 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="826" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:313 %select_ln25_99 = select i1 %icmp_ln26, i12 %tmp_69, i12 %tmp_70

]]></Node>
<StgValue><ssdm name="select_ln25_99"/></StgValue>
</operation>

<operation id="827" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:314 %or_ln25_33 = or i12 %select_ln25_99, i12 34

]]></Node>
<StgValue><ssdm name="or_ln25_33"/></StgValue>
</operation>

<operation id="828" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="12">
<![CDATA[
.split4:315 %zext_ln30_33 = zext i12 %or_ln25_33

]]></Node>
<StgValue><ssdm name="zext_ln30_33"/></StgValue>
</operation>

<operation id="829" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:316 %v0_addr_34 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_33

]]></Node>
<StgValue><ssdm name="v0_addr_34"/></StgValue>
</operation>

<operation id="830" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
.split4:317 %v0_load_34 = load i12 %v0_addr_34

]]></Node>
<StgValue><ssdm name="v0_load_34"/></StgValue>
</operation>

<operation id="831" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:319 %tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_68, i6 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="832" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="7">
<![CDATA[
.split4:320 %trunc_ln25_69 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_69"/></StgValue>
</operation>

<operation id="833" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:321 %tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_69, i6 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="834" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:322 %select_ln25_100 = select i1 %icmp_ln26, i12 %tmp_71, i12 %tmp_72

]]></Node>
<StgValue><ssdm name="select_ln25_100"/></StgValue>
</operation>

<operation id="835" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:323 %or_ln25_34 = or i12 %select_ln25_100, i12 35

]]></Node>
<StgValue><ssdm name="or_ln25_34"/></StgValue>
</operation>

<operation id="836" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="12">
<![CDATA[
.split4:324 %zext_ln30_34 = zext i12 %or_ln25_34

]]></Node>
<StgValue><ssdm name="zext_ln30_34"/></StgValue>
</operation>

<operation id="837" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:325 %v0_addr_35 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_34

]]></Node>
<StgValue><ssdm name="v0_addr_35"/></StgValue>
</operation>

<operation id="838" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="12">
<![CDATA[
.split4:326 %v0_load_35 = load i12 %v0_addr_35

]]></Node>
<StgValue><ssdm name="v0_load_35"/></StgValue>
</operation>

<operation id="839" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:671 %tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 17, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="840" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:672 %v1_addr_34 = getelementptr i32 %v1, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="v1_addr_34"/></StgValue>
</operation>

<operation id="841" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:673 %add_ln31_13 = add i12 %zext_ln31, i12 2240

]]></Node>
<StgValue><ssdm name="add_ln31_13"/></StgValue>
</operation>

<operation id="842" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="12">
<![CDATA[
.split4:674 %zext_ln31_22 = zext i12 %add_ln31_13

]]></Node>
<StgValue><ssdm name="zext_ln31_22"/></StgValue>
</operation>

<operation id="843" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:675 %v1_addr_35 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_22

]]></Node>
<StgValue><ssdm name="v1_addr_35"/></StgValue>
</operation>

<operation id="844" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:762 %v11_4 = fadd i32 %v11_3, i32 %v9_4

]]></Node>
<StgValue><ssdm name="v11_4"/></StgValue>
</operation>

<operation id="845" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:839 %v9_29 = fmul i32 %v0_load_30, i32 %v1_load_30

]]></Node>
<StgValue><ssdm name="v9_29"/></StgValue>
</operation>

<operation id="846" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:842 %v9_30 = fmul i32 %v0_load_31, i32 %v1_load_31

]]></Node>
<StgValue><ssdm name="v9_30"/></StgValue>
</operation>

<operation id="847" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="12">
<![CDATA[
.split4:844 %v1_load_32 = load i12 %v1_addr_32

]]></Node>
<StgValue><ssdm name="v1_load_32"/></StgValue>
</operation>

<operation id="848" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:845 %v9_31 = fmul i32 %v0_load_32, i32 %v1_load_32

]]></Node>
<StgValue><ssdm name="v9_31"/></StgValue>
</operation>

<operation id="849" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="12">
<![CDATA[
.split4:847 %v1_load_33 = load i12 %v1_addr_33

]]></Node>
<StgValue><ssdm name="v1_load_33"/></StgValue>
</operation>

<operation id="850" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:848 %v9_32 = fmul i32 %v0_load_33, i32 %v1_load_33

]]></Node>
<StgValue><ssdm name="v9_32"/></StgValue>
</operation>

<operation id="851" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="12">
<![CDATA[
.split4:850 %v1_load_34 = load i12 %v1_addr_34

]]></Node>
<StgValue><ssdm name="v1_load_34"/></StgValue>
</operation>

<operation id="852" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="12">
<![CDATA[
.split4:853 %v1_load_35 = load i12 %v1_addr_35

]]></Node>
<StgValue><ssdm name="v1_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="853" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
.split4:317 %v0_load_34 = load i12 %v0_addr_34

]]></Node>
<StgValue><ssdm name="v0_load_34"/></StgValue>
</operation>

<operation id="854" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="12">
<![CDATA[
.split4:326 %v0_load_35 = load i12 %v0_addr_35

]]></Node>
<StgValue><ssdm name="v0_load_35"/></StgValue>
</operation>

<operation id="855" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:328 %tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_70, i6 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="856" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="7">
<![CDATA[
.split4:329 %trunc_ln25_71 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_71"/></StgValue>
</operation>

<operation id="857" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:330 %tmp_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_71, i6 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="858" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:331 %select_ln25_101 = select i1 %icmp_ln26, i12 %tmp_73, i12 %tmp_74

]]></Node>
<StgValue><ssdm name="select_ln25_101"/></StgValue>
</operation>

<operation id="859" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:332 %or_ln25_35 = or i12 %select_ln25_101, i12 36

]]></Node>
<StgValue><ssdm name="or_ln25_35"/></StgValue>
</operation>

<operation id="860" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
.split4:333 %zext_ln30_35 = zext i12 %or_ln25_35

]]></Node>
<StgValue><ssdm name="zext_ln30_35"/></StgValue>
</operation>

<operation id="861" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:334 %v0_addr_36 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_35

]]></Node>
<StgValue><ssdm name="v0_addr_36"/></StgValue>
</operation>

<operation id="862" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="12">
<![CDATA[
.split4:335 %v0_load_36 = load i12 %v0_addr_36

]]></Node>
<StgValue><ssdm name="v0_load_36"/></StgValue>
</operation>

<operation id="863" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:337 %tmp_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_72, i6 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="864" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="7">
<![CDATA[
.split4:338 %trunc_ln25_73 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_73"/></StgValue>
</operation>

<operation id="865" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:339 %tmp_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_73, i6 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="866" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:340 %select_ln25_102 = select i1 %icmp_ln26, i12 %tmp_75, i12 %tmp_76

]]></Node>
<StgValue><ssdm name="select_ln25_102"/></StgValue>
</operation>

<operation id="867" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:341 %or_ln25_36 = or i12 %select_ln25_102, i12 37

]]></Node>
<StgValue><ssdm name="or_ln25_36"/></StgValue>
</operation>

<operation id="868" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
.split4:342 %zext_ln30_36 = zext i12 %or_ln25_36

]]></Node>
<StgValue><ssdm name="zext_ln30_36"/></StgValue>
</operation>

<operation id="869" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:343 %v0_addr_37 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_36

]]></Node>
<StgValue><ssdm name="v0_addr_37"/></StgValue>
</operation>

<operation id="870" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="12">
<![CDATA[
.split4:344 %v0_load_37 = load i12 %v0_addr_37

]]></Node>
<StgValue><ssdm name="v0_load_37"/></StgValue>
</operation>

<operation id="871" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:676 %tmp_142 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 18, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="872" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:677 %v1_addr_36 = getelementptr i32 %v1, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="v1_addr_36"/></StgValue>
</operation>

<operation id="873" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:678 %add_ln31_14 = add i12 %zext_ln31, i12 2368

]]></Node>
<StgValue><ssdm name="add_ln31_14"/></StgValue>
</operation>

<operation id="874" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="12">
<![CDATA[
.split4:679 %zext_ln31_23 = zext i12 %add_ln31_14

]]></Node>
<StgValue><ssdm name="zext_ln31_23"/></StgValue>
</operation>

<operation id="875" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:680 %v1_addr_37 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_23

]]></Node>
<StgValue><ssdm name="v1_addr_37"/></StgValue>
</operation>

<operation id="876" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:765 %v11_5 = fadd i32 %v11_4, i32 %v9_5

]]></Node>
<StgValue><ssdm name="v11_5"/></StgValue>
</operation>

<operation id="877" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:845 %v9_31 = fmul i32 %v0_load_32, i32 %v1_load_32

]]></Node>
<StgValue><ssdm name="v9_31"/></StgValue>
</operation>

<operation id="878" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:848 %v9_32 = fmul i32 %v0_load_33, i32 %v1_load_33

]]></Node>
<StgValue><ssdm name="v9_32"/></StgValue>
</operation>

<operation id="879" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="12">
<![CDATA[
.split4:850 %v1_load_34 = load i12 %v1_addr_34

]]></Node>
<StgValue><ssdm name="v1_load_34"/></StgValue>
</operation>

<operation id="880" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:851 %v9_33 = fmul i32 %v0_load_34, i32 %v1_load_34

]]></Node>
<StgValue><ssdm name="v9_33"/></StgValue>
</operation>

<operation id="881" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="12">
<![CDATA[
.split4:853 %v1_load_35 = load i12 %v1_addr_35

]]></Node>
<StgValue><ssdm name="v1_load_35"/></StgValue>
</operation>

<operation id="882" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:854 %v9_34 = fmul i32 %v0_load_35, i32 %v1_load_35

]]></Node>
<StgValue><ssdm name="v9_34"/></StgValue>
</operation>

<operation id="883" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="12">
<![CDATA[
.split4:856 %v1_load_36 = load i12 %v1_addr_36

]]></Node>
<StgValue><ssdm name="v1_load_36"/></StgValue>
</operation>

<operation id="884" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="12">
<![CDATA[
.split4:859 %v1_load_37 = load i12 %v1_addr_37

]]></Node>
<StgValue><ssdm name="v1_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="885" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="12">
<![CDATA[
.split4:335 %v0_load_36 = load i12 %v0_addr_36

]]></Node>
<StgValue><ssdm name="v0_load_36"/></StgValue>
</operation>

<operation id="886" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="12">
<![CDATA[
.split4:344 %v0_load_37 = load i12 %v0_addr_37

]]></Node>
<StgValue><ssdm name="v0_load_37"/></StgValue>
</operation>

<operation id="887" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:346 %tmp_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_74, i6 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="888" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="7">
<![CDATA[
.split4:347 %trunc_ln25_75 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_75"/></StgValue>
</operation>

<operation id="889" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:348 %tmp_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_75, i6 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="890" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:349 %select_ln25_103 = select i1 %icmp_ln26, i12 %tmp_77, i12 %tmp_78

]]></Node>
<StgValue><ssdm name="select_ln25_103"/></StgValue>
</operation>

<operation id="891" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:350 %or_ln25_37 = or i12 %select_ln25_103, i12 38

]]></Node>
<StgValue><ssdm name="or_ln25_37"/></StgValue>
</operation>

<operation id="892" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="12">
<![CDATA[
.split4:351 %zext_ln30_37 = zext i12 %or_ln25_37

]]></Node>
<StgValue><ssdm name="zext_ln30_37"/></StgValue>
</operation>

<operation id="893" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:352 %v0_addr_38 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_37

]]></Node>
<StgValue><ssdm name="v0_addr_38"/></StgValue>
</operation>

<operation id="894" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
.split4:353 %v0_load_38 = load i12 %v0_addr_38

]]></Node>
<StgValue><ssdm name="v0_load_38"/></StgValue>
</operation>

<operation id="895" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:355 %tmp_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_76, i6 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="896" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="7">
<![CDATA[
.split4:356 %trunc_ln25_77 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_77"/></StgValue>
</operation>

<operation id="897" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:357 %tmp_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_77, i6 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="898" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:358 %select_ln25_104 = select i1 %icmp_ln26, i12 %tmp_79, i12 %tmp_80

]]></Node>
<StgValue><ssdm name="select_ln25_104"/></StgValue>
</operation>

<operation id="899" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:359 %or_ln25_38 = or i12 %select_ln25_104, i12 39

]]></Node>
<StgValue><ssdm name="or_ln25_38"/></StgValue>
</operation>

<operation id="900" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="12">
<![CDATA[
.split4:360 %zext_ln30_38 = zext i12 %or_ln25_38

]]></Node>
<StgValue><ssdm name="zext_ln30_38"/></StgValue>
</operation>

<operation id="901" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:361 %v0_addr_39 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_38

]]></Node>
<StgValue><ssdm name="v0_addr_39"/></StgValue>
</operation>

<operation id="902" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
.split4:362 %v0_load_39 = load i12 %v0_addr_39

]]></Node>
<StgValue><ssdm name="v0_load_39"/></StgValue>
</operation>

<operation id="903" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:681 %tmp_143 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 19, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="904" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:682 %v1_addr_38 = getelementptr i32 %v1, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="v1_addr_38"/></StgValue>
</operation>

<operation id="905" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:683 %add_ln31_15 = add i12 %zext_ln31, i12 2496

]]></Node>
<StgValue><ssdm name="add_ln31_15"/></StgValue>
</operation>

<operation id="906" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="12">
<![CDATA[
.split4:684 %zext_ln31_24 = zext i12 %add_ln31_15

]]></Node>
<StgValue><ssdm name="zext_ln31_24"/></StgValue>
</operation>

<operation id="907" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:685 %v1_addr_39 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_24

]]></Node>
<StgValue><ssdm name="v1_addr_39"/></StgValue>
</operation>

<operation id="908" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:765 %v11_5 = fadd i32 %v11_4, i32 %v9_5

]]></Node>
<StgValue><ssdm name="v11_5"/></StgValue>
</operation>

<operation id="909" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:851 %v9_33 = fmul i32 %v0_load_34, i32 %v1_load_34

]]></Node>
<StgValue><ssdm name="v9_33"/></StgValue>
</operation>

<operation id="910" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:854 %v9_34 = fmul i32 %v0_load_35, i32 %v1_load_35

]]></Node>
<StgValue><ssdm name="v9_34"/></StgValue>
</operation>

<operation id="911" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="12">
<![CDATA[
.split4:856 %v1_load_36 = load i12 %v1_addr_36

]]></Node>
<StgValue><ssdm name="v1_load_36"/></StgValue>
</operation>

<operation id="912" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:857 %v9_35 = fmul i32 %v0_load_36, i32 %v1_load_36

]]></Node>
<StgValue><ssdm name="v9_35"/></StgValue>
</operation>

<operation id="913" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="12">
<![CDATA[
.split4:859 %v1_load_37 = load i12 %v1_addr_37

]]></Node>
<StgValue><ssdm name="v1_load_37"/></StgValue>
</operation>

<operation id="914" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:860 %v9_36 = fmul i32 %v0_load_37, i32 %v1_load_37

]]></Node>
<StgValue><ssdm name="v9_36"/></StgValue>
</operation>

<operation id="915" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="12">
<![CDATA[
.split4:862 %v1_load_38 = load i12 %v1_addr_38

]]></Node>
<StgValue><ssdm name="v1_load_38"/></StgValue>
</operation>

<operation id="916" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="12">
<![CDATA[
.split4:865 %v1_load_39 = load i12 %v1_addr_39

]]></Node>
<StgValue><ssdm name="v1_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="917" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
.split4:353 %v0_load_38 = load i12 %v0_addr_38

]]></Node>
<StgValue><ssdm name="v0_load_38"/></StgValue>
</operation>

<operation id="918" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
.split4:362 %v0_load_39 = load i12 %v0_addr_39

]]></Node>
<StgValue><ssdm name="v0_load_39"/></StgValue>
</operation>

<operation id="919" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:364 %tmp_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_78, i6 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="920" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="7">
<![CDATA[
.split4:365 %trunc_ln25_79 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_79"/></StgValue>
</operation>

<operation id="921" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:366 %tmp_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_79, i6 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="922" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:367 %select_ln25_105 = select i1 %icmp_ln26, i12 %tmp_81, i12 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln25_105"/></StgValue>
</operation>

<operation id="923" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:368 %or_ln25_39 = or i12 %select_ln25_105, i12 40

]]></Node>
<StgValue><ssdm name="or_ln25_39"/></StgValue>
</operation>

<operation id="924" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
.split4:369 %zext_ln30_39 = zext i12 %or_ln25_39

]]></Node>
<StgValue><ssdm name="zext_ln30_39"/></StgValue>
</operation>

<operation id="925" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:370 %v0_addr_40 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_39

]]></Node>
<StgValue><ssdm name="v0_addr_40"/></StgValue>
</operation>

<operation id="926" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
.split4:371 %v0_load_40 = load i12 %v0_addr_40

]]></Node>
<StgValue><ssdm name="v0_load_40"/></StgValue>
</operation>

<operation id="927" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:373 %tmp_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_80, i6 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="928" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="7">
<![CDATA[
.split4:374 %trunc_ln25_81 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_81"/></StgValue>
</operation>

<operation id="929" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:375 %tmp_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_81, i6 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="930" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:376 %select_ln25_106 = select i1 %icmp_ln26, i12 %tmp_83, i12 %tmp_84

]]></Node>
<StgValue><ssdm name="select_ln25_106"/></StgValue>
</operation>

<operation id="931" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:377 %or_ln25_40 = or i12 %select_ln25_106, i12 41

]]></Node>
<StgValue><ssdm name="or_ln25_40"/></StgValue>
</operation>

<operation id="932" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="12">
<![CDATA[
.split4:378 %zext_ln30_40 = zext i12 %or_ln25_40

]]></Node>
<StgValue><ssdm name="zext_ln30_40"/></StgValue>
</operation>

<operation id="933" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:379 %v0_addr_41 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_40

]]></Node>
<StgValue><ssdm name="v0_addr_41"/></StgValue>
</operation>

<operation id="934" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="12">
<![CDATA[
.split4:380 %v0_load_41 = load i12 %v0_addr_41

]]></Node>
<StgValue><ssdm name="v0_load_41"/></StgValue>
</operation>

<operation id="935" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:686 %tmp_144 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 20, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="936" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:687 %v1_addr_40 = getelementptr i32 %v1, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="v1_addr_40"/></StgValue>
</operation>

<operation id="937" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:688 %add_ln31_16 = add i12 %zext_ln31, i12 2624

]]></Node>
<StgValue><ssdm name="add_ln31_16"/></StgValue>
</operation>

<operation id="938" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="12">
<![CDATA[
.split4:689 %zext_ln31_25 = zext i12 %add_ln31_16

]]></Node>
<StgValue><ssdm name="zext_ln31_25"/></StgValue>
</operation>

<operation id="939" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:690 %v1_addr_41 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_25

]]></Node>
<StgValue><ssdm name="v1_addr_41"/></StgValue>
</operation>

<operation id="940" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:765 %v11_5 = fadd i32 %v11_4, i32 %v9_5

]]></Node>
<StgValue><ssdm name="v11_5"/></StgValue>
</operation>

<operation id="941" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:857 %v9_35 = fmul i32 %v0_load_36, i32 %v1_load_36

]]></Node>
<StgValue><ssdm name="v9_35"/></StgValue>
</operation>

<operation id="942" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:860 %v9_36 = fmul i32 %v0_load_37, i32 %v1_load_37

]]></Node>
<StgValue><ssdm name="v9_36"/></StgValue>
</operation>

<operation id="943" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="12">
<![CDATA[
.split4:862 %v1_load_38 = load i12 %v1_addr_38

]]></Node>
<StgValue><ssdm name="v1_load_38"/></StgValue>
</operation>

<operation id="944" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:863 %v9_37 = fmul i32 %v0_load_38, i32 %v1_load_38

]]></Node>
<StgValue><ssdm name="v9_37"/></StgValue>
</operation>

<operation id="945" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="12">
<![CDATA[
.split4:865 %v1_load_39 = load i12 %v1_addr_39

]]></Node>
<StgValue><ssdm name="v1_load_39"/></StgValue>
</operation>

<operation id="946" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:866 %v9_38 = fmul i32 %v0_load_39, i32 %v1_load_39

]]></Node>
<StgValue><ssdm name="v9_38"/></StgValue>
</operation>

<operation id="947" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="12">
<![CDATA[
.split4:868 %v1_load_40 = load i12 %v1_addr_40

]]></Node>
<StgValue><ssdm name="v1_load_40"/></StgValue>
</operation>

<operation id="948" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="12">
<![CDATA[
.split4:871 %v1_load_41 = load i12 %v1_addr_41

]]></Node>
<StgValue><ssdm name="v1_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="949" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
.split4:371 %v0_load_40 = load i12 %v0_addr_40

]]></Node>
<StgValue><ssdm name="v0_load_40"/></StgValue>
</operation>

<operation id="950" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="12">
<![CDATA[
.split4:380 %v0_load_41 = load i12 %v0_addr_41

]]></Node>
<StgValue><ssdm name="v0_load_41"/></StgValue>
</operation>

<operation id="951" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:382 %tmp_85 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_82, i6 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="952" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="7">
<![CDATA[
.split4:383 %trunc_ln25_83 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_83"/></StgValue>
</operation>

<operation id="953" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:384 %tmp_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_83, i6 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="954" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:385 %select_ln25_107 = select i1 %icmp_ln26, i12 %tmp_85, i12 %tmp_86

]]></Node>
<StgValue><ssdm name="select_ln25_107"/></StgValue>
</operation>

<operation id="955" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:386 %or_ln25_41 = or i12 %select_ln25_107, i12 42

]]></Node>
<StgValue><ssdm name="or_ln25_41"/></StgValue>
</operation>

<operation id="956" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
.split4:387 %zext_ln30_41 = zext i12 %or_ln25_41

]]></Node>
<StgValue><ssdm name="zext_ln30_41"/></StgValue>
</operation>

<operation id="957" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:388 %v0_addr_42 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_41

]]></Node>
<StgValue><ssdm name="v0_addr_42"/></StgValue>
</operation>

<operation id="958" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
.split4:389 %v0_load_42 = load i12 %v0_addr_42

]]></Node>
<StgValue><ssdm name="v0_load_42"/></StgValue>
</operation>

<operation id="959" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:391 %tmp_87 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_84, i6 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="960" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="7">
<![CDATA[
.split4:392 %trunc_ln25_85 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_85"/></StgValue>
</operation>

<operation id="961" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:393 %tmp_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_85, i6 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="962" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:394 %select_ln25_108 = select i1 %icmp_ln26, i12 %tmp_87, i12 %tmp_88

]]></Node>
<StgValue><ssdm name="select_ln25_108"/></StgValue>
</operation>

<operation id="963" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:395 %or_ln25_42 = or i12 %select_ln25_108, i12 43

]]></Node>
<StgValue><ssdm name="or_ln25_42"/></StgValue>
</operation>

<operation id="964" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="12">
<![CDATA[
.split4:396 %zext_ln30_42 = zext i12 %or_ln25_42

]]></Node>
<StgValue><ssdm name="zext_ln30_42"/></StgValue>
</operation>

<operation id="965" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:397 %v0_addr_43 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_42

]]></Node>
<StgValue><ssdm name="v0_addr_43"/></StgValue>
</operation>

<operation id="966" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="12">
<![CDATA[
.split4:398 %v0_load_43 = load i12 %v0_addr_43

]]></Node>
<StgValue><ssdm name="v0_load_43"/></StgValue>
</operation>

<operation id="967" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:691 %tmp_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 21, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="968" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:692 %v1_addr_42 = getelementptr i32 %v1, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="v1_addr_42"/></StgValue>
</operation>

<operation id="969" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:693 %add_ln31_17 = add i12 %zext_ln31, i12 2752

]]></Node>
<StgValue><ssdm name="add_ln31_17"/></StgValue>
</operation>

<operation id="970" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="12">
<![CDATA[
.split4:694 %zext_ln31_26 = zext i12 %add_ln31_17

]]></Node>
<StgValue><ssdm name="zext_ln31_26"/></StgValue>
</operation>

<operation id="971" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:695 %v1_addr_43 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_26

]]></Node>
<StgValue><ssdm name="v1_addr_43"/></StgValue>
</operation>

<operation id="972" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:768 %v11_6 = fadd i32 %v11_5, i32 %v9_6

]]></Node>
<StgValue><ssdm name="v11_6"/></StgValue>
</operation>

<operation id="973" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:863 %v9_37 = fmul i32 %v0_load_38, i32 %v1_load_38

]]></Node>
<StgValue><ssdm name="v9_37"/></StgValue>
</operation>

<operation id="974" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:866 %v9_38 = fmul i32 %v0_load_39, i32 %v1_load_39

]]></Node>
<StgValue><ssdm name="v9_38"/></StgValue>
</operation>

<operation id="975" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="12">
<![CDATA[
.split4:868 %v1_load_40 = load i12 %v1_addr_40

]]></Node>
<StgValue><ssdm name="v1_load_40"/></StgValue>
</operation>

<operation id="976" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:869 %v9_39 = fmul i32 %v0_load_40, i32 %v1_load_40

]]></Node>
<StgValue><ssdm name="v9_39"/></StgValue>
</operation>

<operation id="977" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="12">
<![CDATA[
.split4:871 %v1_load_41 = load i12 %v1_addr_41

]]></Node>
<StgValue><ssdm name="v1_load_41"/></StgValue>
</operation>

<operation id="978" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:872 %v9_40 = fmul i32 %v0_load_41, i32 %v1_load_41

]]></Node>
<StgValue><ssdm name="v9_40"/></StgValue>
</operation>

<operation id="979" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="12">
<![CDATA[
.split4:874 %v1_load_42 = load i12 %v1_addr_42

]]></Node>
<StgValue><ssdm name="v1_load_42"/></StgValue>
</operation>

<operation id="980" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="12">
<![CDATA[
.split4:877 %v1_load_43 = load i12 %v1_addr_43

]]></Node>
<StgValue><ssdm name="v1_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="981" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
.split4:389 %v0_load_42 = load i12 %v0_addr_42

]]></Node>
<StgValue><ssdm name="v0_load_42"/></StgValue>
</operation>

<operation id="982" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="12">
<![CDATA[
.split4:398 %v0_load_43 = load i12 %v0_addr_43

]]></Node>
<StgValue><ssdm name="v0_load_43"/></StgValue>
</operation>

<operation id="983" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:400 %tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_86, i6 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="7">
<![CDATA[
.split4:401 %trunc_ln25_87 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_87"/></StgValue>
</operation>

<operation id="985" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:402 %tmp_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_87, i6 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="986" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:403 %select_ln25_109 = select i1 %icmp_ln26, i12 %tmp_89, i12 %tmp_90

]]></Node>
<StgValue><ssdm name="select_ln25_109"/></StgValue>
</operation>

<operation id="987" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:404 %or_ln25_43 = or i12 %select_ln25_109, i12 44

]]></Node>
<StgValue><ssdm name="or_ln25_43"/></StgValue>
</operation>

<operation id="988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="12">
<![CDATA[
.split4:405 %zext_ln30_43 = zext i12 %or_ln25_43

]]></Node>
<StgValue><ssdm name="zext_ln30_43"/></StgValue>
</operation>

<operation id="989" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:406 %v0_addr_44 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_43

]]></Node>
<StgValue><ssdm name="v0_addr_44"/></StgValue>
</operation>

<operation id="990" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
.split4:407 %v0_load_44 = load i12 %v0_addr_44

]]></Node>
<StgValue><ssdm name="v0_load_44"/></StgValue>
</operation>

<operation id="991" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:409 %tmp_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_88, i6 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="992" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="7">
<![CDATA[
.split4:410 %trunc_ln25_89 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_89"/></StgValue>
</operation>

<operation id="993" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:411 %tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_89, i6 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="994" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:412 %select_ln25_110 = select i1 %icmp_ln26, i12 %tmp_91, i12 %tmp_92

]]></Node>
<StgValue><ssdm name="select_ln25_110"/></StgValue>
</operation>

<operation id="995" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:413 %or_ln25_44 = or i12 %select_ln25_110, i12 45

]]></Node>
<StgValue><ssdm name="or_ln25_44"/></StgValue>
</operation>

<operation id="996" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="12">
<![CDATA[
.split4:414 %zext_ln30_44 = zext i12 %or_ln25_44

]]></Node>
<StgValue><ssdm name="zext_ln30_44"/></StgValue>
</operation>

<operation id="997" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:415 %v0_addr_45 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_44

]]></Node>
<StgValue><ssdm name="v0_addr_45"/></StgValue>
</operation>

<operation id="998" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="12">
<![CDATA[
.split4:416 %v0_load_45 = load i12 %v0_addr_45

]]></Node>
<StgValue><ssdm name="v0_load_45"/></StgValue>
</operation>

<operation id="999" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:696 %tmp_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 22, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1000" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:697 %v1_addr_44 = getelementptr i32 %v1, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="v1_addr_44"/></StgValue>
</operation>

<operation id="1001" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:698 %add_ln31_18 = add i12 %zext_ln31, i12 2880

]]></Node>
<StgValue><ssdm name="add_ln31_18"/></StgValue>
</operation>

<operation id="1002" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="12">
<![CDATA[
.split4:699 %zext_ln31_27 = zext i12 %add_ln31_18

]]></Node>
<StgValue><ssdm name="zext_ln31_27"/></StgValue>
</operation>

<operation id="1003" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:700 %v1_addr_45 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_27

]]></Node>
<StgValue><ssdm name="v1_addr_45"/></StgValue>
</operation>

<operation id="1004" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:768 %v11_6 = fadd i32 %v11_5, i32 %v9_6

]]></Node>
<StgValue><ssdm name="v11_6"/></StgValue>
</operation>

<operation id="1005" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:869 %v9_39 = fmul i32 %v0_load_40, i32 %v1_load_40

]]></Node>
<StgValue><ssdm name="v9_39"/></StgValue>
</operation>

<operation id="1006" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:872 %v9_40 = fmul i32 %v0_load_41, i32 %v1_load_41

]]></Node>
<StgValue><ssdm name="v9_40"/></StgValue>
</operation>

<operation id="1007" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="12">
<![CDATA[
.split4:874 %v1_load_42 = load i12 %v1_addr_42

]]></Node>
<StgValue><ssdm name="v1_load_42"/></StgValue>
</operation>

<operation id="1008" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:875 %v9_41 = fmul i32 %v0_load_42, i32 %v1_load_42

]]></Node>
<StgValue><ssdm name="v9_41"/></StgValue>
</operation>

<operation id="1009" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="12">
<![CDATA[
.split4:877 %v1_load_43 = load i12 %v1_addr_43

]]></Node>
<StgValue><ssdm name="v1_load_43"/></StgValue>
</operation>

<operation id="1010" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:878 %v9_42 = fmul i32 %v0_load_43, i32 %v1_load_43

]]></Node>
<StgValue><ssdm name="v9_42"/></StgValue>
</operation>

<operation id="1011" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="12">
<![CDATA[
.split4:880 %v1_load_44 = load i12 %v1_addr_44

]]></Node>
<StgValue><ssdm name="v1_load_44"/></StgValue>
</operation>

<operation id="1012" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="12">
<![CDATA[
.split4:883 %v1_load_45 = load i12 %v1_addr_45

]]></Node>
<StgValue><ssdm name="v1_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1013" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
.split4:407 %v0_load_44 = load i12 %v0_addr_44

]]></Node>
<StgValue><ssdm name="v0_load_44"/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="12">
<![CDATA[
.split4:416 %v0_load_45 = load i12 %v0_addr_45

]]></Node>
<StgValue><ssdm name="v0_load_45"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:418 %tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_90, i6 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="7">
<![CDATA[
.split4:419 %trunc_ln25_91 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_91"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:420 %tmp_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_91, i6 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:421 %select_ln25_111 = select i1 %icmp_ln26, i12 %tmp_93, i12 %tmp_94

]]></Node>
<StgValue><ssdm name="select_ln25_111"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:422 %or_ln25_45 = or i12 %select_ln25_111, i12 46

]]></Node>
<StgValue><ssdm name="or_ln25_45"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="12">
<![CDATA[
.split4:423 %zext_ln30_45 = zext i12 %or_ln25_45

]]></Node>
<StgValue><ssdm name="zext_ln30_45"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:424 %v0_addr_46 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_45

]]></Node>
<StgValue><ssdm name="v0_addr_46"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
.split4:425 %v0_load_46 = load i12 %v0_addr_46

]]></Node>
<StgValue><ssdm name="v0_load_46"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:427 %tmp_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_92, i6 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="7">
<![CDATA[
.split4:428 %trunc_ln25_93 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_93"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:429 %tmp_96 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_93, i6 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:430 %select_ln25_112 = select i1 %icmp_ln26, i12 %tmp_95, i12 %tmp_96

]]></Node>
<StgValue><ssdm name="select_ln25_112"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:431 %or_ln25_46 = or i12 %select_ln25_112, i12 47

]]></Node>
<StgValue><ssdm name="or_ln25_46"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
.split4:432 %zext_ln30_46 = zext i12 %or_ln25_46

]]></Node>
<StgValue><ssdm name="zext_ln30_46"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:433 %v0_addr_47 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_46

]]></Node>
<StgValue><ssdm name="v0_addr_47"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="12">
<![CDATA[
.split4:434 %v0_load_47 = load i12 %v0_addr_47

]]></Node>
<StgValue><ssdm name="v0_load_47"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:701 %tmp_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 23, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:702 %v1_addr_46 = getelementptr i32 %v1, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="v1_addr_46"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:703 %add_ln31_19 = add i12 %zext_ln31, i12 3008

]]></Node>
<StgValue><ssdm name="add_ln31_19"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="12">
<![CDATA[
.split4:704 %zext_ln31_28 = zext i12 %add_ln31_19

]]></Node>
<StgValue><ssdm name="zext_ln31_28"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:705 %v1_addr_47 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_28

]]></Node>
<StgValue><ssdm name="v1_addr_47"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:768 %v11_6 = fadd i32 %v11_5, i32 %v9_6

]]></Node>
<StgValue><ssdm name="v11_6"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:875 %v9_41 = fmul i32 %v0_load_42, i32 %v1_load_42

]]></Node>
<StgValue><ssdm name="v9_41"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:878 %v9_42 = fmul i32 %v0_load_43, i32 %v1_load_43

]]></Node>
<StgValue><ssdm name="v9_42"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="12">
<![CDATA[
.split4:880 %v1_load_44 = load i12 %v1_addr_44

]]></Node>
<StgValue><ssdm name="v1_load_44"/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:881 %v9_43 = fmul i32 %v0_load_44, i32 %v1_load_44

]]></Node>
<StgValue><ssdm name="v9_43"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="12">
<![CDATA[
.split4:883 %v1_load_45 = load i12 %v1_addr_45

]]></Node>
<StgValue><ssdm name="v1_load_45"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:884 %v9_44 = fmul i32 %v0_load_45, i32 %v1_load_45

]]></Node>
<StgValue><ssdm name="v9_44"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
.split4:886 %v1_load_46 = load i12 %v1_addr_46

]]></Node>
<StgValue><ssdm name="v1_load_46"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="12">
<![CDATA[
.split4:889 %v1_load_47 = load i12 %v1_addr_47

]]></Node>
<StgValue><ssdm name="v1_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1045" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
.split4:425 %v0_load_46 = load i12 %v0_addr_46

]]></Node>
<StgValue><ssdm name="v0_load_46"/></StgValue>
</operation>

<operation id="1046" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="12">
<![CDATA[
.split4:434 %v0_load_47 = load i12 %v0_addr_47

]]></Node>
<StgValue><ssdm name="v0_load_47"/></StgValue>
</operation>

<operation id="1047" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:436 %tmp_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_94, i6 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1048" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="7">
<![CDATA[
.split4:437 %trunc_ln25_95 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_95"/></StgValue>
</operation>

<operation id="1049" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:438 %tmp_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_95, i6 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1050" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:439 %select_ln25_113 = select i1 %icmp_ln26, i12 %tmp_97, i12 %tmp_98

]]></Node>
<StgValue><ssdm name="select_ln25_113"/></StgValue>
</operation>

<operation id="1051" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:440 %or_ln25_47 = or i12 %select_ln25_113, i12 48

]]></Node>
<StgValue><ssdm name="or_ln25_47"/></StgValue>
</operation>

<operation id="1052" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="12">
<![CDATA[
.split4:441 %zext_ln30_47 = zext i12 %or_ln25_47

]]></Node>
<StgValue><ssdm name="zext_ln30_47"/></StgValue>
</operation>

<operation id="1053" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:442 %v0_addr_48 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_47

]]></Node>
<StgValue><ssdm name="v0_addr_48"/></StgValue>
</operation>

<operation id="1054" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="12">
<![CDATA[
.split4:443 %v0_load_48 = load i12 %v0_addr_48

]]></Node>
<StgValue><ssdm name="v0_load_48"/></StgValue>
</operation>

<operation id="1055" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:445 %tmp_99 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_96, i6 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1056" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="7">
<![CDATA[
.split4:446 %trunc_ln25_97 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_97"/></StgValue>
</operation>

<operation id="1057" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:447 %tmp_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_97, i6 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1058" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:448 %select_ln25_114 = select i1 %icmp_ln26, i12 %tmp_99, i12 %tmp_100

]]></Node>
<StgValue><ssdm name="select_ln25_114"/></StgValue>
</operation>

<operation id="1059" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:449 %or_ln25_48 = or i12 %select_ln25_114, i12 49

]]></Node>
<StgValue><ssdm name="or_ln25_48"/></StgValue>
</operation>

<operation id="1060" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="12">
<![CDATA[
.split4:450 %zext_ln30_48 = zext i12 %or_ln25_48

]]></Node>
<StgValue><ssdm name="zext_ln30_48"/></StgValue>
</operation>

<operation id="1061" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:451 %v0_addr_49 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_48

]]></Node>
<StgValue><ssdm name="v0_addr_49"/></StgValue>
</operation>

<operation id="1062" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.split4:452 %v0_load_49 = load i12 %v0_addr_49

]]></Node>
<StgValue><ssdm name="v0_load_49"/></StgValue>
</operation>

<operation id="1063" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:706 %tmp_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 24, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1064" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:707 %v1_addr_48 = getelementptr i32 %v1, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="v1_addr_48"/></StgValue>
</operation>

<operation id="1065" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="11">
<![CDATA[
.split4:708 %sext_ln31_4 = sext i11 %add_ln31_7

]]></Node>
<StgValue><ssdm name="sext_ln31_4"/></StgValue>
</operation>

<operation id="1066" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="12">
<![CDATA[
.split4:709 %zext_ln31_29 = zext i12 %sext_ln31_4

]]></Node>
<StgValue><ssdm name="zext_ln31_29"/></StgValue>
</operation>

<operation id="1067" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:710 %v1_addr_49 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_29

]]></Node>
<StgValue><ssdm name="v1_addr_49"/></StgValue>
</operation>

<operation id="1068" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:771 %v11_7 = fadd i32 %v11_6, i32 %v9_7

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:881 %v9_43 = fmul i32 %v0_load_44, i32 %v1_load_44

]]></Node>
<StgValue><ssdm name="v9_43"/></StgValue>
</operation>

<operation id="1070" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:884 %v9_44 = fmul i32 %v0_load_45, i32 %v1_load_45

]]></Node>
<StgValue><ssdm name="v9_44"/></StgValue>
</operation>

<operation id="1071" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
.split4:886 %v1_load_46 = load i12 %v1_addr_46

]]></Node>
<StgValue><ssdm name="v1_load_46"/></StgValue>
</operation>

<operation id="1072" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:887 %v9_45 = fmul i32 %v0_load_46, i32 %v1_load_46

]]></Node>
<StgValue><ssdm name="v9_45"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="12">
<![CDATA[
.split4:889 %v1_load_47 = load i12 %v1_addr_47

]]></Node>
<StgValue><ssdm name="v1_load_47"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:890 %v9_46 = fmul i32 %v0_load_47, i32 %v1_load_47

]]></Node>
<StgValue><ssdm name="v9_46"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="12">
<![CDATA[
.split4:892 %v1_load_48 = load i12 %v1_addr_48

]]></Node>
<StgValue><ssdm name="v1_load_48"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="12">
<![CDATA[
.split4:895 %v1_load_49 = load i12 %v1_addr_49

]]></Node>
<StgValue><ssdm name="v1_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1077" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="12">
<![CDATA[
.split4:443 %v0_load_48 = load i12 %v0_addr_48

]]></Node>
<StgValue><ssdm name="v0_load_48"/></StgValue>
</operation>

<operation id="1078" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.split4:452 %v0_load_49 = load i12 %v0_addr_49

]]></Node>
<StgValue><ssdm name="v0_load_49"/></StgValue>
</operation>

<operation id="1079" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:454 %tmp_101 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_98, i6 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1080" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="7">
<![CDATA[
.split4:455 %trunc_ln25_99 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_99"/></StgValue>
</operation>

<operation id="1081" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:456 %tmp_102 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_99, i6 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1082" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:457 %select_ln25_115 = select i1 %icmp_ln26, i12 %tmp_101, i12 %tmp_102

]]></Node>
<StgValue><ssdm name="select_ln25_115"/></StgValue>
</operation>

<operation id="1083" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:458 %or_ln25_49 = or i12 %select_ln25_115, i12 50

]]></Node>
<StgValue><ssdm name="or_ln25_49"/></StgValue>
</operation>

<operation id="1084" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="12">
<![CDATA[
.split4:459 %zext_ln30_49 = zext i12 %or_ln25_49

]]></Node>
<StgValue><ssdm name="zext_ln30_49"/></StgValue>
</operation>

<operation id="1085" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:460 %v0_addr_50 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_49

]]></Node>
<StgValue><ssdm name="v0_addr_50"/></StgValue>
</operation>

<operation id="1086" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
.split4:461 %v0_load_50 = load i12 %v0_addr_50

]]></Node>
<StgValue><ssdm name="v0_load_50"/></StgValue>
</operation>

<operation id="1087" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:463 %tmp_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_100, i6 0

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1088" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="7">
<![CDATA[
.split4:464 %trunc_ln25_101 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_101"/></StgValue>
</operation>

<operation id="1089" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:465 %tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_101, i6 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1090" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:466 %select_ln25_116 = select i1 %icmp_ln26, i12 %tmp_103, i12 %tmp_104

]]></Node>
<StgValue><ssdm name="select_ln25_116"/></StgValue>
</operation>

<operation id="1091" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:467 %or_ln25_50 = or i12 %select_ln25_116, i12 51

]]></Node>
<StgValue><ssdm name="or_ln25_50"/></StgValue>
</operation>

<operation id="1092" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="12">
<![CDATA[
.split4:468 %zext_ln30_50 = zext i12 %or_ln25_50

]]></Node>
<StgValue><ssdm name="zext_ln30_50"/></StgValue>
</operation>

<operation id="1093" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:469 %v0_addr_51 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_50

]]></Node>
<StgValue><ssdm name="v0_addr_51"/></StgValue>
</operation>

<operation id="1094" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split4:470 %v0_load_51 = load i12 %v0_addr_51

]]></Node>
<StgValue><ssdm name="v0_load_51"/></StgValue>
</operation>

<operation id="1095" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:711 %tmp_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 25, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1096" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:712 %v1_addr_50 = getelementptr i32 %v1, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="v1_addr_50"/></StgValue>
</operation>

<operation id="1097" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="11">
<![CDATA[
.split4:713 %sext_ln31_5 = sext i11 %add_ln31_8

]]></Node>
<StgValue><ssdm name="sext_ln31_5"/></StgValue>
</operation>

<operation id="1098" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="12">
<![CDATA[
.split4:714 %zext_ln31_30 = zext i12 %sext_ln31_5

]]></Node>
<StgValue><ssdm name="zext_ln31_30"/></StgValue>
</operation>

<operation id="1099" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:715 %v1_addr_51 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_30

]]></Node>
<StgValue><ssdm name="v1_addr_51"/></StgValue>
</operation>

<operation id="1100" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:771 %v11_7 = fadd i32 %v11_6, i32 %v9_7

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="1101" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:887 %v9_45 = fmul i32 %v0_load_46, i32 %v1_load_46

]]></Node>
<StgValue><ssdm name="v9_45"/></StgValue>
</operation>

<operation id="1102" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:890 %v9_46 = fmul i32 %v0_load_47, i32 %v1_load_47

]]></Node>
<StgValue><ssdm name="v9_46"/></StgValue>
</operation>

<operation id="1103" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="12">
<![CDATA[
.split4:892 %v1_load_48 = load i12 %v1_addr_48

]]></Node>
<StgValue><ssdm name="v1_load_48"/></StgValue>
</operation>

<operation id="1104" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:893 %v9_47 = fmul i32 %v0_load_48, i32 %v1_load_48

]]></Node>
<StgValue><ssdm name="v9_47"/></StgValue>
</operation>

<operation id="1105" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="12">
<![CDATA[
.split4:895 %v1_load_49 = load i12 %v1_addr_49

]]></Node>
<StgValue><ssdm name="v1_load_49"/></StgValue>
</operation>

<operation id="1106" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:896 %v9_48 = fmul i32 %v0_load_49, i32 %v1_load_49

]]></Node>
<StgValue><ssdm name="v9_48"/></StgValue>
</operation>

<operation id="1107" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="12">
<![CDATA[
.split4:898 %v1_load_50 = load i12 %v1_addr_50

]]></Node>
<StgValue><ssdm name="v1_load_50"/></StgValue>
</operation>

<operation id="1108" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="12">
<![CDATA[
.split4:901 %v1_load_51 = load i12 %v1_addr_51

]]></Node>
<StgValue><ssdm name="v1_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1109" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
.split4:461 %v0_load_50 = load i12 %v0_addr_50

]]></Node>
<StgValue><ssdm name="v0_load_50"/></StgValue>
</operation>

<operation id="1110" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split4:470 %v0_load_51 = load i12 %v0_addr_51

]]></Node>
<StgValue><ssdm name="v0_load_51"/></StgValue>
</operation>

<operation id="1111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:472 %tmp_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_102, i6 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="7">
<![CDATA[
.split4:473 %trunc_ln25_103 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_103"/></StgValue>
</operation>

<operation id="1113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:474 %tmp_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_103, i6 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1114" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:475 %select_ln25_117 = select i1 %icmp_ln26, i12 %tmp_105, i12 %tmp_106

]]></Node>
<StgValue><ssdm name="select_ln25_117"/></StgValue>
</operation>

<operation id="1115" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:476 %or_ln25_51 = or i12 %select_ln25_117, i12 52

]]></Node>
<StgValue><ssdm name="or_ln25_51"/></StgValue>
</operation>

<operation id="1116" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="12">
<![CDATA[
.split4:477 %zext_ln30_51 = zext i12 %or_ln25_51

]]></Node>
<StgValue><ssdm name="zext_ln30_51"/></StgValue>
</operation>

<operation id="1117" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:478 %v0_addr_52 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_51

]]></Node>
<StgValue><ssdm name="v0_addr_52"/></StgValue>
</operation>

<operation id="1118" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
.split4:479 %v0_load_52 = load i12 %v0_addr_52

]]></Node>
<StgValue><ssdm name="v0_load_52"/></StgValue>
</operation>

<operation id="1119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:481 %tmp_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_104, i6 0

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="7">
<![CDATA[
.split4:482 %trunc_ln25_105 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_105"/></StgValue>
</operation>

<operation id="1121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:483 %tmp_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_105, i6 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1122" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:484 %select_ln25_118 = select i1 %icmp_ln26, i12 %tmp_107, i12 %tmp_108

]]></Node>
<StgValue><ssdm name="select_ln25_118"/></StgValue>
</operation>

<operation id="1123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:485 %or_ln25_52 = or i12 %select_ln25_118, i12 53

]]></Node>
<StgValue><ssdm name="or_ln25_52"/></StgValue>
</operation>

<operation id="1124" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="12">
<![CDATA[
.split4:486 %zext_ln30_52 = zext i12 %or_ln25_52

]]></Node>
<StgValue><ssdm name="zext_ln30_52"/></StgValue>
</operation>

<operation id="1125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:487 %v0_addr_53 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_52

]]></Node>
<StgValue><ssdm name="v0_addr_53"/></StgValue>
</operation>

<operation id="1126" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
.split4:488 %v0_load_53 = load i12 %v0_addr_53

]]></Node>
<StgValue><ssdm name="v0_load_53"/></StgValue>
</operation>

<operation id="1127" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:716 %tmp_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 26, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:717 %v1_addr_52 = getelementptr i32 %v1, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="v1_addr_52"/></StgValue>
</operation>

<operation id="1129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="11">
<![CDATA[
.split4:718 %sext_ln31_6 = sext i11 %add_ln31_9

]]></Node>
<StgValue><ssdm name="sext_ln31_6"/></StgValue>
</operation>

<operation id="1130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="12">
<![CDATA[
.split4:719 %zext_ln31_31 = zext i12 %sext_ln31_6

]]></Node>
<StgValue><ssdm name="zext_ln31_31"/></StgValue>
</operation>

<operation id="1131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:720 %v1_addr_53 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_31

]]></Node>
<StgValue><ssdm name="v1_addr_53"/></StgValue>
</operation>

<operation id="1132" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:771 %v11_7 = fadd i32 %v11_6, i32 %v9_7

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="1133" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:893 %v9_47 = fmul i32 %v0_load_48, i32 %v1_load_48

]]></Node>
<StgValue><ssdm name="v9_47"/></StgValue>
</operation>

<operation id="1134" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:896 %v9_48 = fmul i32 %v0_load_49, i32 %v1_load_49

]]></Node>
<StgValue><ssdm name="v9_48"/></StgValue>
</operation>

<operation id="1135" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="12">
<![CDATA[
.split4:898 %v1_load_50 = load i12 %v1_addr_50

]]></Node>
<StgValue><ssdm name="v1_load_50"/></StgValue>
</operation>

<operation id="1136" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:899 %v9_49 = fmul i32 %v0_load_50, i32 %v1_load_50

]]></Node>
<StgValue><ssdm name="v9_49"/></StgValue>
</operation>

<operation id="1137" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="12">
<![CDATA[
.split4:901 %v1_load_51 = load i12 %v1_addr_51

]]></Node>
<StgValue><ssdm name="v1_load_51"/></StgValue>
</operation>

<operation id="1138" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:902 %v9_50 = fmul i32 %v0_load_51, i32 %v1_load_51

]]></Node>
<StgValue><ssdm name="v9_50"/></StgValue>
</operation>

<operation id="1139" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="12">
<![CDATA[
.split4:904 %v1_load_52 = load i12 %v1_addr_52

]]></Node>
<StgValue><ssdm name="v1_load_52"/></StgValue>
</operation>

<operation id="1140" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="12">
<![CDATA[
.split4:907 %v1_load_53 = load i12 %v1_addr_53

]]></Node>
<StgValue><ssdm name="v1_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1141" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
.split4:479 %v0_load_52 = load i12 %v0_addr_52

]]></Node>
<StgValue><ssdm name="v0_load_52"/></StgValue>
</operation>

<operation id="1142" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
.split4:488 %v0_load_53 = load i12 %v0_addr_53

]]></Node>
<StgValue><ssdm name="v0_load_53"/></StgValue>
</operation>

<operation id="1143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:490 %tmp_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_106, i6 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="7">
<![CDATA[
.split4:491 %trunc_ln25_107 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_107"/></StgValue>
</operation>

<operation id="1145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:492 %tmp_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_107, i6 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1146" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:493 %select_ln25_119 = select i1 %icmp_ln26, i12 %tmp_109, i12 %tmp_110

]]></Node>
<StgValue><ssdm name="select_ln25_119"/></StgValue>
</operation>

<operation id="1147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:494 %or_ln25_53 = or i12 %select_ln25_119, i12 54

]]></Node>
<StgValue><ssdm name="or_ln25_53"/></StgValue>
</operation>

<operation id="1148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="12">
<![CDATA[
.split4:495 %zext_ln30_53 = zext i12 %or_ln25_53

]]></Node>
<StgValue><ssdm name="zext_ln30_53"/></StgValue>
</operation>

<operation id="1149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:496 %v0_addr_54 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_53

]]></Node>
<StgValue><ssdm name="v0_addr_54"/></StgValue>
</operation>

<operation id="1150" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.split4:497 %v0_load_54 = load i12 %v0_addr_54

]]></Node>
<StgValue><ssdm name="v0_load_54"/></StgValue>
</operation>

<operation id="1151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:499 %tmp_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_108, i6 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="7">
<![CDATA[
.split4:500 %trunc_ln25_109 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_109"/></StgValue>
</operation>

<operation id="1153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:501 %tmp_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_109, i6 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1154" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:502 %select_ln25_120 = select i1 %icmp_ln26, i12 %tmp_111, i12 %tmp_112

]]></Node>
<StgValue><ssdm name="select_ln25_120"/></StgValue>
</operation>

<operation id="1155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:503 %or_ln25_54 = or i12 %select_ln25_120, i12 55

]]></Node>
<StgValue><ssdm name="or_ln25_54"/></StgValue>
</operation>

<operation id="1156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="12">
<![CDATA[
.split4:504 %zext_ln30_54 = zext i12 %or_ln25_54

]]></Node>
<StgValue><ssdm name="zext_ln30_54"/></StgValue>
</operation>

<operation id="1157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:505 %v0_addr_55 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_54

]]></Node>
<StgValue><ssdm name="v0_addr_55"/></StgValue>
</operation>

<operation id="1158" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="12">
<![CDATA[
.split4:506 %v0_load_55 = load i12 %v0_addr_55

]]></Node>
<StgValue><ssdm name="v0_load_55"/></StgValue>
</operation>

<operation id="1159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:721 %tmp_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 27, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:722 %v1_addr_54 = getelementptr i32 %v1, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="v1_addr_54"/></StgValue>
</operation>

<operation id="1161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="11">
<![CDATA[
.split4:723 %sext_ln31_7 = sext i11 %add_ln31_10

]]></Node>
<StgValue><ssdm name="sext_ln31_7"/></StgValue>
</operation>

<operation id="1162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="12">
<![CDATA[
.split4:724 %zext_ln31_32 = zext i12 %sext_ln31_7

]]></Node>
<StgValue><ssdm name="zext_ln31_32"/></StgValue>
</operation>

<operation id="1163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:725 %v1_addr_55 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_32

]]></Node>
<StgValue><ssdm name="v1_addr_55"/></StgValue>
</operation>

<operation id="1164" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:774 %v11_8 = fadd i32 %v11_7, i32 %v9_8

]]></Node>
<StgValue><ssdm name="v11_8"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:899 %v9_49 = fmul i32 %v0_load_50, i32 %v1_load_50

]]></Node>
<StgValue><ssdm name="v9_49"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:902 %v9_50 = fmul i32 %v0_load_51, i32 %v1_load_51

]]></Node>
<StgValue><ssdm name="v9_50"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="12">
<![CDATA[
.split4:904 %v1_load_52 = load i12 %v1_addr_52

]]></Node>
<StgValue><ssdm name="v1_load_52"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:905 %v9_51 = fmul i32 %v0_load_52, i32 %v1_load_52

]]></Node>
<StgValue><ssdm name="v9_51"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="12">
<![CDATA[
.split4:907 %v1_load_53 = load i12 %v1_addr_53

]]></Node>
<StgValue><ssdm name="v1_load_53"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:908 %v9_52 = fmul i32 %v0_load_53, i32 %v1_load_53

]]></Node>
<StgValue><ssdm name="v9_52"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="12">
<![CDATA[
.split4:910 %v1_load_54 = load i12 %v1_addr_54

]]></Node>
<StgValue><ssdm name="v1_load_54"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="12">
<![CDATA[
.split4:913 %v1_load_55 = load i12 %v1_addr_55

]]></Node>
<StgValue><ssdm name="v1_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1173" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.split4:497 %v0_load_54 = load i12 %v0_addr_54

]]></Node>
<StgValue><ssdm name="v0_load_54"/></StgValue>
</operation>

<operation id="1174" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="12">
<![CDATA[
.split4:506 %v0_load_55 = load i12 %v0_addr_55

]]></Node>
<StgValue><ssdm name="v0_load_55"/></StgValue>
</operation>

<operation id="1175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:508 %tmp_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_110, i6 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="7">
<![CDATA[
.split4:509 %trunc_ln25_111 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_111"/></StgValue>
</operation>

<operation id="1177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:510 %tmp_114 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_111, i6 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1178" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:511 %select_ln25_121 = select i1 %icmp_ln26, i12 %tmp_113, i12 %tmp_114

]]></Node>
<StgValue><ssdm name="select_ln25_121"/></StgValue>
</operation>

<operation id="1179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:512 %or_ln25_55 = or i12 %select_ln25_121, i12 56

]]></Node>
<StgValue><ssdm name="or_ln25_55"/></StgValue>
</operation>

<operation id="1180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="12">
<![CDATA[
.split4:513 %zext_ln30_55 = zext i12 %or_ln25_55

]]></Node>
<StgValue><ssdm name="zext_ln30_55"/></StgValue>
</operation>

<operation id="1181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:514 %v0_addr_56 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_55

]]></Node>
<StgValue><ssdm name="v0_addr_56"/></StgValue>
</operation>

<operation id="1182" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="12">
<![CDATA[
.split4:515 %v0_load_56 = load i12 %v0_addr_56

]]></Node>
<StgValue><ssdm name="v0_load_56"/></StgValue>
</operation>

<operation id="1183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:517 %tmp_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_112, i6 0

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="7">
<![CDATA[
.split4:518 %trunc_ln25_113 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_113"/></StgValue>
</operation>

<operation id="1185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:519 %tmp_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_113, i6 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1186" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:520 %select_ln25_122 = select i1 %icmp_ln26, i12 %tmp_115, i12 %tmp_116

]]></Node>
<StgValue><ssdm name="select_ln25_122"/></StgValue>
</operation>

<operation id="1187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:521 %or_ln25_56 = or i12 %select_ln25_122, i12 57

]]></Node>
<StgValue><ssdm name="or_ln25_56"/></StgValue>
</operation>

<operation id="1188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="12">
<![CDATA[
.split4:522 %zext_ln30_56 = zext i12 %or_ln25_56

]]></Node>
<StgValue><ssdm name="zext_ln30_56"/></StgValue>
</operation>

<operation id="1189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:523 %v0_addr_57 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_56

]]></Node>
<StgValue><ssdm name="v0_addr_57"/></StgValue>
</operation>

<operation id="1190" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
.split4:524 %v0_load_57 = load i12 %v0_addr_57

]]></Node>
<StgValue><ssdm name="v0_load_57"/></StgValue>
</operation>

<operation id="1191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:726 %tmp_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 28, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:727 %v1_addr_56 = getelementptr i32 %v1, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="v1_addr_56"/></StgValue>
</operation>

<operation id="1193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="10">
<![CDATA[
.split4:728 %sext_ln31_8 = sext i10 %add_ln31_4

]]></Node>
<StgValue><ssdm name="sext_ln31_8"/></StgValue>
</operation>

<operation id="1194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="12">
<![CDATA[
.split4:729 %zext_ln31_33 = zext i12 %sext_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31_33"/></StgValue>
</operation>

<operation id="1195" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:730 %v1_addr_57 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_33

]]></Node>
<StgValue><ssdm name="v1_addr_57"/></StgValue>
</operation>

<operation id="1196" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:774 %v11_8 = fadd i32 %v11_7, i32 %v9_8

]]></Node>
<StgValue><ssdm name="v11_8"/></StgValue>
</operation>

<operation id="1197" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:905 %v9_51 = fmul i32 %v0_load_52, i32 %v1_load_52

]]></Node>
<StgValue><ssdm name="v9_51"/></StgValue>
</operation>

<operation id="1198" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:908 %v9_52 = fmul i32 %v0_load_53, i32 %v1_load_53

]]></Node>
<StgValue><ssdm name="v9_52"/></StgValue>
</operation>

<operation id="1199" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="12">
<![CDATA[
.split4:910 %v1_load_54 = load i12 %v1_addr_54

]]></Node>
<StgValue><ssdm name="v1_load_54"/></StgValue>
</operation>

<operation id="1200" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:911 %v9_53 = fmul i32 %v0_load_54, i32 %v1_load_54

]]></Node>
<StgValue><ssdm name="v9_53"/></StgValue>
</operation>

<operation id="1201" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="12">
<![CDATA[
.split4:913 %v1_load_55 = load i12 %v1_addr_55

]]></Node>
<StgValue><ssdm name="v1_load_55"/></StgValue>
</operation>

<operation id="1202" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:914 %v9_54 = fmul i32 %v0_load_55, i32 %v1_load_55

]]></Node>
<StgValue><ssdm name="v9_54"/></StgValue>
</operation>

<operation id="1203" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="12">
<![CDATA[
.split4:916 %v1_load_56 = load i12 %v1_addr_56

]]></Node>
<StgValue><ssdm name="v1_load_56"/></StgValue>
</operation>

<operation id="1204" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="12">
<![CDATA[
.split4:919 %v1_load_57 = load i12 %v1_addr_57

]]></Node>
<StgValue><ssdm name="v1_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1205" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="12">
<![CDATA[
.split4:515 %v0_load_56 = load i12 %v0_addr_56

]]></Node>
<StgValue><ssdm name="v0_load_56"/></StgValue>
</operation>

<operation id="1206" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
.split4:524 %v0_load_57 = load i12 %v0_addr_57

]]></Node>
<StgValue><ssdm name="v0_load_57"/></StgValue>
</operation>

<operation id="1207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:526 %tmp_117 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_114, i6 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="7">
<![CDATA[
.split4:527 %trunc_ln25_115 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_115"/></StgValue>
</operation>

<operation id="1209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:528 %tmp_118 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_115, i6 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1210" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:529 %select_ln25_123 = select i1 %icmp_ln26, i12 %tmp_117, i12 %tmp_118

]]></Node>
<StgValue><ssdm name="select_ln25_123"/></StgValue>
</operation>

<operation id="1211" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:530 %or_ln25_57 = or i12 %select_ln25_123, i12 58

]]></Node>
<StgValue><ssdm name="or_ln25_57"/></StgValue>
</operation>

<operation id="1212" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="12">
<![CDATA[
.split4:531 %zext_ln30_57 = zext i12 %or_ln25_57

]]></Node>
<StgValue><ssdm name="zext_ln30_57"/></StgValue>
</operation>

<operation id="1213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:532 %v0_addr_58 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_57

]]></Node>
<StgValue><ssdm name="v0_addr_58"/></StgValue>
</operation>

<operation id="1214" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
.split4:533 %v0_load_58 = load i12 %v0_addr_58

]]></Node>
<StgValue><ssdm name="v0_load_58"/></StgValue>
</operation>

<operation id="1215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:535 %tmp_119 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_116, i6 0

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="7">
<![CDATA[
.split4:536 %trunc_ln25_117 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_117"/></StgValue>
</operation>

<operation id="1217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:537 %tmp_120 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_117, i6 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1218" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:538 %select_ln25_124 = select i1 %icmp_ln26, i12 %tmp_119, i12 %tmp_120

]]></Node>
<StgValue><ssdm name="select_ln25_124"/></StgValue>
</operation>

<operation id="1219" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:539 %or_ln25_58 = or i12 %select_ln25_124, i12 59

]]></Node>
<StgValue><ssdm name="or_ln25_58"/></StgValue>
</operation>

<operation id="1220" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="12">
<![CDATA[
.split4:540 %zext_ln30_58 = zext i12 %or_ln25_58

]]></Node>
<StgValue><ssdm name="zext_ln30_58"/></StgValue>
</operation>

<operation id="1221" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:541 %v0_addr_59 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_58

]]></Node>
<StgValue><ssdm name="v0_addr_59"/></StgValue>
</operation>

<operation id="1222" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.split4:542 %v0_load_59 = load i12 %v0_addr_59

]]></Node>
<StgValue><ssdm name="v0_load_59"/></StgValue>
</operation>

<operation id="1223" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:731 %tmp_153 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 29, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:732 %v1_addr_58 = getelementptr i32 %v1, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="v1_addr_58"/></StgValue>
</operation>

<operation id="1225" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="10">
<![CDATA[
.split4:733 %sext_ln31_9 = sext i10 %add_ln31_5

]]></Node>
<StgValue><ssdm name="sext_ln31_9"/></StgValue>
</operation>

<operation id="1226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="12">
<![CDATA[
.split4:734 %zext_ln31_34 = zext i12 %sext_ln31_9

]]></Node>
<StgValue><ssdm name="zext_ln31_34"/></StgValue>
</operation>

<operation id="1227" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:735 %v1_addr_59 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_34

]]></Node>
<StgValue><ssdm name="v1_addr_59"/></StgValue>
</operation>

<operation id="1228" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:774 %v11_8 = fadd i32 %v11_7, i32 %v9_8

]]></Node>
<StgValue><ssdm name="v11_8"/></StgValue>
</operation>

<operation id="1229" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:911 %v9_53 = fmul i32 %v0_load_54, i32 %v1_load_54

]]></Node>
<StgValue><ssdm name="v9_53"/></StgValue>
</operation>

<operation id="1230" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:914 %v9_54 = fmul i32 %v0_load_55, i32 %v1_load_55

]]></Node>
<StgValue><ssdm name="v9_54"/></StgValue>
</operation>

<operation id="1231" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="12">
<![CDATA[
.split4:916 %v1_load_56 = load i12 %v1_addr_56

]]></Node>
<StgValue><ssdm name="v1_load_56"/></StgValue>
</operation>

<operation id="1232" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:917 %v9_55 = fmul i32 %v0_load_56, i32 %v1_load_56

]]></Node>
<StgValue><ssdm name="v9_55"/></StgValue>
</operation>

<operation id="1233" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="12">
<![CDATA[
.split4:919 %v1_load_57 = load i12 %v1_addr_57

]]></Node>
<StgValue><ssdm name="v1_load_57"/></StgValue>
</operation>

<operation id="1234" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:920 %v9_56 = fmul i32 %v0_load_57, i32 %v1_load_57

]]></Node>
<StgValue><ssdm name="v9_56"/></StgValue>
</operation>

<operation id="1235" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="12">
<![CDATA[
.split4:922 %v1_load_58 = load i12 %v1_addr_58

]]></Node>
<StgValue><ssdm name="v1_load_58"/></StgValue>
</operation>

<operation id="1236" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="12">
<![CDATA[
.split4:925 %v1_load_59 = load i12 %v1_addr_59

]]></Node>
<StgValue><ssdm name="v1_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1237" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
.split4:533 %v0_load_58 = load i12 %v0_addr_58

]]></Node>
<StgValue><ssdm name="v0_load_58"/></StgValue>
</operation>

<operation id="1238" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.split4:542 %v0_load_59 = load i12 %v0_addr_59

]]></Node>
<StgValue><ssdm name="v0_load_59"/></StgValue>
</operation>

<operation id="1239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:544 %tmp_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_118, i6 0

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="7">
<![CDATA[
.split4:545 %trunc_ln25_119 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_119"/></StgValue>
</operation>

<operation id="1241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:546 %tmp_122 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_119, i6 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1242" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:547 %select_ln25_125 = select i1 %icmp_ln26, i12 %tmp_121, i12 %tmp_122

]]></Node>
<StgValue><ssdm name="select_ln25_125"/></StgValue>
</operation>

<operation id="1243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:548 %or_ln25_59 = or i12 %select_ln25_125, i12 60

]]></Node>
<StgValue><ssdm name="or_ln25_59"/></StgValue>
</operation>

<operation id="1244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
.split4:549 %zext_ln30_59 = zext i12 %or_ln25_59

]]></Node>
<StgValue><ssdm name="zext_ln30_59"/></StgValue>
</operation>

<operation id="1245" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:550 %v0_addr_60 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_59

]]></Node>
<StgValue><ssdm name="v0_addr_60"/></StgValue>
</operation>

<operation id="1246" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="12">
<![CDATA[
.split4:551 %v0_load_60 = load i12 %v0_addr_60

]]></Node>
<StgValue><ssdm name="v0_load_60"/></StgValue>
</operation>

<operation id="1247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:553 %tmp_123 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_120, i6 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="7">
<![CDATA[
.split4:554 %trunc_ln25_121 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_121"/></StgValue>
</operation>

<operation id="1249" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:555 %tmp_124 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_121, i6 0

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1250" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:556 %select_ln25_126 = select i1 %icmp_ln26, i12 %tmp_123, i12 %tmp_124

]]></Node>
<StgValue><ssdm name="select_ln25_126"/></StgValue>
</operation>

<operation id="1251" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:557 %or_ln25_60 = or i12 %select_ln25_126, i12 61

]]></Node>
<StgValue><ssdm name="or_ln25_60"/></StgValue>
</operation>

<operation id="1252" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
.split4:558 %zext_ln30_60 = zext i12 %or_ln25_60

]]></Node>
<StgValue><ssdm name="zext_ln30_60"/></StgValue>
</operation>

<operation id="1253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:559 %v0_addr_61 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_60

]]></Node>
<StgValue><ssdm name="v0_addr_61"/></StgValue>
</operation>

<operation id="1254" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="12">
<![CDATA[
.split4:560 %v0_load_61 = load i12 %v0_addr_61

]]></Node>
<StgValue><ssdm name="v0_load_61"/></StgValue>
</operation>

<operation id="1255" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:736 %tmp_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 30, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1256" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:737 %v1_addr_60 = getelementptr i32 %v1, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="v1_addr_60"/></StgValue>
</operation>

<operation id="1257" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="9">
<![CDATA[
.split4:738 %sext_ln31_10 = sext i9 %add_ln31_2

]]></Node>
<StgValue><ssdm name="sext_ln31_10"/></StgValue>
</operation>

<operation id="1258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="12">
<![CDATA[
.split4:739 %zext_ln31_35 = zext i12 %sext_ln31_10

]]></Node>
<StgValue><ssdm name="zext_ln31_35"/></StgValue>
</operation>

<operation id="1259" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:740 %v1_addr_61 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_35

]]></Node>
<StgValue><ssdm name="v1_addr_61"/></StgValue>
</operation>

<operation id="1260" st_id="31" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:777 %v11_9 = fadd i32 %v11_8, i32 %v9_9

]]></Node>
<StgValue><ssdm name="v11_9"/></StgValue>
</operation>

<operation id="1261" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:917 %v9_55 = fmul i32 %v0_load_56, i32 %v1_load_56

]]></Node>
<StgValue><ssdm name="v9_55"/></StgValue>
</operation>

<operation id="1262" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:920 %v9_56 = fmul i32 %v0_load_57, i32 %v1_load_57

]]></Node>
<StgValue><ssdm name="v9_56"/></StgValue>
</operation>

<operation id="1263" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="12">
<![CDATA[
.split4:922 %v1_load_58 = load i12 %v1_addr_58

]]></Node>
<StgValue><ssdm name="v1_load_58"/></StgValue>
</operation>

<operation id="1264" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:923 %v9_57 = fmul i32 %v0_load_58, i32 %v1_load_58

]]></Node>
<StgValue><ssdm name="v9_57"/></StgValue>
</operation>

<operation id="1265" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="12">
<![CDATA[
.split4:925 %v1_load_59 = load i12 %v1_addr_59

]]></Node>
<StgValue><ssdm name="v1_load_59"/></StgValue>
</operation>

<operation id="1266" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:926 %v9_58 = fmul i32 %v0_load_59, i32 %v1_load_59

]]></Node>
<StgValue><ssdm name="v9_58"/></StgValue>
</operation>

<operation id="1267" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="12">
<![CDATA[
.split4:928 %v1_load_60 = load i12 %v1_addr_60

]]></Node>
<StgValue><ssdm name="v1_load_60"/></StgValue>
</operation>

<operation id="1268" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="12">
<![CDATA[
.split4:931 %v1_load_61 = load i12 %v1_addr_61

]]></Node>
<StgValue><ssdm name="v1_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1269" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="12">
<![CDATA[
.split4:551 %v0_load_60 = load i12 %v0_addr_60

]]></Node>
<StgValue><ssdm name="v0_load_60"/></StgValue>
</operation>

<operation id="1270" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="12">
<![CDATA[
.split4:560 %v0_load_61 = load i12 %v0_addr_61

]]></Node>
<StgValue><ssdm name="v0_load_61"/></StgValue>
</operation>

<operation id="1271" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:562 %tmp_125 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_122, i6 0

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="7">
<![CDATA[
.split4:563 %trunc_ln25_123 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_123"/></StgValue>
</operation>

<operation id="1273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:564 %tmp_126 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_123, i6 0

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1274" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:565 %select_ln25_127 = select i1 %icmp_ln26, i12 %tmp_125, i12 %tmp_126

]]></Node>
<StgValue><ssdm name="select_ln25_127"/></StgValue>
</operation>

<operation id="1275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:566 %or_ln25_61 = or i12 %select_ln25_127, i12 62

]]></Node>
<StgValue><ssdm name="or_ln25_61"/></StgValue>
</operation>

<operation id="1276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="12">
<![CDATA[
.split4:567 %zext_ln30_61 = zext i12 %or_ln25_61

]]></Node>
<StgValue><ssdm name="zext_ln30_61"/></StgValue>
</operation>

<operation id="1277" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:568 %v0_addr_62 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_61

]]></Node>
<StgValue><ssdm name="v0_addr_62"/></StgValue>
</operation>

<operation id="1278" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="12">
<![CDATA[
.split4:569 %v0_load_62 = load i12 %v0_addr_62

]]></Node>
<StgValue><ssdm name="v0_load_62"/></StgValue>
</operation>

<operation id="1279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:571 %tmp_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_124, i6 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="7">
<![CDATA[
.split4:572 %trunc_ln25_125 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_125"/></StgValue>
</operation>

<operation id="1281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:573 %tmp_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_125, i6 0

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1282" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split4:574 %select_ln25_128 = select i1 %icmp_ln26, i12 %tmp_127, i12 %tmp_128

]]></Node>
<StgValue><ssdm name="select_ln25_128"/></StgValue>
</operation>

<operation id="1283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:575 %or_ln25_62 = or i12 %select_ln25_128, i12 63

]]></Node>
<StgValue><ssdm name="or_ln25_62"/></StgValue>
</operation>

<operation id="1284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="12">
<![CDATA[
.split4:576 %zext_ln30_62 = zext i12 %or_ln25_62

]]></Node>
<StgValue><ssdm name="zext_ln30_62"/></StgValue>
</operation>

<operation id="1285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:577 %v0_addr_63 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_62

]]></Node>
<StgValue><ssdm name="v0_addr_63"/></StgValue>
</operation>

<operation id="1286" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="12">
<![CDATA[
.split4:578 %v0_load_63 = load i12 %v0_addr_63

]]></Node>
<StgValue><ssdm name="v0_load_63"/></StgValue>
</operation>

<operation id="1287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split4:741 %tmp_155 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 31, i7 %select_ln25

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:742 %v1_addr_62 = getelementptr i32 %v1, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="v1_addr_62"/></StgValue>
</operation>

<operation id="1289" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:743 %xor_ln31 = xor i7 %select_ln25, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="1290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="7">
<![CDATA[
.split4:744 %sext_ln31_11 = sext i7 %xor_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_11"/></StgValue>
</operation>

<operation id="1291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="12">
<![CDATA[
.split4:745 %zext_ln31_36 = zext i12 %sext_ln31_11

]]></Node>
<StgValue><ssdm name="zext_ln31_36"/></StgValue>
</operation>

<operation id="1292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:746 %v1_addr_63 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_36

]]></Node>
<StgValue><ssdm name="v1_addr_63"/></StgValue>
</operation>

<operation id="1293" st_id="32" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:777 %v11_9 = fadd i32 %v11_8, i32 %v9_9

]]></Node>
<StgValue><ssdm name="v11_9"/></StgValue>
</operation>

<operation id="1294" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:923 %v9_57 = fmul i32 %v0_load_58, i32 %v1_load_58

]]></Node>
<StgValue><ssdm name="v9_57"/></StgValue>
</operation>

<operation id="1295" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:926 %v9_58 = fmul i32 %v0_load_59, i32 %v1_load_59

]]></Node>
<StgValue><ssdm name="v9_58"/></StgValue>
</operation>

<operation id="1296" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="12">
<![CDATA[
.split4:928 %v1_load_60 = load i12 %v1_addr_60

]]></Node>
<StgValue><ssdm name="v1_load_60"/></StgValue>
</operation>

<operation id="1297" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:929 %v9_59 = fmul i32 %v0_load_60, i32 %v1_load_60

]]></Node>
<StgValue><ssdm name="v9_59"/></StgValue>
</operation>

<operation id="1298" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="12">
<![CDATA[
.split4:931 %v1_load_61 = load i12 %v1_addr_61

]]></Node>
<StgValue><ssdm name="v1_load_61"/></StgValue>
</operation>

<operation id="1299" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:932 %v9_60 = fmul i32 %v0_load_61, i32 %v1_load_61

]]></Node>
<StgValue><ssdm name="v9_60"/></StgValue>
</operation>

<operation id="1300" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="12">
<![CDATA[
.split4:934 %v1_load_62 = load i12 %v1_addr_62

]]></Node>
<StgValue><ssdm name="v1_load_62"/></StgValue>
</operation>

<operation id="1301" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="12">
<![CDATA[
.split4:937 %v1_load_63 = load i12 %v1_addr_63

]]></Node>
<StgValue><ssdm name="v1_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1302" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="12">
<![CDATA[
.split4:569 %v0_load_62 = load i12 %v0_addr_62

]]></Node>
<StgValue><ssdm name="v0_load_62"/></StgValue>
</operation>

<operation id="1303" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="12">
<![CDATA[
.split4:578 %v0_load_63 = load i12 %v0_addr_63

]]></Node>
<StgValue><ssdm name="v0_load_63"/></StgValue>
</operation>

<operation id="1304" st_id="33" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:777 %v11_9 = fadd i32 %v11_8, i32 %v9_9

]]></Node>
<StgValue><ssdm name="v11_9"/></StgValue>
</operation>

<operation id="1305" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:929 %v9_59 = fmul i32 %v0_load_60, i32 %v1_load_60

]]></Node>
<StgValue><ssdm name="v9_59"/></StgValue>
</operation>

<operation id="1306" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:932 %v9_60 = fmul i32 %v0_load_61, i32 %v1_load_61

]]></Node>
<StgValue><ssdm name="v9_60"/></StgValue>
</operation>

<operation id="1307" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="12">
<![CDATA[
.split4:934 %v1_load_62 = load i12 %v1_addr_62

]]></Node>
<StgValue><ssdm name="v1_load_62"/></StgValue>
</operation>

<operation id="1308" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:935 %v9_61 = fmul i32 %v0_load_62, i32 %v1_load_62

]]></Node>
<StgValue><ssdm name="v9_61"/></StgValue>
</operation>

<operation id="1309" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="12">
<![CDATA[
.split4:937 %v1_load_63 = load i12 %v1_addr_63

]]></Node>
<StgValue><ssdm name="v1_load_63"/></StgValue>
</operation>

<operation id="1310" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:938 %v9_62 = fmul i32 %v0_load_63, i32 %v1_load_63

]]></Node>
<StgValue><ssdm name="v9_62"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1311" st_id="34" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:780 %v11_s = fadd i32 %v11_9, i32 %v9_s

]]></Node>
<StgValue><ssdm name="v11_s"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:935 %v9_61 = fmul i32 %v0_load_62, i32 %v1_load_62

]]></Node>
<StgValue><ssdm name="v9_61"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:938 %v9_62 = fmul i32 %v0_load_63, i32 %v1_load_63

]]></Node>
<StgValue><ssdm name="v9_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1314" st_id="35" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:780 %v11_s = fadd i32 %v11_9, i32 %v9_s

]]></Node>
<StgValue><ssdm name="v11_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1315" st_id="36" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:780 %v11_s = fadd i32 %v11_9, i32 %v9_s

]]></Node>
<StgValue><ssdm name="v11_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1316" st_id="37" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:783 %v11_10 = fadd i32 %v11_s, i32 %v9_10

]]></Node>
<StgValue><ssdm name="v11_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1317" st_id="38" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:783 %v11_10 = fadd i32 %v11_s, i32 %v9_10

]]></Node>
<StgValue><ssdm name="v11_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1318" st_id="39" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:783 %v11_10 = fadd i32 %v11_s, i32 %v9_10

]]></Node>
<StgValue><ssdm name="v11_10"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1319" st_id="40" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:786 %v11_11 = fadd i32 %v11_10, i32 %v9_11

]]></Node>
<StgValue><ssdm name="v11_11"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1320" st_id="41" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:786 %v11_11 = fadd i32 %v11_10, i32 %v9_11

]]></Node>
<StgValue><ssdm name="v11_11"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1321" st_id="42" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:786 %v11_11 = fadd i32 %v11_10, i32 %v9_11

]]></Node>
<StgValue><ssdm name="v11_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1322" st_id="43" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:789 %v11_12 = fadd i32 %v11_11, i32 %v9_12

]]></Node>
<StgValue><ssdm name="v11_12"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1323" st_id="44" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:789 %v11_12 = fadd i32 %v11_11, i32 %v9_12

]]></Node>
<StgValue><ssdm name="v11_12"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1324" st_id="45" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:789 %v11_12 = fadd i32 %v11_11, i32 %v9_12

]]></Node>
<StgValue><ssdm name="v11_12"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1325" st_id="46" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:792 %v11_13 = fadd i32 %v11_12, i32 %v9_13

]]></Node>
<StgValue><ssdm name="v11_13"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1326" st_id="47" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:792 %v11_13 = fadd i32 %v11_12, i32 %v9_13

]]></Node>
<StgValue><ssdm name="v11_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1327" st_id="48" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:792 %v11_13 = fadd i32 %v11_12, i32 %v9_13

]]></Node>
<StgValue><ssdm name="v11_13"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1328" st_id="49" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:795 %v11_14 = fadd i32 %v11_13, i32 %v9_14

]]></Node>
<StgValue><ssdm name="v11_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1329" st_id="50" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:795 %v11_14 = fadd i32 %v11_13, i32 %v9_14

]]></Node>
<StgValue><ssdm name="v11_14"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1330" st_id="51" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:795 %v11_14 = fadd i32 %v11_13, i32 %v9_14

]]></Node>
<StgValue><ssdm name="v11_14"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1331" st_id="52" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:798 %v11_15 = fadd i32 %v11_14, i32 %v9_15

]]></Node>
<StgValue><ssdm name="v11_15"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1332" st_id="53" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:798 %v11_15 = fadd i32 %v11_14, i32 %v9_15

]]></Node>
<StgValue><ssdm name="v11_15"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1333" st_id="54" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:798 %v11_15 = fadd i32 %v11_14, i32 %v9_15

]]></Node>
<StgValue><ssdm name="v11_15"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1334" st_id="55" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:801 %v11_16 = fadd i32 %v11_15, i32 %v9_16

]]></Node>
<StgValue><ssdm name="v11_16"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1335" st_id="56" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:801 %v11_16 = fadd i32 %v11_15, i32 %v9_16

]]></Node>
<StgValue><ssdm name="v11_16"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1336" st_id="57" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:801 %v11_16 = fadd i32 %v11_15, i32 %v9_16

]]></Node>
<StgValue><ssdm name="v11_16"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1337" st_id="58" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:804 %v11_17 = fadd i32 %v11_16, i32 %v9_17

]]></Node>
<StgValue><ssdm name="v11_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1338" st_id="59" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:804 %v11_17 = fadd i32 %v11_16, i32 %v9_17

]]></Node>
<StgValue><ssdm name="v11_17"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1339" st_id="60" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:804 %v11_17 = fadd i32 %v11_16, i32 %v9_17

]]></Node>
<StgValue><ssdm name="v11_17"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1340" st_id="61" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:807 %v11_18 = fadd i32 %v11_17, i32 %v9_18

]]></Node>
<StgValue><ssdm name="v11_18"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1341" st_id="62" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:807 %v11_18 = fadd i32 %v11_17, i32 %v9_18

]]></Node>
<StgValue><ssdm name="v11_18"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1342" st_id="63" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:807 %v11_18 = fadd i32 %v11_17, i32 %v9_18

]]></Node>
<StgValue><ssdm name="v11_18"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1343" st_id="64" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:810 %v11_19 = fadd i32 %v11_18, i32 %v9_19

]]></Node>
<StgValue><ssdm name="v11_19"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1344" st_id="65" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:810 %v11_19 = fadd i32 %v11_18, i32 %v9_19

]]></Node>
<StgValue><ssdm name="v11_19"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1345" st_id="66" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:810 %v11_19 = fadd i32 %v11_18, i32 %v9_19

]]></Node>
<StgValue><ssdm name="v11_19"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1346" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:813 %v11_20 = fadd i32 %v11_19, i32 %v9_20

]]></Node>
<StgValue><ssdm name="v11_20"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1347" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:813 %v11_20 = fadd i32 %v11_19, i32 %v9_20

]]></Node>
<StgValue><ssdm name="v11_20"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1348" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:813 %v11_20 = fadd i32 %v11_19, i32 %v9_20

]]></Node>
<StgValue><ssdm name="v11_20"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1349" st_id="70" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:816 %v11_21 = fadd i32 %v11_20, i32 %v9_21

]]></Node>
<StgValue><ssdm name="v11_21"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1350" st_id="71" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:816 %v11_21 = fadd i32 %v11_20, i32 %v9_21

]]></Node>
<StgValue><ssdm name="v11_21"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1351" st_id="72" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:816 %v11_21 = fadd i32 %v11_20, i32 %v9_21

]]></Node>
<StgValue><ssdm name="v11_21"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1352" st_id="73" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:819 %v11_22 = fadd i32 %v11_21, i32 %v9_22

]]></Node>
<StgValue><ssdm name="v11_22"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1353" st_id="74" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:819 %v11_22 = fadd i32 %v11_21, i32 %v9_22

]]></Node>
<StgValue><ssdm name="v11_22"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1354" st_id="75" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:819 %v11_22 = fadd i32 %v11_21, i32 %v9_22

]]></Node>
<StgValue><ssdm name="v11_22"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1355" st_id="76" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:822 %v11_23 = fadd i32 %v11_22, i32 %v9_23

]]></Node>
<StgValue><ssdm name="v11_23"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1356" st_id="77" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:822 %v11_23 = fadd i32 %v11_22, i32 %v9_23

]]></Node>
<StgValue><ssdm name="v11_23"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1357" st_id="78" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:822 %v11_23 = fadd i32 %v11_22, i32 %v9_23

]]></Node>
<StgValue><ssdm name="v11_23"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1358" st_id="79" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:825 %v11_24 = fadd i32 %v11_23, i32 %v9_24

]]></Node>
<StgValue><ssdm name="v11_24"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1359" st_id="80" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:825 %v11_24 = fadd i32 %v11_23, i32 %v9_24

]]></Node>
<StgValue><ssdm name="v11_24"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1360" st_id="81" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:825 %v11_24 = fadd i32 %v11_23, i32 %v9_24

]]></Node>
<StgValue><ssdm name="v11_24"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1361" st_id="82" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:828 %v11_25 = fadd i32 %v11_24, i32 %v9_25

]]></Node>
<StgValue><ssdm name="v11_25"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1362" st_id="83" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:828 %v11_25 = fadd i32 %v11_24, i32 %v9_25

]]></Node>
<StgValue><ssdm name="v11_25"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1363" st_id="84" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:828 %v11_25 = fadd i32 %v11_24, i32 %v9_25

]]></Node>
<StgValue><ssdm name="v11_25"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1364" st_id="85" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:831 %v11_26 = fadd i32 %v11_25, i32 %v9_26

]]></Node>
<StgValue><ssdm name="v11_26"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1365" st_id="86" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:831 %v11_26 = fadd i32 %v11_25, i32 %v9_26

]]></Node>
<StgValue><ssdm name="v11_26"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1366" st_id="87" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:831 %v11_26 = fadd i32 %v11_25, i32 %v9_26

]]></Node>
<StgValue><ssdm name="v11_26"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1367" st_id="88" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:834 %v11_27 = fadd i32 %v11_26, i32 %v9_27

]]></Node>
<StgValue><ssdm name="v11_27"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1368" st_id="89" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:834 %v11_27 = fadd i32 %v11_26, i32 %v9_27

]]></Node>
<StgValue><ssdm name="v11_27"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1369" st_id="90" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:834 %v11_27 = fadd i32 %v11_26, i32 %v9_27

]]></Node>
<StgValue><ssdm name="v11_27"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1370" st_id="91" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:837 %v11_28 = fadd i32 %v11_27, i32 %v9_28

]]></Node>
<StgValue><ssdm name="v11_28"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1371" st_id="92" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:837 %v11_28 = fadd i32 %v11_27, i32 %v9_28

]]></Node>
<StgValue><ssdm name="v11_28"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1372" st_id="93" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:837 %v11_28 = fadd i32 %v11_27, i32 %v9_28

]]></Node>
<StgValue><ssdm name="v11_28"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1373" st_id="94" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:840 %v11_29 = fadd i32 %v11_28, i32 %v9_29

]]></Node>
<StgValue><ssdm name="v11_29"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1374" st_id="95" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:840 %v11_29 = fadd i32 %v11_28, i32 %v9_29

]]></Node>
<StgValue><ssdm name="v11_29"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1375" st_id="96" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:840 %v11_29 = fadd i32 %v11_28, i32 %v9_29

]]></Node>
<StgValue><ssdm name="v11_29"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1376" st_id="97" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:843 %v11_30 = fadd i32 %v11_29, i32 %v9_30

]]></Node>
<StgValue><ssdm name="v11_30"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1377" st_id="98" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:843 %v11_30 = fadd i32 %v11_29, i32 %v9_30

]]></Node>
<StgValue><ssdm name="v11_30"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1378" st_id="99" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:843 %v11_30 = fadd i32 %v11_29, i32 %v9_30

]]></Node>
<StgValue><ssdm name="v11_30"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1379" st_id="100" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:846 %v11_31 = fadd i32 %v11_30, i32 %v9_31

]]></Node>
<StgValue><ssdm name="v11_31"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1380" st_id="101" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:846 %v11_31 = fadd i32 %v11_30, i32 %v9_31

]]></Node>
<StgValue><ssdm name="v11_31"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1381" st_id="102" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:846 %v11_31 = fadd i32 %v11_30, i32 %v9_31

]]></Node>
<StgValue><ssdm name="v11_31"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1382" st_id="103" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:849 %v11_32 = fadd i32 %v11_31, i32 %v9_32

]]></Node>
<StgValue><ssdm name="v11_32"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1383" st_id="104" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:849 %v11_32 = fadd i32 %v11_31, i32 %v9_32

]]></Node>
<StgValue><ssdm name="v11_32"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1384" st_id="105" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:849 %v11_32 = fadd i32 %v11_31, i32 %v9_32

]]></Node>
<StgValue><ssdm name="v11_32"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1385" st_id="106" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:852 %v11_33 = fadd i32 %v11_32, i32 %v9_33

]]></Node>
<StgValue><ssdm name="v11_33"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1386" st_id="107" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:852 %v11_33 = fadd i32 %v11_32, i32 %v9_33

]]></Node>
<StgValue><ssdm name="v11_33"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1387" st_id="108" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:852 %v11_33 = fadd i32 %v11_32, i32 %v9_33

]]></Node>
<StgValue><ssdm name="v11_33"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1388" st_id="109" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:855 %v11_34 = fadd i32 %v11_33, i32 %v9_34

]]></Node>
<StgValue><ssdm name="v11_34"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1389" st_id="110" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:855 %v11_34 = fadd i32 %v11_33, i32 %v9_34

]]></Node>
<StgValue><ssdm name="v11_34"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1390" st_id="111" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:855 %v11_34 = fadd i32 %v11_33, i32 %v9_34

]]></Node>
<StgValue><ssdm name="v11_34"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1391" st_id="112" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:858 %v11_35 = fadd i32 %v11_34, i32 %v9_35

]]></Node>
<StgValue><ssdm name="v11_35"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1392" st_id="113" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:858 %v11_35 = fadd i32 %v11_34, i32 %v9_35

]]></Node>
<StgValue><ssdm name="v11_35"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="1393" st_id="114" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:858 %v11_35 = fadd i32 %v11_34, i32 %v9_35

]]></Node>
<StgValue><ssdm name="v11_35"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="1394" st_id="115" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:861 %v11_36 = fadd i32 %v11_35, i32 %v9_36

]]></Node>
<StgValue><ssdm name="v11_36"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="1395" st_id="116" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:861 %v11_36 = fadd i32 %v11_35, i32 %v9_36

]]></Node>
<StgValue><ssdm name="v11_36"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1396" st_id="117" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:861 %v11_36 = fadd i32 %v11_35, i32 %v9_36

]]></Node>
<StgValue><ssdm name="v11_36"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="1397" st_id="118" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:864 %v11_37 = fadd i32 %v11_36, i32 %v9_37

]]></Node>
<StgValue><ssdm name="v11_37"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="1398" st_id="119" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:864 %v11_37 = fadd i32 %v11_36, i32 %v9_37

]]></Node>
<StgValue><ssdm name="v11_37"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="1399" st_id="120" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:864 %v11_37 = fadd i32 %v11_36, i32 %v9_37

]]></Node>
<StgValue><ssdm name="v11_37"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1400" st_id="121" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:867 %v11_38 = fadd i32 %v11_37, i32 %v9_38

]]></Node>
<StgValue><ssdm name="v11_38"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1401" st_id="122" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:867 %v11_38 = fadd i32 %v11_37, i32 %v9_38

]]></Node>
<StgValue><ssdm name="v11_38"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1402" st_id="123" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:867 %v11_38 = fadd i32 %v11_37, i32 %v9_38

]]></Node>
<StgValue><ssdm name="v11_38"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1403" st_id="124" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:870 %v11_39 = fadd i32 %v11_38, i32 %v9_39

]]></Node>
<StgValue><ssdm name="v11_39"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1404" st_id="125" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:870 %v11_39 = fadd i32 %v11_38, i32 %v9_39

]]></Node>
<StgValue><ssdm name="v11_39"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1405" st_id="126" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:870 %v11_39 = fadd i32 %v11_38, i32 %v9_39

]]></Node>
<StgValue><ssdm name="v11_39"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1406" st_id="127" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:873 %v11_40 = fadd i32 %v11_39, i32 %v9_40

]]></Node>
<StgValue><ssdm name="v11_40"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1407" st_id="128" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:873 %v11_40 = fadd i32 %v11_39, i32 %v9_40

]]></Node>
<StgValue><ssdm name="v11_40"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1408" st_id="129" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:873 %v11_40 = fadd i32 %v11_39, i32 %v9_40

]]></Node>
<StgValue><ssdm name="v11_40"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1409" st_id="130" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:876 %v11_41 = fadd i32 %v11_40, i32 %v9_41

]]></Node>
<StgValue><ssdm name="v11_41"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1410" st_id="131" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:876 %v11_41 = fadd i32 %v11_40, i32 %v9_41

]]></Node>
<StgValue><ssdm name="v11_41"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1411" st_id="132" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:876 %v11_41 = fadd i32 %v11_40, i32 %v9_41

]]></Node>
<StgValue><ssdm name="v11_41"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1412" st_id="133" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:879 %v11_42 = fadd i32 %v11_41, i32 %v9_42

]]></Node>
<StgValue><ssdm name="v11_42"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1413" st_id="134" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:879 %v11_42 = fadd i32 %v11_41, i32 %v9_42

]]></Node>
<StgValue><ssdm name="v11_42"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1414" st_id="135" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:879 %v11_42 = fadd i32 %v11_41, i32 %v9_42

]]></Node>
<StgValue><ssdm name="v11_42"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1415" st_id="136" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:882 %v11_43 = fadd i32 %v11_42, i32 %v9_43

]]></Node>
<StgValue><ssdm name="v11_43"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1416" st_id="137" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:882 %v11_43 = fadd i32 %v11_42, i32 %v9_43

]]></Node>
<StgValue><ssdm name="v11_43"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1417" st_id="138" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:882 %v11_43 = fadd i32 %v11_42, i32 %v9_43

]]></Node>
<StgValue><ssdm name="v11_43"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1418" st_id="139" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:885 %v11_44 = fadd i32 %v11_43, i32 %v9_44

]]></Node>
<StgValue><ssdm name="v11_44"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1419" st_id="140" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:885 %v11_44 = fadd i32 %v11_43, i32 %v9_44

]]></Node>
<StgValue><ssdm name="v11_44"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="1420" st_id="141" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:885 %v11_44 = fadd i32 %v11_43, i32 %v9_44

]]></Node>
<StgValue><ssdm name="v11_44"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="1421" st_id="142" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:888 %v11_45 = fadd i32 %v11_44, i32 %v9_45

]]></Node>
<StgValue><ssdm name="v11_45"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="1422" st_id="143" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:888 %v11_45 = fadd i32 %v11_44, i32 %v9_45

]]></Node>
<StgValue><ssdm name="v11_45"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1423" st_id="144" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:888 %v11_45 = fadd i32 %v11_44, i32 %v9_45

]]></Node>
<StgValue><ssdm name="v11_45"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1424" st_id="145" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:891 %v11_46 = fadd i32 %v11_45, i32 %v9_46

]]></Node>
<StgValue><ssdm name="v11_46"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1425" st_id="146" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:891 %v11_46 = fadd i32 %v11_45, i32 %v9_46

]]></Node>
<StgValue><ssdm name="v11_46"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1426" st_id="147" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:891 %v11_46 = fadd i32 %v11_45, i32 %v9_46

]]></Node>
<StgValue><ssdm name="v11_46"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="1427" st_id="148" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:894 %v11_47 = fadd i32 %v11_46, i32 %v9_47

]]></Node>
<StgValue><ssdm name="v11_47"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="1428" st_id="149" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:894 %v11_47 = fadd i32 %v11_46, i32 %v9_47

]]></Node>
<StgValue><ssdm name="v11_47"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="1429" st_id="150" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:894 %v11_47 = fadd i32 %v11_46, i32 %v9_47

]]></Node>
<StgValue><ssdm name="v11_47"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="1430" st_id="151" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:897 %v11_48 = fadd i32 %v11_47, i32 %v9_48

]]></Node>
<StgValue><ssdm name="v11_48"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="1431" st_id="152" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:897 %v11_48 = fadd i32 %v11_47, i32 %v9_48

]]></Node>
<StgValue><ssdm name="v11_48"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="1432" st_id="153" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:897 %v11_48 = fadd i32 %v11_47, i32 %v9_48

]]></Node>
<StgValue><ssdm name="v11_48"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="1433" st_id="154" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:900 %v11_49 = fadd i32 %v11_48, i32 %v9_49

]]></Node>
<StgValue><ssdm name="v11_49"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="1434" st_id="155" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:900 %v11_49 = fadd i32 %v11_48, i32 %v9_49

]]></Node>
<StgValue><ssdm name="v11_49"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="1435" st_id="156" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:900 %v11_49 = fadd i32 %v11_48, i32 %v9_49

]]></Node>
<StgValue><ssdm name="v11_49"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="1436" st_id="157" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:903 %v11_50 = fadd i32 %v11_49, i32 %v9_50

]]></Node>
<StgValue><ssdm name="v11_50"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="1437" st_id="158" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:903 %v11_50 = fadd i32 %v11_49, i32 %v9_50

]]></Node>
<StgValue><ssdm name="v11_50"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="1438" st_id="159" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:903 %v11_50 = fadd i32 %v11_49, i32 %v9_50

]]></Node>
<StgValue><ssdm name="v11_50"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="1439" st_id="160" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:906 %v11_51 = fadd i32 %v11_50, i32 %v9_51

]]></Node>
<StgValue><ssdm name="v11_51"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="1440" st_id="161" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:906 %v11_51 = fadd i32 %v11_50, i32 %v9_51

]]></Node>
<StgValue><ssdm name="v11_51"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="1441" st_id="162" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:906 %v11_51 = fadd i32 %v11_50, i32 %v9_51

]]></Node>
<StgValue><ssdm name="v11_51"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="1442" st_id="163" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:909 %v11_52 = fadd i32 %v11_51, i32 %v9_52

]]></Node>
<StgValue><ssdm name="v11_52"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="1443" st_id="164" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:909 %v11_52 = fadd i32 %v11_51, i32 %v9_52

]]></Node>
<StgValue><ssdm name="v11_52"/></StgValue>
</operation>

<operation id="1482" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0">
<![CDATA[
:0 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="1444" st_id="165" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:909 %v11_52 = fadd i32 %v11_51, i32 %v9_52

]]></Node>
<StgValue><ssdm name="v11_52"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="1445" st_id="166" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:912 %v11_53 = fadd i32 %v11_52, i32 %v9_53

]]></Node>
<StgValue><ssdm name="v11_53"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="1446" st_id="167" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:912 %v11_53 = fadd i32 %v11_52, i32 %v9_53

]]></Node>
<StgValue><ssdm name="v11_53"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="1447" st_id="168" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:912 %v11_53 = fadd i32 %v11_52, i32 %v9_53

]]></Node>
<StgValue><ssdm name="v11_53"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="1448" st_id="169" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:915 %v11_54 = fadd i32 %v11_53, i32 %v9_54

]]></Node>
<StgValue><ssdm name="v11_54"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="1449" st_id="170" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:915 %v11_54 = fadd i32 %v11_53, i32 %v9_54

]]></Node>
<StgValue><ssdm name="v11_54"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="1450" st_id="171" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:915 %v11_54 = fadd i32 %v11_53, i32 %v9_54

]]></Node>
<StgValue><ssdm name="v11_54"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="1451" st_id="172" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:918 %v11_55 = fadd i32 %v11_54, i32 %v9_55

]]></Node>
<StgValue><ssdm name="v11_55"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="1452" st_id="173" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:918 %v11_55 = fadd i32 %v11_54, i32 %v9_55

]]></Node>
<StgValue><ssdm name="v11_55"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="1453" st_id="174" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:918 %v11_55 = fadd i32 %v11_54, i32 %v9_55

]]></Node>
<StgValue><ssdm name="v11_55"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="1454" st_id="175" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:921 %v11_56 = fadd i32 %v11_55, i32 %v9_56

]]></Node>
<StgValue><ssdm name="v11_56"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="1455" st_id="176" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:921 %v11_56 = fadd i32 %v11_55, i32 %v9_56

]]></Node>
<StgValue><ssdm name="v11_56"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="1456" st_id="177" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:921 %v11_56 = fadd i32 %v11_55, i32 %v9_56

]]></Node>
<StgValue><ssdm name="v11_56"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="1457" st_id="178" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:924 %v11_57 = fadd i32 %v11_56, i32 %v9_57

]]></Node>
<StgValue><ssdm name="v11_57"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="1458" st_id="179" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:924 %v11_57 = fadd i32 %v11_56, i32 %v9_57

]]></Node>
<StgValue><ssdm name="v11_57"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="1459" st_id="180" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:924 %v11_57 = fadd i32 %v11_56, i32 %v9_57

]]></Node>
<StgValue><ssdm name="v11_57"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="1460" st_id="181" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:927 %v11_58 = fadd i32 %v11_57, i32 %v9_58

]]></Node>
<StgValue><ssdm name="v11_58"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="1461" st_id="182" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:927 %v11_58 = fadd i32 %v11_57, i32 %v9_58

]]></Node>
<StgValue><ssdm name="v11_58"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="1462" st_id="183" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:927 %v11_58 = fadd i32 %v11_57, i32 %v9_58

]]></Node>
<StgValue><ssdm name="v11_58"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="1463" st_id="184" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:930 %v11_59 = fadd i32 %v11_58, i32 %v9_59

]]></Node>
<StgValue><ssdm name="v11_59"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="1464" st_id="185" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:930 %v11_59 = fadd i32 %v11_58, i32 %v9_59

]]></Node>
<StgValue><ssdm name="v11_59"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="1465" st_id="186" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:930 %v11_59 = fadd i32 %v11_58, i32 %v9_59

]]></Node>
<StgValue><ssdm name="v11_59"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="1466" st_id="187" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:933 %v11_60 = fadd i32 %v11_59, i32 %v9_60

]]></Node>
<StgValue><ssdm name="v11_60"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="1467" st_id="188" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:933 %v11_60 = fadd i32 %v11_59, i32 %v9_60

]]></Node>
<StgValue><ssdm name="v11_60"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="1468" st_id="189" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:933 %v11_60 = fadd i32 %v11_59, i32 %v9_60

]]></Node>
<StgValue><ssdm name="v11_60"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="1469" st_id="190" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:936 %v11_61 = fadd i32 %v11_60, i32 %v9_61

]]></Node>
<StgValue><ssdm name="v11_61"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="1470" st_id="191" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:936 %v11_61 = fadd i32 %v11_60, i32 %v9_61

]]></Node>
<StgValue><ssdm name="v11_61"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="1471" st_id="192" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:936 %v11_61 = fadd i32 %v11_60, i32 %v9_61

]]></Node>
<StgValue><ssdm name="v11_61"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="1472" st_id="193" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:939 %v11_62 = fadd i32 %v11_61, i32 %v9_62

]]></Node>
<StgValue><ssdm name="v11_62"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="1473" st_id="194" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:939 %v11_62 = fadd i32 %v11_61, i32 %v9_62

]]></Node>
<StgValue><ssdm name="v11_62"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="1474" st_id="195" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:939 %v11_62 = fadd i32 %v11_61, i32 %v9_62

]]></Node>
<StgValue><ssdm name="v11_62"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="1475" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_0_i_l_S_j_0_j_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1477" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:579 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1478" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:747 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="1479" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32">
<![CDATA[
.split4:940 %bitcast_ln174 = bitcast i32 %v11_62

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="1480" st_id="196" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:941 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %v431, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="1481" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
.split4:946 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
