Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 23:07:32 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : ejemplo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Optimized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               24          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.506       -2.025                      4                   48        0.152        0.000                      0                   48        1.700        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.200}        4.400           227.273         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.506       -2.025                      4                   48        0.152        0.000                      0                   48        1.700        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.506ns,  Total Violation       -2.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 rC_X_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.152ns (44.815%)  route 2.650ns (55.185%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rC_X_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rC_X_reg[5]/Q
                         net (fo=5, unplaced)         0.993     4.436    rC_X[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  Y[6]_i_27/O
                         net (fo=1, unplaced)         0.449     5.180    Y[6]_i_27_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  Y[6]_i_14/O
                         net (fo=1, unplaced)         0.000     5.304    Y[6]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.882 r  Y_reg[6]_i_3/O[2]
                         net (fo=4, unplaced)         0.759     6.641    Y_reg[6]_i_3_n_5
                         LUT4 (Prop_lut4_I0_O)        0.301     6.942 r  Y[7]_i_4/O
                         net (fo=1, unplaced)         0.449     7.391    Y[7]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  Y[7]_i_2/O
                         net (fo=1, unplaced)         0.000     7.515    Y[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.767 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.767    Y0[7]
                         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    Y_reg[7]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 rA_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.152ns (44.815%)  route 2.650ns (55.185%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rA_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rA_reg[5]__0/Q
                         net (fo=5, unplaced)         0.993     4.436    rA_reg[5]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  rC[6]_i_27/O
                         net (fo=1, unplaced)         0.449     5.180    rC[6]_i_27_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  rC[6]_i_14/O
                         net (fo=1, unplaced)         0.000     5.304    rC[6]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.882 r  rC_reg[6]_i_3/O[2]
                         net (fo=4, unplaced)         0.759     6.641    rC_reg[6]_i_3_n_5
                         LUT4 (Prop_lut4_I0_O)        0.301     6.942 r  rC[7]_i_4/O
                         net (fo=1, unplaced)         0.449     7.391    rC[7]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  rC[7]_i_2/O
                         net (fo=1, unplaced)         0.000     7.515    rC[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.767 r  rC_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.767    rC0[7]
                         FDRE                                         r  rC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rC_reg[7]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rC_reg[7]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 rB_reg[5]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.152ns (44.815%)  route 2.650ns (55.185%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[5]__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rB_reg[5]__1/Q
                         net (fo=5, unplaced)         0.993     4.436    rB[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  rD[6]_i_27/O
                         net (fo=1, unplaced)         0.449     5.180    rD[6]_i_27_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  rD[6]_i_14/O
                         net (fo=1, unplaced)         0.000     5.304    rD[6]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.882 r  rD_reg[6]_i_3/O[2]
                         net (fo=4, unplaced)         0.759     6.641    rD_reg[6]_i_3_n_5
                         LUT4 (Prop_lut4_I0_O)        0.301     6.942 r  rD[7]_i_4/O
                         net (fo=1, unplaced)         0.449     7.391    rD[7]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  rD[7]_i_2/O
                         net (fo=1, unplaced)         0.000     7.515    rD[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.767 r  rD_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.767    rD0[7]
                         FDRE                                         r  rD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rD_reg[7]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rD_reg[7]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 rD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.152ns (44.815%)  route 2.650ns (55.185%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rD_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rD_reg[5]/Q
                         net (fo=5, unplaced)         0.993     4.436    rD[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  rE[6]_i_27/O
                         net (fo=1, unplaced)         0.449     5.180    rE[6]_i_27_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  rE[6]_i_14/O
                         net (fo=1, unplaced)         0.000     5.304    rE[6]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.882 r  rE_reg[6]_i_3/O[2]
                         net (fo=4, unplaced)         0.759     6.641    rE_reg[6]_i_3_n_5
                         LUT4 (Prop_lut4_I0_O)        0.301     6.942 r  rE[7]_i_4/O
                         net (fo=1, unplaced)         0.449     7.391    rE[7]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  rE[7]_i_2/O
                         net (fo=1, unplaced)         0.000     7.515    rE[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.767 r  rE_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.767    rE0[7]
                         FDRE                                         r  rE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rE_reg[7]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rE_reg[7]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 rC_X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 2.151ns (51.546%)  route 2.022ns (48.454%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rC_X_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rC_X_reg[3]/Q
                         net (fo=12, unplaced)        1.013     4.456    rC_X[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.751 r  Y[2]_i_2/O
                         net (fo=1, unplaced)         0.473     5.224    Y[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.620 r  Y_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.620    Y_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  Y_reg[6]_i_3/O[1]
                         net (fo=2, unplaced)         0.536     6.493    Y_reg[6]_i_3_n_6
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.645     7.138 r  Y_reg[6]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.138    Y0[6]
                         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    Y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 2.151ns (51.546%)  route 2.022ns (48.454%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rA_reg[3]__0/Q
                         net (fo=12, unplaced)        1.013     4.456    rA_reg[3]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.751 r  rC[2]_i_2/O
                         net (fo=1, unplaced)         0.473     5.224    rC[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.620 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.620    rC_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  rC_reg[6]_i_3/O[1]
                         net (fo=2, unplaced)         0.536     6.493    rC_reg[6]_i_3_n_6
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.645     7.138 r  rC_reg[6]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.138    rC0[6]
                         FDRE                                         r  rC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rC_reg[6]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rC_reg[6]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 rB_reg[3]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 2.151ns (51.546%)  route 2.022ns (48.454%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[3]__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rB_reg[3]__1/Q
                         net (fo=12, unplaced)        1.013     4.456    rB[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.751 r  rD[2]_i_2/O
                         net (fo=1, unplaced)         0.473     5.224    rD[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.620 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.620    rD_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  rD_reg[6]_i_3/O[1]
                         net (fo=2, unplaced)         0.536     6.493    rD_reg[6]_i_3_n_6
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.645     7.138 r  rD_reg[6]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.138    rD0[6]
                         FDRE                                         r  rD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rD_reg[6]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rD_reg[6]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 rD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 2.151ns (51.546%)  route 2.022ns (48.454%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rD_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rD_reg[3]/Q
                         net (fo=12, unplaced)        1.013     4.456    rD[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.751 r  rE[2]_i_2/O
                         net (fo=1, unplaced)         0.473     5.224    rE[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.620 r  rE_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.620    rE_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  rE_reg[6]_i_3/O[1]
                         net (fo=2, unplaced)         0.536     6.493    rE_reg[6]_i_3_n_6
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.645     7.138 r  rE_reg[6]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.138    rE0[6]
                         FDRE                                         r  rE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rE_reg[6]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rE_reg[6]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 rC_X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.274ns (55.708%)  route 1.808ns (44.292%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rC_X_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rC_X_reg[3]/Q
                         net (fo=12, unplaced)        1.013     4.456    rC_X[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.751 r  Y[2]_i_2/O
                         net (fo=1, unplaced)         0.473     5.224    Y[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.620 r  Y_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.620    Y_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.852 r  Y_reg[6]_i_3/O[0]
                         net (fo=2, unplaced)         0.322     6.174    Y_reg[6]_i_3_n_7
                         LUT2 (Prop_lut2_I0_O)        0.295     6.469 r  Y[6]_i_6/O
                         net (fo=1, unplaced)         0.000     6.469    Y[6]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.047 r  Y_reg[6]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.047    Y0[5]
                         FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[5]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    Y_reg[5]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (sys_clk_pin rise@4.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.274ns (55.708%)  route 1.808ns (44.292%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.104 - 4.400 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  rA_reg[3]__0/Q
                         net (fo=12, unplaced)        1.013     4.456    rA_reg[3]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.751 r  rC[2]_i_2/O
                         net (fo=1, unplaced)         0.473     5.224    rC[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.620 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.620    rC_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.852 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, unplaced)         0.322     6.174    rC_reg[6]_i_3_n_7
                         LUT2 (Prop_lut2_I0_O)        0.295     6.469 r  rC[6]_i_6/O
                         net (fo=1, unplaced)         0.000     6.469    rC[6]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.047 r  rC_reg[6]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.047    rC0[5]
                         FDRE                                         r  rC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.400     4.400 r  
    E3                                                0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.811 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     6.574    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     6.665 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     7.104    clk_IBUF_BUFG
                         FDRE                                         r  rC_reg[5]/C
                         clock pessimism              0.116     7.220    
                         clock uncertainty           -0.035     7.184    
                         FDRE (Setup_fdre_C_D)        0.076     7.260    rC_reg[5]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[0]
                         FDRE                                         r  rB_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[1]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[1]
                         FDRE                                         r  rB_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[1]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[2]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[2]
                         FDRE                                         r  rB_X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[2]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[3]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[3]
                         FDRE                                         r  rB_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[3]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[4]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[4]
                         FDRE                                         r  rB_X_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[4]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[5]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[5]
                         FDRE                                         r  rB_X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[5]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[6]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[6]
                         FDRE                                         r  rB_X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[6]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rB_X_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rB_reg[7]/Q
                         net (fo=1, unplaced)         0.141     1.016    rB_reg_n_0_[7]
                         FDRE                                         r  rB_X_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_X_reg[7]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rB_X_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rC_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rC_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rC_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.016    rC[0]
                         FDRE                                         r  rC_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rC_X_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rC_X_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rC_X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  rC_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  rC_reg[1]/Q
                         net (fo=1, unplaced)         0.141     1.016    rC[1]
                         FDRE                                         r  rC_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rC_X_reg[1]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    rC_X_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.200 }
Period(ns):         4.400
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.400       2.245                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                Y_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                rA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                Y_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.007ns  (logic 4.204ns (83.966%)  route 0.803ns (16.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[6]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         3.726     7.972 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.972    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.007ns  (logic 4.204ns (83.965%)  route 0.803ns (16.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[5]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.726     7.972 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.972    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.004ns  (logic 4.202ns (83.957%)  route 0.803ns (16.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[1]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.724     7.969 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.969    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.004ns  (logic 4.201ns (83.955%)  route 0.803ns (16.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[4]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.723     7.968 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.968    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.004ns  (logic 4.201ns (83.954%)  route 0.803ns (16.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[3]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.723     7.968 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.968    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.002ns  (logic 4.200ns (83.950%)  route 0.803ns (16.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[2]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.722     7.967 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.967    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.999ns  (logic 4.197ns (83.941%)  route 0.803ns (16.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[7]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.719     7.964 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.964    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 4.169ns (83.853%)  route 0.803ns (16.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.584     2.965    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  Y_reg[0]/Q
                         net (fo=1, unplaced)         0.803     4.246    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.691     7.937 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.937    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.421ns (80.769%)  route 0.338ns (19.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[0]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.274     2.488 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.488    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.448ns (81.059%)  route 0.338ns (18.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[7]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.301     2.515 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.515    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.451ns (81.090%)  route 0.338ns (18.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[2]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.304     2.518 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.518    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.452ns (81.102%)  route 0.338ns (18.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[3]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.305     2.519 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.519    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.452ns (81.103%)  route 0.338ns (18.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[4]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.305     2.519 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.519    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.453ns (81.112%)  route 0.338ns (18.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[1]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.306     2.520 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.520    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.456ns (81.137%)  route 0.338ns (18.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[5]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.309     2.522 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.522    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.456ns (81.139%)  route 0.338ns (18.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.114     0.728    clk_IBUF_BUFG
                         FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  Y_reg[6]/Q
                         net (fo=1, unplaced)         0.338     1.213    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         1.309     2.522 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.522    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            rB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.327ns  (logic 1.524ns (65.498%)  route 0.803ns (34.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  B_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.803     2.327    B_IBUF[7]
                         FDRE                                         r  rB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[7]/C

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            rB_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.327ns  (logic 1.524ns (65.498%)  route 0.803ns (34.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  B_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.803     2.327    B_IBUF[7]
                         FDRE                                         r  rB_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[7]__0/C

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            rB_reg[7]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.327ns  (logic 1.524ns (65.498%)  route 0.803ns (34.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  B_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.803     2.327    B_IBUF[7]
                         FDRE                                         r  rB_reg[7]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[7]__1/C

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            rB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 1.523ns (65.487%)  route 0.803ns (34.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  B_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.803     2.326    B_IBUF[5]
                         FDRE                                         r  rB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[5]/C

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            rB_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 1.523ns (65.487%)  route 0.803ns (34.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  B_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.803     2.326    B_IBUF[5]
                         FDRE                                         r  rB_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[5]__0/C

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            rB_reg[5]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 1.523ns (65.487%)  route 0.803ns (34.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  B_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.803     2.326    B_IBUF[5]
                         FDRE                                         r  rB_reg[5]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[5]__1/C

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            rB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.313ns  (logic 1.510ns (65.286%)  route 0.803ns (34.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  B_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.803     2.313    B_IBUF[6]
                         FDRE                                         r  rB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[6]/C

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            rB_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.313ns  (logic 1.510ns (65.286%)  route 0.803ns (34.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  B_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.803     2.313    B_IBUF[6]
                         FDRE                                         r  rB_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[6]__0/C

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            rB_reg[6]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.313ns  (logic 1.510ns (65.286%)  route 0.803ns (34.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  B_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.803     2.313    B_IBUF[6]
                         FDRE                                         r  rB_reg[6]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[6]__1/C

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            rA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 1.508ns (65.256%)  route 0.803ns (34.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  A_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.803     2.311    A_IBUF[7]
                         FDRE                                         r  rA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.439     2.704    clk_IBUF_BUFG
                         FDRE                                         r  rA_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.196ns (36.653%)  route 0.338ns (63.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  B_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.338     0.534    B_IBUF[1]
                         FDRE                                         r  rB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[1]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.196ns (36.653%)  route 0.338ns (63.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  B_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.338     0.534    B_IBUF[1]
                         FDRE                                         r  rB_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[1]__0/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.196ns (36.653%)  route 0.338ns (63.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  B_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.338     0.534    B_IBUF[1]
                         FDRE                                         r  rB_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[1]__1/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.211ns (38.374%)  route 0.338ns (61.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  B_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.338     0.549    B_IBUF[0]
                         FDRE                                         r  rB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[0]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.211ns (38.374%)  route 0.338ns (61.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  B_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.338     0.549    B_IBUF[0]
                         FDRE                                         r  rB_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[0]__0/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.211ns (38.374%)  route 0.338ns (61.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  B_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.338     0.549    B_IBUF[0]
                         FDRE                                         r  rB_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[0]__1/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.235ns (40.937%)  route 0.338ns (59.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.338     0.573    B_IBUF[4]
                         FDRE                                         r  rB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[4]/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.235ns (40.937%)  route 0.338ns (59.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.338     0.573    B_IBUF[4]
                         FDRE                                         r  rB_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[4]__0/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.235ns (40.937%)  route 0.338ns (59.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.338     0.573    B_IBUF[4]
                         FDRE                                         r  rB_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rB_reg[4]__1/C

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            rA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (41.996%)  route 0.338ns (58.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.583    A_IBUF[3]
                         FDRE                                         r  rA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, unplaced)        0.259     1.082    clk_IBUF_BUFG
                         FDRE                                         r  rA_reg[3]/C





