<div id="pf86" class="pf w0 h0" data-page-no="86"><div class="pc pc86 w0 h0"><img class="bi x13 y1654 w2 he2" alt="" src="bg86.png"/><div class="t m0 x13 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>10.<span class="_ _22"> </span>EXTERNAL<span class="_ _2"> </span>INTERRUPTS</div><div class="t m0 x13 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _1"></span>ector<span class="_ _2"> </span>table<span class="_ _2"> </span>con<span class="_ _1"></span>tains<span class="_ _2"> </span>a<span class="_ _2"> </span>32-bit<span class="_ _2"> </span>(four-b<span class="_ _1"></span>yte)<span class="_ _2"> </span>address.</div><div class="t m0 x7d h7 y1655 ff7 fs4 fc0 sc0 ls0 ws0">Algorithm<span class="_ _d"> </span>6: <span class="ff3">Adapting<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _5"> </span>instructions<span class="_ _2"> </span>execution<span class="_ _2"> </span>cycle<span class="_ _2"> </span>to<span class="_ _5"> </span>automati-</span></div><div class="t m0 x7d h7 y1656 ff3 fs4 fc0 sc0 ls0 ws0">cally<span class="_ _2"> </span>in<span class="_ _1"></span>v<span class="_ _1"></span>ok<span class="_ _1"></span>e<span class="_ _2"> </span>the<span class="_ _2"> </span>prop<span class="_ _4"></span>er<span class="_ _5"> </span>ISR.</div><div class="t m0 x32 h7 y1657 ff18 fs7 fc0 sc0 ls0 ws0">1<span class="_ _f"> </span><span class="ff7 fs4">while<span class="_ _2"> </span><span class="ff8">T<span class="_ _8"></span>rue<span class="_ _a"> </span><span class="ff7">do</span></span></span></div><div class="t m0 x20 h7 y1658 ff18 fs7 fc0 sc0 ls0 ws0">2<span class="_ _39"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Chec<span class="_ _1"></span>k<span class="_ _2"> </span>for<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts</span></div><div class="t m0 x20 h7 y1659 ff18 fs7 fc0 sc0 ls0 ws0">3<span class="_ _39"> </span><span class="ff7 fs4">if<span class="_ _3"> </span><span class="ff8">(<span class="ff5">interrupt<span class="_ _a"> </span>pin<span class="_ _d"> </span></span>=<span class="_ _d"> </span>‘1’)<span class="_ _d"> </span></span>and<span class="_ _2"> </span><span class="ff8">(<span class="ff5">interrupts<span class="_ _a"> </span>enabled<span class="_ _d"> </span></span>=<span class="_ _d"> </span>‘1’)<span class="_ _d"> </span></span>then</span></div><div class="t m0 x20 h7 y165a ff18 fs7 fc0 sc0 ls0 ws0">4<span class="_ _ca"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Sa<span class="_ _1"></span>v<span class="_ _1"></span>e<span class="_ _2"> </span>the<span class="_ _2"> </span>previous<span class="_ _2"> </span>PC</span></div><div class="t m0 x20 h7 y165b ff18 fs7 fc0 sc0 ls0 ws0">5<span class="_ _ca"> </span><span class="ff5 fs4">SAVED<span class="_ _d"> </span>PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>PC<span class="_ _2"> </span><span class="ff3">;</span></span></div><div class="t m0 x20 h7 y165c ff18 fs7 fc0 sc0 ls0 ws0">6<span class="_ _ca"> </span><span class="ff3 fs4">// Retrieve the<span class="_ _5"> </span>ISR<span class="_ _5"> </span>address<span class="_ _5"> </span>from the<span class="_ _5"> </span>interrupt vector table and<span class="_ _5"> </span>set<span class="_ _5"> </span>PC</span></div><div class="t m0 x20 h7 y165d ff18 fs7 fc0 sc0 ls0 ws0">7<span class="_ _ca"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>INT<span class="_ _d"> </span>TABLE<span class="_ _a"> </span>BASE<span class="_ _2"> </span><span class="ff3">+<span class="_ _2"> </span></span>INTERRUPT<span class="_ _d"> </span>ID<span class="_ _2"> </span><span class="ff4">×<span class="_ _2"> </span><span class="ff3">4];</span></span></span></div><div class="t m0 x20 h7 y165e ff18 fs7 fc0 sc0 ls0 ws0">8<span class="_ _ca"> </span><span class="ff5 fs4">interrupts<span class="_ _d"> </span>enabled<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">‘0’<span class="_ _2"> </span>;</span></span></span></div><div class="t m0 x20 h7 y165f ff18 fs7 fc0 sc0 ls0 ws0">9<span class="_ _39"> </span><span class="ff7 fs4">end</span></div><div class="t m0 xb8 h7 y1660 ff18 fs7 fc0 sc0 ls0 ws0">10<span class="_ _39"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>F<span class="_ _7"></span>etc<span class="_ _1"></span>h<span class="_ _2"> </span>instruction<span class="_ _2"> </span>and<span class="_ _2"> </span>up<span class="_ _4"></span>date<span class="_ _5"> </span>PC</span></div><div class="t m0 xb8 h7 y1661 ff18 fs7 fc0 sc0 ls0 ws0">11<span class="_ _39"> </span><span class="ff5 fs4">IR<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>PC<span class="ff3">]<span class="_ _2"> </span>;</span></span></div><div class="t m0 xb8 h7 y1662 ff18 fs7 fc0 sc0 ls0 ws0">12<span class="_ _39"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>PC<span class="ff3">+4;</span></span></div><div class="t m0 xb8 h7 y1663 ff18 fs7 fc0 sc0 ls0 ws0">13<span class="_ _39"> </span><span class="ff3 fs4">ExecuteInstruction(<span class="ff5">IR</span>);</span></div><div class="t m0 x13 h7 y1664 ff18 fs7 fc0 sc0 ls0 ws0">14<span class="_ _f"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x14 h7 y1665 ff3 fs4 fc0 sc0 ls0 ws0">On<span class="_ _2"> </span>p<span class="_ _4"></span>o<span class="_ _8"></span>wer-up,<span class="_ _2"> </span>b<span class="_ _4"></span>efore<span class="_ _2"> </span>enabling<span class="_ _2"> </span>interrupts,<span class="_ _2"> </span>the<span class="_ _2"> </span>b<span class="_ _4"></span>oot<span class="_ _d"> </span>softw<span class="_ _8"></span>are<span class="_ _2"> </span>must<span class="_ _2"> </span>write<span class="_ _2"> </span>the<span class="_ _d"> </span>in<span class="_ _1"></span>ter-</div><div class="t m0 x13 h7 y1666 ff3 fs4 fc0 sc0 ls0 ws0">rupt<span class="_ _5"> </span>vector table<span class="_ _2"> </span>on<span class="_ _5"> </span>main<span class="_ _2"> </span>memory<span class="_ _5"> </span>and<span class="_ _5"> </span>set<span class="_ _2"> </span>the<span class="_ _5"> </span><span class="ff5">INT<span class="_ _a"> </span>TABLE<span class="_ _d"> </span>BASE<span class="_ _2"> </span></span>register<span class="_ _5"> </span>with<span class="_ _5"> </span>its<span class="_ _2"> </span>base</div><div class="t m0 x13 h7 y1667 ff3 fs4 fc0 sc0 ls0 ws0">address.</div><div class="t m0 x14 h7 y1668 ff3 fs4 fc0 sc0 ls0 ws0">This<span class="_ _3"> </span>approach’s<span class="_ _a"> </span>main<span class="_ _c"> </span>adv<span class="_ _8"></span>antage<span class="_ _a"> </span>is<span class="_ _c"> </span>the<span class="_ _3"> </span>p<span class="_ _4"></span>erformance<span class="_ _3"> </span>since<span class="_ _3"> </span>the<span class="_ _3"> </span>CPU<span class="_ _c"> </span>directly<span class="_ _3"> </span>in-</div><div class="t m0 x13 h7 y1669 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _1"></span>ok<span class="_ _1"></span>es<span class="_ _5"> </span>the<span class="_ _2"> </span>proper<span class="_ _2"> </span>ISR<span class="_ _5"> </span>up<span class="_ _4"></span>on<span class="_ _5"> </span>an<span class="_ _2"> </span>in<span class="_ _8"></span>terrupt.<span class="_ _c"> </span>How<span class="_ _8"></span>ever,<span class="_ _5"> </span>the<span class="_ _5"> </span>CPU<span class="_ _2"> </span>hardw<span class="_ _1"></span>are<span class="_ _5"> </span>design<span class="_ _5"> </span>usually</div><div class="t m0 x13 h7 y166a ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _4"></span>ecomes<span class="_ _5"> </span>more<span class="_ _2"> </span>complicated.</div><div class="t m0 x13 hd y166b ff6 fs3 fc0 sc0 ls0 ws0">10.3<span class="_ _36"> </span>In<span class="_ _8"></span>terrupts<span class="_ _e"> </span>on<span class="_ _1f"> </span>R<span class="_ _a6"></span>V32I</div><div class="t m0 x13 h7 y166c ff3 fs4 fc0 sc0 ls0 ws0">In this section, w<span class="_ _8"></span>e will discuss external<span class="_ _12"> </span>interrupts in<span class="_ _13"> </span>the con<span class="_ _8"></span>text of RISV-V CPUs.<span class="_ _a"> </span>As</div><div class="t m0 x13 h7 y166d ff3 fs4 fc0 sc0 ls0 ws0">w<span class="_ _1"></span>e will<span class="_ _5"> </span>discuss<span class="_ _5"> </span>in Section<span class="_ _5"> </span>11.1,<span class="_ _5"> </span>the<span class="_ _5"> </span>RISC-V Instruction<span class="_ _5"> </span>Set<span class="_ _5"> </span>Arc<span class="_ _1"></span>hitecture deﬁnes<span class="_ _5"> </span>three</div><div class="t m0 x13 h7 y166e ff3 fs4 fc0 sc0 ls0 ws0">privilege<span class="_ _a"> </span>levels:<span class="_ _1f"> </span>User/Application,<span class="_ _3"> </span>Sup<span class="_ _4"></span>ervisor,<span class="_ _3"> </span>and<span class="_ _a"> </span>Machine.<span class="_ _2d"> </span>Also,<span class="_ _3"> </span>it<span class="_ _a"> </span>sp<span class="_ _4"></span>eciﬁes<span class="_ _a"> </span>that</div><div class="t m0 x13 h7 y166f ff3 fs4 fc0 sc0 ls0 ws0">micropro<span class="_ _4"></span>cessor<span class="_ _a"> </span>may<span class="_ _3"> </span>implement<span class="_ _a"> </span>only<span class="_ _c"> </span>a<span class="_ _3"> </span>subset<span class="_ _3"> </span>of<span class="_ _c"> </span>these<span class="_ _3"> </span>privilege<span class="_ _3"> </span>levels.<span class="_ _0"> </span>T<span class="_ _2c"></span>o<span class="_ _c"> </span>simplify</div><div class="t m0 x13 h7 y1670 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _f"> </span>discussion,<span class="_ _11"> </span>in<span class="_ _f"> </span>this<span class="_ _f"> </span>chapter<span class="_ _c"> </span>we<span class="_ _c"> </span>will<span class="_ _f"> </span>fo<span class="_ _4"></span>cus<span class="_ _c"> </span>on<span class="_ _f"> </span>systems<span class="_ _f"> </span>that<span class="_ _f"> </span>implement<span class="_ _c"> </span>only<span class="_ _f"> </span>the</div><div class="t m0 x13 h7 y1671 ff3 fs4 fc0 sc0 ls0 ws0">Mac<span class="_ _1"></span>hine<span class="_ _2"> </span>privilege<span class="_ _2"> </span>levels,<span class="_ _5"> </span>which<span class="_ _5"> </span>is<span class="_ _2"> </span>usually<span class="_ _2"> </span>the<span class="_ _2"> </span>case<span class="_ _2"> </span>of<span class="_ _2"> </span>embedded<span class="_ _2"> </span>systems.<span class="_ _c"> </span>Chapter<span class="_ _d"> </span>11</div><div class="t m0 x13 h7 y1672 ff3 fs4 fc0 sc0 ls0 ws0">will<span class="_ _5"> </span>discuss<span class="_ _2"> </span>other<span class="_ _2"> </span>privilege<span class="_ _2"> </span>lev<span class="_ _1"></span>els<span class="_ _5"> </span>and<span class="_ _2"> </span>how<span class="_ _5"> </span>they<span class="_ _2"> </span>aﬀect<span class="_ _2"> </span>the<span class="_ _5"> </span>RISC-V<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>handling</div><div class="t m0 x13 h7 y1673 ff3 fs4 fc0 sc0 ls0 ws0">mec<span class="_ _1"></span>hanism.</div><div class="t m0 x13 ha y1674 ff6 fs6 fc0 sc0 ls0 ws0">10.3.1<span class="_ _17"> </span>Con<span class="_ _8"></span>trol<span class="_ _c"> </span>and<span class="_ _c"> </span>Status<span class="_ _c"> </span>Registers</div><div class="t m0 x13 h7 y1675 ff7 fs4 fc0 sc0 ls0 ws0">The<span class="_ _d"> </span>RISC-V<span class="_ _a"> </span>Control<span class="_ _d"> </span>and<span class="_ _a"> </span>Status<span class="_ _a"> </span>Registers,<span class="_ _a"> </span>or<span class="_ _a"> </span>CSRs,<span class="_ _a"> </span>are<span class="_ _d"> </span>sp<span class="_ _4"></span>ecial<span class="_ _a"> </span>registers</div><div class="t m0 x13 h7 y1676 ff7 fs4 fc0 sc0 ls0 ws0">that<span class="_ _1f"> </span>exp<span class="_ _4"></span>ose<span class="_ _1f"> </span>the<span class="_ _1f"> </span>CPU<span class="_ _1f"> </span>status<span class="_ _1b"> </span>to<span class="_ _e"> </span>the<span class="_ _1b"> </span>soft<span class="_ _8"></span>ware<span class="_ _e"> </span>and<span class="_ _1b"> </span>allo<span class="_ _8"></span>w<span class="_ _1f"> </span>it<span class="_ _1f"> </span>to<span class="_ _1b"> </span>conﬁgure</div><div class="t m0 x13 h7 y1677 ff7 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span>CPU<span class="_ _a"> </span>b<span class="_ _4"></span>eha<span class="_ _8"></span>vior.<span class="_ _c"> </span><span class="ff3">F<span class="_ _7"></span>or<span class="_ _2"> </span>example,<span class="_ _d"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>ISA,<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mstatus<span class="_ _d"> </span></span>CSR<span class="_ _2"> </span>is<span class="_ _2"> </span>a<span class="_ _2"> </span>32-bit</span></div><div class="t m0 x13 h7 y1678 ff3 fs4 fc0 sc0 ls0 ws0">register that<span class="_ _12"> </span>contains<span class="_ _13"> </span>sev<span class="_ _8"></span>eral bits that<span class="_ _12"> </span>exp<span class="_ _4"></span>ose the<span class="_ _12"> </span>current<span class="_ _13"> </span>status of<span class="_ _12"> </span>the CPU<span class="_ _13"> </span>or con<span class="_ _8"></span>trol</div><div class="t m0 x13 h7 y1679 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>b<span class="_ _4"></span>eha<span class="_ _8"></span>vior.</div><div class="t m0 x14 h7 y167a ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _a"> </span>RISC-V<span class="_ _a"> </span>ISA<span class="_ _a"> </span>contains<span class="_ _a"> </span>a<span class="_ _a"> </span>set<span class="_ _a"> </span>of<span class="_ _a"> </span>sp<span class="_ _4"></span>ecial<span class="_ _a"> </span>instructions<span class="_ _a"> </span>to<span class="_ _a"> </span>enable<span class="_ _3"> </span>soft<span class="_ _8"></span>ware<span class="_ _a"> </span>to<span class="_ _a"> </span>in-</div><div class="t m0 x13 h7 y167b ff3 fs4 fc0 sc0 ls0 ws0">sp<span class="_ _4"></span>ect<span class="_ _a"> </span>and<span class="_ _c"> </span>mo<span class="_ _4"></span>dify<span class="_ _3"> </span>the<span class="_ _3"> </span>conten<span class="_ _8"></span>ts<span class="_ _3"> </span>of<span class="_ _c"> </span>CSRs<span class="_ _3"> </span>[4].<span class="_ _0"> </span>The<span class="_ _c"> </span><span class="ff5">csrrw<span class="_ _11"> </span>rd,<span class="_ _e"> </span>csr,<span class="_ _e"> </span>rs1<span class="_ _3"> </span></span>instruction</div><div class="t m0 x13 h7 y167c ff3 fs4 fc0 sc0 ls0 ws0">atomically<span class="_ _2"> </span>swaps<span class="_ _2"> </span>v<span class="_ _8"></span>alues<span class="_ _d"> </span>in<span class="_ _d"> </span>the<span class="_ _d"> </span>CSRs<span class="_ _d"> </span>and<span class="_ _d"> </span>integer<span class="_ _2"> </span>registers.<span class="_ _11"> </span>F<span class="_ _7"></span>or<span class="_ _d"> </span>example,<span class="_ _d"> </span><span class="ff5">csrrw<span class="_ _e"> </span>a0,</span></div><div class="t m0 x13 h7 y167d ff5 fs4 fc0 sc0 ls0 ws0">mscratch,<span class="_ _11"> </span>a0<span class="_ _d"> </span><span class="ff3">atomically<span class="_ _a"> </span>sw<span class="_ _1"></span>aps<span class="_ _d"> </span>the<span class="_ _d"> </span>conten<span class="_ _8"></span>ts<span class="_ _d"> </span>of<span class="_ _d"> </span>register<span class="_ _a"> </span><span class="ff5">a0<span class="_ _d"> </span></span>and<span class="_ _d"> </span>the<span class="_ _d"> </span><span class="ff5">mscratch<span class="_ _d"> </span></span>CSR.</span></div><div class="t m0 x13 h7 y167e ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _13"> </span><span class="ff5">csrr<span class="_ _11"> </span>rd,<span class="_ _e"> </span>csr<span class="_ _13"> </span></span>instruction copies<span class="_ _12"> </span>the con<span class="_ _8"></span>tents<span class="_ _12"> </span>of the<span class="_ _12"> </span><span class="ff5">csr<span class="_ _13"> </span></span>CSR in<span class="_ _8"></span>to the<span class="_ _12"> </span><span class="ff5">rd<span class="_ _13"> </span></span>general-</div><div class="t m0 x13 h7 y167f ff3 fs4 fc0 sc0 ls0 ws0">purp<span class="_ _4"></span>ose<span class="_ _c"> </span>register.<span class="_ _24"> </span>F<span class="_ _2c"></span>or<span class="_ _f"> </span>example,<span class="_ _11"> </span>the<span class="_ _f"> </span><span class="ff5">csrr<span class="_ _e"> </span>a0,<span class="_ _11"> </span>mstatus<span class="_ _f"> </span></span>copies<span class="_ _f"> </span>the<span class="_ _f"> </span>conten<span class="_ _8"></span>ts<span class="_ _f"> </span>of<span class="_ _c"> </span>the</div><div class="t m0 x13 h7 y1680 ff5 fs4 fc0 sc0 ls0 ws0">mstatus<span class="_ _d"> </span><span class="ff3">CSR<span class="_ _d"> </span>into<span class="_ _d"> </span></span>a0<span class="ff3">.<span class="_ _1f"> </span>The<span class="_ _d"> </span></span>csrw<span class="_ _e"> </span>csr,<span class="_ _e"> </span>rd<span class="_ _d"> </span><span class="ff3">instruction<span class="_ _d"> </span>copies<span class="_ _a"> </span>the<span class="_ _d"> </span>conten<span class="_ _8"></span>ts<span class="_ _a"> </span>of<span class="_ _d"> </span>the<span class="_ _d"> </span><span class="ff5">rd</span></span></div><div class="t m0 x13 h7 y1681 ff3 fs4 fc0 sc0 ls0 ws0">general-purp<span class="_ _4"></span>ose<span class="_ _5"> </span>register<span class="_ _5"> </span>into<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff5">csr<span class="_ _2"> </span></span>CSR.<span class="_ _5"> </span>F<span class="_ _7"></span>or<span class="_ _2"> </span>example,<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">csrw<span class="_ _11"> </span>mtvec,<span class="_ _e"> </span>a1<span class="_ _2"> </span></span>copies</div><div class="t m0 x13 h7 y1682 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>con<span class="_ _1"></span>ten<span class="_ _1"></span>ts<span class="_ _2"> </span>of<span class="_ _2"> </span>register<span class="_ _2"> </span><span class="ff5">a1<span class="_ _2"> </span></span>in<span class="_ _1"></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mtvec<span class="_ _2"> </span></span>CSR.</div><div class="t m0 x14 h7 y1683 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _d"> </span>R<span class="_ _2c"></span>V32I<span class="_ _a"> </span>Control<span class="_ _d"> </span>and<span class="_ _a"> </span>Status<span class="_ _d"> </span>Registers<span class="_ _a"> </span>are<span class="_ _a"> </span>32-bit<span class="_ _a"> </span>long<span class="_ _a"> </span>and<span class="_ _d"> </span>some<span class="_ _a"> </span>of<span class="_ _a"> </span>them<span class="_ _a"> </span>ma<span class="_ _1"></span>y</div><div class="t m0 x13 h7 y1684 ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>tain<span class="_ _5"> </span>subﬁelds<span class="_ _5"> </span>with<span class="_ _2"> </span>diﬀerent purp<span class="_ _4"></span>oses.<span class="_ _3"> </span>F<span class="_ _7"></span>or<span class="_ _5"> </span>example,<span class="_ _2"> </span>the<span class="_ _5"> </span><span class="ff5">mstatus<span class="_ _2"> </span></span>CSR,<span class="_ _5"> </span>illustrated</div><div class="t m0 x13 h7 y1685 ff3 fs4 fc0 sc0 ls0 ws0">in Figure 10.5, con<span class="_ _8"></span>tains more than 17 subﬁelds (<span class="ff8">e.g.</span>, MIE, MPIE, <span class="ff8">etc.</span>), eac<span class="_ _8"></span>h one with</div><div class="t m0 x13 h7 y1686 ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _2"> </span>sp<span class="_ _4"></span>eciﬁc<span class="_ _5"> </span>purp<span class="_ _4"></span>ose.</div><div class="t m0 x14 h7 yec ff3 fs4 fc0 sc0 ls0 ws0">In our discussion, w<span class="_ _8"></span>e will use the<span class="_ _13"> </span><span class="ff5">csr</span>.<span class="ff5">FIELD<span class="_ _13"> </span></span>notation to refer to the<span class="_ _12"> </span><span class="ff5">FIELD<span class="_ _38"> </span></span>subﬁeld</div><div class="t m0 x13 h7 y61 ff3 fs4 fc0 sc0 ls0 ws0">of<span class="_ _f"> </span><span class="ff5">csr<span class="_ _f"> </span></span>CSR.<span class="_ _f"> </span>F<span class="_ _7"></span>or<span class="_ _f"> </span>example,<span class="_ _e"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _f"> </span></span>refers<span class="_ _11"> </span>to<span class="_ _f"> </span>the<span class="_ _f"> </span><span class="ff5">MIE<span class="_ _f"> </span></span>subﬁeld<span class="_ _f"> </span>present<span class="_ _f"> </span>on<span class="_ _f"> </span>the</div><div class="t m0 x43 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>August<span class="_ _5"> </span>26,<span class="_ _d"> </span>2021)<span class="_ _62"> </span>120</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:250.551000px;bottom:757.574000px;width:14.169000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:428.942000px;bottom:504.254000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:210.227000px;bottom:492.299000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.529000px;bottom:492.299000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:459.817000px;bottom:425.357000px;width:23.439000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8d" data-dest-detail='[141,"XYZ",90.709,405.521,null]'><div class="d m1" style="border-style:none;position:absolute;left:246.507000px;bottom:413.402000px;width:19.704000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,113.65,null]'><div class="d m1" style="border-style:none;position:absolute;left:324.168000px;bottom:413.402000px;width:123.962000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,179.306,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.067000px;bottom:400.893000px;width:66.165000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,179.306,null]'><div class="d m1" style="border-style:none;position:absolute;left:379.007000px;bottom:389.491000px;width:66.424000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,179.306,null]'><div class="d m1" style="border-style:none;position:absolute;left:174.937000px;bottom:365.581000px;width:65.468000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8d" data-dest-detail='[141,"XYZ",90.709,771.024,null]'><div class="d m1" style="border-style:none;position:absolute;left:493.608000px;bottom:365.581000px;width:11.955000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:202.418000px;bottom:295.173000px;width:147.935000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.705000px;bottom:295.173000px;width:25.225000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:222.542000px;bottom:283.218000px;width:26.913000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:155.016000px;bottom:271.263000px;width:26.913000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:356.314000px;bottom:271.263000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:436.252000px;bottom:271.263000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:491.394000px;bottom:271.263000px;width:14.169000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:260.994000px;bottom:259.307000px;width:18.099000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:437.909000px;bottom:259.307000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:152.225000px;bottom:249.289000px;width:23.440000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:209.528000px;bottom:235.366000px;width:18.597000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:287.522000px;bottom:222.858000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf93" data-dest-detail='[147,"XYZ",90.709,546.583,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.595000px;bottom:225.348000px;width:6.974000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:271.800000px;bottom:211.456000px;width:22.057000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:480.740000px;bottom:199.501000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:398.023000px;bottom:187.546000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:175.389000px;bottom:163.635000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:298.362000px;bottom:151.680000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:319.071000px;bottom:139.725000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:202.069000px;bottom:127.739000px;width:129.769000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:433.242000px;bottom:115.784000px;width:22.057000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf87" data-dest-detail='[135,"XYZ",90.709,777.001,null]'><div class="d m1" style="border-style:none;position:absolute;left:176.908000px;bottom:103.275000px;width:19.704000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:168.399000px;bottom:67.933000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:185.308000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
