/* 
 * Copyright (C) 2011, Alex Hornung  
 *
 * Permission is hereby granted, free of charge, to any person obtaining a 
 * copy of this software and associated documentation files (the "Software"), 
 * to deal in the Software without restriction, including without limitation 
 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 
 * and/or sell copies of the Software, and to permit persons to whom the 
 * Software is furnished to do so, subject to the following conditions: 
 *
 * The above copyright notice and this permission notice shall be included in 
 * all copies or substantial portions of the Software. 
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL 
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING 
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER 
 * DEALINGS IN THE SOFTWARE.
 */

#include "hal_pic18.h"
#include "MRF24J40.h"
#include "ieee802154.h"

static unsigned char seq_no = 0;
static int internal_state = 0;

static unsigned char
SPI_READ_LONG(int addr)
{
	unsigned char a_msb, a_lsb, d;

	a_msb = a_lsb = 0;
	a_msb = (((addr >> 3) & 0x7F) | 0x80);
	a_lsb = (((addr & 0x07) << 5));

	CS_LOW();
	spi_write(a_msb);
	spi_write(a_lsb);
	d = spi_read();
	CS_HIGH();

	return d;
}

static unsigned char
SPI_READ_SHORT(unsigned char addr)
{
	unsigned char d;

	addr &= 0x3f;	/* Trim address to 6 bits */
	addr <<= 1;		/* Shift into the right position */
	addr &= ~0x01;	/* Clear write bit */

	CS_LOW();
	spi_write(addr);
	d = spi_read();
	CS_HIGH();

	return d;
}

static void
SPI_WRITE_LONG(int addr, unsigned char d)
{
	unsigned char a_msb, a_lsb;

	a_msb = a_lsb = 0;
	a_msb = (((addr >> 3) & 0x7F) | 0x80);
	a_lsb = (((addr & 0x07) << 5) | (1<<4));

	CS_LOW();
	spi_write(a_msb);
	spi_write(a_lsb);
	spi_write(d);
	CS_HIGH();
}

static void
SPI_WRITE_SHORT(unsigned char addr, unsigned char d)
{
	addr &= 0x3f;	/* Trim address to 6 bits */
	addr <<= 1;		/* Shift into the right position */
	addr |= 0x01;	/* Set R/W bit to write */

	CS_LOW();
	spi_write(addr);
	spi_write(d);
	CS_HIGH();
}

static void
SPI_WRITE_FIFO(int addr, unsigned char *d, int len)
{
	int i;

	for (i = 0; i < len; i++) {
		SPI_WRITE_LONG(addr++, d[i]);
	}
}

static void
SPI_READ_FIFO(int addr, unsigned char *d, int len)
{
	int i;

	for (i = 0; i < len; i++) {
		d[i] = SPI_READ_LONG(addr++);
	}
}

void
mrf24j40_ie(void)
{
	/*
	 * Very intuitively IE (interrupt enable) set to 1
	 * causes the interrupt to be disabled...
	 */
	SPI_WRITE_SHORT(INTCON, ~(TXNIE | RXIE | SECIE));
}

void
mrf24j40_pwr_reset(void)
{
	SPI_WRITE_SHORT(SOFTRST, RSTPWR);
}

void
mrf24j40_bb_reset(void)
{
	SPI_WRITE_SHORT(SOFTRST, RSTBB);
}

void
mrf24j40_mac_reset(void)
{
	/* NOTE: All control registers are reset by this! */
	internal_state = 0;
	SPI_WRITE_SHORT(SOFTRST, RSTMAC);
}

void
mrf24j40_rf_reset(void)
{
	unsigned char old = SPI_READ_SHORT(RFCTL);

	SPI_WRITE_SHORT(RFCTL, old | RFRST);
	SPI_WRITE_SHORT(RFCTL, old & ~RFRST);
	DELAY_1MS();	/* Delay min 192us */
}

void
mrf24j40_rxfifo_flush(void)
{
	SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);
}

void
mrf24j40_set_channel(int ch)
{
	/* translate channel */
	/* 0x00 -> Ch 11 */
	/* 0x01 -> Ch 12 */
	/* 0x0F -> Ch 26 */
	if (ch >= 11)
		ch -= 11;

	SPI_WRITE_LONG(RFCON0, CHANNEL(ch) | RFOPT(0x03));
	mrf24j40_rf_reset();
}

unsigned char
mrf24j40_get_channel(void)
{
	return (11 + (SPI_READ_LONG(RFCON0) >> 4));
}

void
mrf24j40_set_promiscuous(int crc_check)
{
	unsigned char w;

	/*
	 * Set promiscuous mode, disable auto-ACK and, if requested,
	 * accept packets with a CRC error.
	 */
	w = NOACKRSP;
	if (!crc_check)
		w |= ERRPKT;
	else
		w |= PROMI;

	SPI_WRITE_SHORT(RXMCR, w);
}

void
mrf24j40_set_coordinator(void)
{
	SPI_WRITE_SHORT(RXMCR, SPI_READ_SHORT(RXMCR) | PANCOORD);
}

void
mrf24j40_clear_coordinator(void)
{
	SPI_WRITE_SHORT(RXMCR, SPI_READ_SHORT(RXMCR) & ~PANCOORD);
}

void
mrf24j40_set_pan(int pan)
{
	SPI_WRITE_SHORT(PANIDH, pan>>8);
	SPI_WRITE_SHORT(PANIDL, pan & 0xFF);
}

void
mrf24j40_set_short_addr(int addr)
{
	SPI_WRITE_SHORT(SADRH, addr>>8);
	SPI_WRITE_SHORT(SADRL, addr & 0xFF);
}

void
mrf24j40_init(int ch)
{
	RESET_LOW();

	internal_state = 0;
	DELAY_1MS();

	RESET_HIGH();

	DELAY_1MS();

	SPI_WRITE_SHORT(SOFTRST, (RSTPWR | RSTBB | RSTMAC));
	while ((SPI_READ_SHORT(SOFTRST) & (RSTPWR | RSTBB | RSTMAC)) != 0);

	DELAY_1MS();

	/* initialization sequence as suggested in datasheet */
	SPI_WRITE_SHORT(PACON2, SPI_READ_SHORT(PACON2) | FIFOEN);
	SPI_WRITE_SHORT(TXSTBL, RFSTBL(9) | MSIFS(5));
	SPI_WRITE_LONG(RFCON0, CHANNEL(ch) | RFOPT(0x03));
	SPI_WRITE_LONG(RFCON1, VCOOPT(0x02));
	SPI_WRITE_LONG(RFCON2, PLLEN);
	SPI_WRITE_LONG(RFCON6, TXFIL);
	SPI_WRITE_LONG(RFCON7, SLPCLKSEL(0x02));
	SPI_WRITE_LONG(RFCON8, RFVCO);
	SPI_WRITE_LONG(SLPCON0, INTEDGE); /* Set Rising Edge INT Polarity */
	SPI_WRITE_LONG(SLPCON1, SLPCLKDIV(1) | CLKOUTDIS);

	/* Carrier Sense with energy above threshold */
	SPI_WRITE_SHORT(BBREG2, CCAMODE(0x03) | CCASTH(0x02));
	SPI_WRITE_SHORT(CCAEDTH, 0x60);

	/* Flush RX FIFO */
	SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);

	/* Enable interrupts */
	mrf24j40_ie();

	mrf24j40_rf_reset();
}

void
mrf24j40_sleep(int spi_wake)
{
	unsigned char r;

	/* Enable immediate wakeup */
	SPI_WRITE_SHORT(WAKECON, IMMWAKE);

	r = SPI_READ_SHORT(SLPACK);

	/*
	 * If we are using pin wakeup instead of spi wakeup, set up the
	 * wake pin
	 */
	if(!spi_wake) {
		WAKE_LOW();

		/* Enable WAKE pin, and set polarity to active high */
		SPI_WRITE_SHORT(RXFLUSH, SPI_READ_SHORT(RXFLUSH) |
		    WAKEPAD | WAKEPOL);
	}

	mrf24j40_pwr_reset();
	SPI_WRITE_SHORT(SLPACK, r | _SLPACK);
}

void
mrf24j40_wakeup(int spi_wake)
{
	if (spi_wake) {
		/* Wake up on register by setting and then clearing REGWAKE */
		SPI_WRITE_SHORT(WAKECON, REGWAKE);
		SPI_WRITE_SHORT(WAKECON, 0);
	} else {
		/* Wake up by asserting the wake pin */
		WAKE_HIGH();
	}

	mrf24j40_rf_reset();
}

void
mrf24j40_set_encdec(int types, int mode, unsigned char *key, int klen)
{
	unsigned char *keyp;
	unsigned char w;
	int addr;
	int len;

	w = SPI_READ_SHORT(SECCON0);

	if (types & MRF24J40_TX_KEY) {
		addr = SECKTXNFIFO;
		len = klen;
		keyp = key;

		while (len-- > 0)
			SPI_WRITE_LONG(addr++, *keyp++);

		w |= TXNCIPHER(mode);
		SPI_WRITE_SHORT(SECCON0, w);
	}

	if (types & MRF24J40_RX_KEY) {
		addr = SECKRXFIFO;
		len = klen;
		keyp = key;

		while (len-- > 0)
			SPI_WRITE_LONG(addr++, *keyp++);

		w |= RXCIPHER(mode);
		SPI_WRITE_SHORT(SECCON0, w);
	}
}

void
mrf24j40_txpkt_raw(unsigned char *frame, int hdr_len, int frame_len, int enc)
{
	unsigned char w;
	int addr = TXNFIFO;

	internal_state = 0;

	/* Request ACK */
	SPI_WRITE_SHORT(TXNCON, SPI_READ_SHORT(TXNCON) | TXNACKREQ);

	/* Write the header and total frame length into the TXNFIFO */
	SPI_WRITE_LONG(addr++, hdr_len);
	SPI_WRITE_LONG(addr++, frame_len);

	/* Write the frame (header + payload) into the TXNFIFO */
	while (frame_len-- > 0)
		SPI_WRITE_LONG(addr++, *frame++);

	w = SPI_READ_SHORT(TXNCON);
	w &= ~(TXNSECEN);

	if (enc)
		w |= TXNSECEN;

	/* Trigger transmission */
	SPI_WRITE_SHORT(TXNCON, w | TXNTRIG);
}

void
mrf24j40_txpkt_trigger(void)
{
	unsigned char w;

	internal_state = 0;

	w = SPI_READ_SHORT(TXNCON);
	w &= ~(TXNSECEN);

	SPI_WRITE_SHORT(TXNCON, w | TXNTRIG);
}

/*
 * mrf24j40_txpkt sends a packet with the following frame header format:
 *
 * - src PAN == dst PAN (FCPANCOMP)
 * - short src and dst addresses
 * - ACK requested (FCREQACK)
 * - type is set to data (FCFRTYP_DATA)
 *
 */
void
mrf24j40_txpkt(unsigned short dest, unsigned char *pkt, int payload_len, int enc)
{
	struct ieee802_15_4_MAChdr	pkt_header;
	unsigned char w;
	int hlen = 0;
	int flen = 0;
	int addr = TXNFIFO;
	int i;

	internal_state = 0;

	hlen = sizeof(pkt_header);
	flen += hlen;
	flen += len;

	/* Request ACK */
	SPI_WRITE_SHORT(TXNCON, SPI_READ_SHORT(TXNCON) | TXNACKREQ);

	/* Populate the header as described in the comment above */
	pkt_header.dest_addr = (dest << 8) | (dest >> 8);
	pkt_header.src_addr = ((short)SPI_READ_SHORT(SADRH) << 8) |
	    SPI_READ_SHORT(SADRL);
	pkt_header.dest_pan = ((short)SPI_READ_SHORT(PANIDH) << 8) |
	    SPI_READ_SHORT(PANIDL);
	pkt_header.seq_no = seq_no++;
	pkt_header.fc_low = FCFRTYP(FCFRTYP_DATA) | FCREQACK | FCPANCOMP;
	pkt_header.fc_high = FCDADDRM(FCADDR_SHORT) | FCFRVER(0) |
	    FCSADDRM(FCADDR_SHORT);

	/* Write the header and total frame length into the TXNFIFO */
	SPI_WRITE_LONG(addr++, hlen);
	SPI_WRITE_LONG(addr++, flen);

	/* Write the header into the TXNFIFO */
	for (i = 0; i < sizeof(pkt_header); i++) {
		SPI_WRITE_LONG(addr++, ((unsigned char *)&pkt_header)[i]);
	}

	/* Write the payload into the TXNFIFO */
	for (i = 0; i < len; i++) {
		SPI_WRITE_LONG(addr++, pkt[i]);
	}

	w = SPI_READ_SHORT(TXNCON);
	if (enc)
		w |= TXNSECEN;

	/* Trigger transmission */
	SPI_WRITE_SHORT(TXNCON, w | TXNTRIG);
}

int
mrf24j40_txpkt_intcb(void)
{
	unsigned char stat = SPI_READ_SHORT(TXSTAT);
	if (stat & TXNSTAT) {
		if (stat & CCAFAIL)
			return EBUSY;
		else
			return EIO;
	} else {
		return 0;
	}
}

int
mrf24j40_sec_intcb(int accept)
{
	unsigned char w;

	w = SPI_READ_SHORT(SECCON0);
	w &= ~(SECSTART | SECIGNORE);

	if (accept) {
		SPI_WRITE_SHORT(SECCON0, w | SECSTART);
	} else {
		SPI_WRITE_SHORT(SECCON0, w | SECIGNORE);
		SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);
	}
}

int
mrf24j40_check_rx_dec(int no_err_flush)
{
	int err;

	err = (SPI_READ_SHORT(RXSR) & SECDECERR) ? EIO : 0;

	if (err && !no_err_flush)
		SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);

	return err;
}

int
mrf24j40_rxpkt_intcb(unsigned char *d, int len, unsigned char *plqi,
    unsigned char *prssi)
{
	int flen;
	int addr = RXFIFO;
	unsigned char lqi, rssi;

	/* Disable receiving more packets */
	SPI_WRITE_SHORT(BBREG1, SPI_READ_SHORT(BBREG1) | RXDECINV);

	/* Read frame length */
	flen = SPI_READ_LONG(addr++);
	*d++ = flen;

	/* Check whether the provided buffer is large enough */
	if (flen > len) {
		/* Re-enable packet reception */
		SPI_WRITE_SHORT(BBREG1, SPI_READ_SHORT(BBREG1) & ~RXDECINV);
		return ENOMEM;
	}

	/* Read out frame */
	while (flen-- > 0)
		*d++ = SPI_READ_LONG(addr++);

	lqi = SPI_READ_LONG(addr++);
	rssi = SPI_READ_LONG(addr++);

	if (plqi != (void *)0)
		*plqi = lqi;

	if (prssi != (void *)0)
		*prssi = rssi;

	/*
	 * Flush RX FIFO (silicon errata #1 workaround, strictly
	 * speaking only needed if using promiscuous mode).
	 */
	SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);

	/* Re-enable packet reception */
	SPI_WRITE_SHORT(BBREG1, SPI_READ_SHORT(BBREG1) & ~RXDECINV);
	return 0;
}

int
mrf24j40_rxpkt_part_intcb(unsigned char *d, int len, int flags,
    unsigned char *plqi, unsigned char *prssi)
{
	static int flen;
	static int addr;
	unsigned char lqi, rssi;

	/* Abort; flush and re-enable reception */
	if (flags & MRF24J40_PART_RX_ABORT) {
		/* Flush RX FIFO */
		SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);

		/* Re-enable packet reception */
		SPI_WRITE_SHORT(BBREG1, SPI_READ_SHORT(BBREG1) & ~RXDECINV);
		return -1;
	}

	/* First chunk; disable packet reception and read frame length */
	if (flags & MRF24J40_PART_RX_FIRST) {
		/* Disable receiving more packets */
		SPI_WRITE_SHORT(BBREG1, SPI_READ_SHORT(BBREG1) | RXDECINV);

		addr = RXFIFO;
		flen = SPI_READ_LONG(addr++);

		/* Account for frame len */
		--len;
		*d++ = flen;
	}

	if (flen < len)
		len = flen;

	/* Adjust remaining frame length */
	flen -= len;

	/* Read out frame */
	while (len-- > 0)
		*d++ = SPI_READ_LONG(addr++);

	/* Have we finished reading the frame? */
	if (flen == 0) {
		lqi = SPI_READ_LONG(addr++);
		rssi = SPI_READ_LONG(addr++);

		if (plqi != (void *)0)
			*plqi = lqi;

		if (prssi != (void *)0)
			*prssi = rssi;

		/*
		 * Flush RX FIFO (silicon errata #1 workaround, strictly
		 * speaking only needed if using promiscuous mode).
		 */
		SPI_WRITE_SHORT(RXFLUSH, _RXFLUSH);

		/* Re-enable packet reception */
		SPI_WRITE_SHORT(BBREG1, SPI_READ_SHORT(BBREG1) & ~RXDECINV);
	}

	return flen;
}

int
mrf24j40_check_enc(void)
{
	return mrf24j40_txpkt_intcb();
}

int
mrf24j40_check_dec(void)
{
	unsigned char w;
	int error;

	if ((error = mrf24j40_txpkt_intcb()) != 0)
		return error;
		/* NOT REACHED */

	w = SPI_READ_SHORT(RXSR);
	return (w & UPSECERR) ? EIO : 0;
}

int
mrf24j40_int_tasks(void)
{
	unsigned char stat;
	int ret = 0;

	/* Read INTSTAT register; this clears the interrupt flags */
	stat = SPI_READ_SHORT(INTSTAT);

	/* Check which interrupts occured and set return value accordingly */
	if (stat & RXIF) {
		ret |= MRF24J40_INT_RX;
	}

	if (stat & TXNIF) {
		switch (internal_state) {
		MRF24J40_STATE_UPDEC:
			ret |= MRF24J40_INT_DEC;
			internal_state = 0;
			break;

		default:
			ret |= MRF24J40_INT_TX;
		}
	}

	if (stat & SECIF) {
		ret |= MRF24J40_INT_SEC;
	}

	return ret;
}

/*
 * NOTE: header length can be a maximum of 31 bytes due to a hardware
 *	 limitation.
 */
void
mrf24j40_encdec(unsigned char *nonce, int nonce_len, unsigned char *frame,
    int hdr_len, int frame_len, int enc)
{
	int addr;

	/* Upper layer encryption / decryption */
	if (enc)
		internal_state = MRF24J40_STATE_UPENC;
	else
		internal_state = MRF24J40_STATE_UPDEC;

	/*
	 * Load the 13-byte NONCE into UPNONCE...
	 */
	addr = UPNONCE0;
	while (nonce_len-- > 0)
		SPI_WRITE_LONG(addr++, *nonce++);

	/*
	 * Enable upper layer encryption UPENC in SECCR2.
	 */
	if (enc)
		SPI_WRITE_SHORT(SECCR2, UPENC);
	else
		SPI_WRITE_SHORT(SECCR2, UPDEC);

	/*
	 * Encrypt frame by setting TXNTRIG and TXNSECEN
	 */
	mrf24j40_txpkt_raw(frame, hdr_len, frame_len, enc);

	/*
	 * TXNIF interrupt issued when encryption or decryption complete.
	 * Check TXNSTAT for error; for decryption also check UPSECERR for
	 * MIC (Message Integrity Check).
	 *
	 * TXNFIFO contains encrypted/decrypted frame.
	 */
}

