{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668429825469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668429825469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 15:43:45 2022 " "Processing started: Mon Nov 14 15:43:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668429825469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668429825469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668429825469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668429826497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-VGA_RTL " "Found design unit 1: VGA-VGA_RTL" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668429828023 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668429828023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668429828023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668429828234 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_sync_n VGA.vhd(11) " "VHDL Signal Declaration warning at VGA.vhd(11): used explicit default value for signal \"vga_sync_n\" because signal was never assigned a value" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1668429828247 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST VGA.vhd(45) " "VHDL Process Statement warning at VGA.vhd(45): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668429828249 "|VGA"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] VCC " "Pin \"R\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] VCC " "Pin \"R\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] VCC " "Pin \"R\[2\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] VCC " "Pin \"R\[3\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] VCC " "Pin \"R\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[5\] VCC " "Pin \"R\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[6\] VCC " "Pin \"R\[6\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] VCC " "Pin \"R\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] VCC " "Pin \"G\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] VCC " "Pin \"G\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] VCC " "Pin \"G\[2\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] VCC " "Pin \"G\[3\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] VCC " "Pin \"G\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] VCC " "Pin \"G\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] VCC " "Pin \"G\[6\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] VCC " "Pin \"G\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[0\] VCC " "Pin \"Bl\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[1\] VCC " "Pin \"Bl\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[2\] VCC " "Pin \"Bl\[2\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[3\] VCC " "Pin \"Bl\[3\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[4\] VCC " "Pin \"Bl\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[5\] VCC " "Pin \"Bl\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[6\] VCC " "Pin \"Bl\[6\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bl\[7\] VCC " "Pin \"Bl\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668429830438 "|VGA|Bl[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668429830438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668429830723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668429831975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668429831975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668429832591 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668429832591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668429832591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668429832591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668429832648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 15:43:52 2022 " "Processing ended: Mon Nov 14 15:43:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668429832648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668429832648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668429832648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668429832648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668429834367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668429834373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 15:43:53 2022 " "Processing started: Mon Nov 14 15:43:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668429834373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668429834373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668429834373 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668429834594 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1668429834601 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1668429834601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1668429834759 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP4CE115F23C7 " "Selected device EP4CE115F23C7 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668429834780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668429834869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668429834870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668429834870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668429835807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668429836043 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668429837480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668429837480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668429837621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668429837621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668429837621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668429837621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668429837621 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668429837621 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668429837631 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_blank_n " "Pin vga_blank_n not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { vga_blank_n } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 10 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_blank_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_sync_n " "Pin vga_sync_n not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { vga_sync_n } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 11 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_sync_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hsync " "Pin hsync not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { hsync } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 12 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vsync " "Pin vsync not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { vsync } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 12 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[0\] " "Pin R\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[0] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[1\] " "Pin R\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[1] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[2\] " "Pin R\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[2] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[3\] " "Pin R\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[3] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[4\] " "Pin R\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[4] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[5\] " "Pin R\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[5] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[6\] " "Pin R\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[6] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[7\] " "Pin R\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { R[7] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[0\] " "Pin G\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[0] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[1\] " "Pin G\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[1] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[2\] " "Pin G\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[2] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[3\] " "Pin G\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[3] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[4\] " "Pin G\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[4] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[5\] " "Pin G\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[5] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[6\] " "Pin G\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[6] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[7\] " "Pin G\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { G[7] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[0\] " "Pin Bl\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[0] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[1\] " "Pin Bl\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[1] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[2\] " "Pin Bl\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[2] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[3\] " "Pin Bl\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[3] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[4\] " "Pin Bl\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[4] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[5\] " "Pin Bl\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[5] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[6\] " "Pin Bl\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[6] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bl\[7\] " "Pin Bl\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { Bl[7] } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 45 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bl[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 9 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_I " "Pin CLK_I not assigned to an exact location on the device" {  } { { "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13sp1/quartus/bin64/pin_planner.ppl" { CLK_I } } } { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 8 0 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668429840037 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1668429840037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668429841095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668429841104 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668429841114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668429841114 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668429841117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK  " "Automatically promoted node CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668429841150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK~0 " "Destination node CLK~0" {  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 31 -1 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668429841150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668429841150 ""}  } { { "VGA.vhd" "" { Text "D:/quartus/proj/VGA/VGA.vhd" 31 -1 0 } } { "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus/proj/VGA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668429841150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668429841812 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668429841815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668429841815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668429841821 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668429841835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668429841844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668429841844 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668429841845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668429841845 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668429841847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668429841847 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 2 28 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 2 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1668429841857 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1668429841857 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668429841857 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 37 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 35 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 37 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668429841858 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1668429841858 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668429841858 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668429841975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668429849465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668429849994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668429850084 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668429852391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668429852391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668429852950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y61 X45_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73" {  } { { "loc" "" { Generic "D:/quartus/proj/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73"} 34 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668429855923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668429855923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668429857218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668429857219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668429857219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668429857314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668429857431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668429858007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668429858070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668429858565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668429859001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/proj/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file D:/quartus/proj/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668429860612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668429861466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 15:44:21 2022 " "Processing ended: Mon Nov 14 15:44:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668429861466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668429861466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668429861466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668429861466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668429863873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668429863873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 15:44:23 2022 " "Processing started: Mon Nov 14 15:44:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668429863873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668429863873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668429863873 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668429868421 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668429868550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668429870828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 15:44:30 2022 " "Processing ended: Mon Nov 14 15:44:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668429870828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668429870828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668429870828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668429870828 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668429871548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668429873032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668429873032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 15:44:31 2022 " "Processing started: Mon Nov 14 15:44:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668429873032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668429873032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668429873032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1668429873233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668429873627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668429873628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668429873711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668429873711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1668429874521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1668429874531 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668429874531 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_I CLK_I " "create_clock -period 1.000 -name CLK_I CLK_I" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668429874531 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668429874531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1668429875092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875093 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1668429875093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1668429875127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1668429875204 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668429875204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.278 " "Worst-case setup slack is -2.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278       -43.318 CLK  " "   -2.278       -43.318 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.209 CLK_I  " "   -0.209        -0.209 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429875218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079         0.000 CLK_I  " "    0.079         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 CLK  " "    0.385         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429875238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668429875252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668429875265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 CLK_I  " "   -3.000        -4.285 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -30.840 CLK  " "   -1.285       -30.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429875282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429875282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1668429875507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1668429875585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1668429876382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1668429876462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668429876462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.990 " "Worst-case setup slack is -1.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990       -37.348 CLK  " "   -1.990       -37.348 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.090 CLK_I  " "   -0.090        -0.090 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429876474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.012 " "Worst-case hold slack is 0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012         0.000 CLK_I  " "    0.012         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 CLK  " "    0.338         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429876486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668429876496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668429876506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 CLK_I  " "   -3.000        -4.285 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -30.840 CLK  " "   -1.285       -30.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429876516 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1668429876633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1668429876988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1668429876988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668429876988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.573 " "Worst-case setup slack is -0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573        -8.022 CLK  " "   -0.573        -8.022 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 CLK_I  " "    0.123         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429877000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041         0.000 CLK_I  " "    0.041         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 CLK  " "    0.174         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429877012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668429877024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668429877036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.099 CLK_I  " "   -3.000        -4.099 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 CLK  " "   -1.000       -24.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668429877050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668429877050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668429878649 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668429878649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668429878862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 15:44:38 2022 " "Processing ended: Mon Nov 14 15:44:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668429878862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668429878862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668429878862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668429878862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668429881384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668429881384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 15:44:40 2022 " "Processing started: Mon Nov 14 15:44:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668429881384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668429881384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668429881384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_slow.vho D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_slow.vho in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_slow.vho D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_slow.vho in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_fast.vho D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_fast.vho in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883183 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vho D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA.vho in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_vhd_slow.sdo D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_vhd_slow.sdo in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_vhd_slow.sdo D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_vhd_slow.sdo in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_vhd_fast.sdo D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_vhd_fast.sdo in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_vhd.sdo D:/quartus/proj/VGA/simulation/modelsim/ simulation " "Generated file VGA_vhd.sdo in folder \"D:/quartus/proj/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668429883383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668429883537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 15:44:43 2022 " "Processing ended: Mon Nov 14 15:44:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668429883537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668429883537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668429883537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668429883537 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668429884320 ""}
