# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-17 14:33:39 EST
# hostname  : micro03.(none)
# pid       : 3921360
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:42777' '-style' 'windows' '-data' 'AAAAfnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNYkxlDDkMxQwxDMUM5QxJDLoAfnJDDlgeQDxagtE' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/.tmp/.initCmds.tcl' 'top_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 291 of 336 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.022s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3921695@micro03(local) jg_3921360_micro03_1
0.0.Hp: Proofgrid shell started at 3921696@micro03(local) jg_3921360_micro03_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.04 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.04 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.04 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.04 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.04 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.04 s.
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.26 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.26 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.30 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.30 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.30 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.10 s]
0.0.Hp: Trace Attempt  2	[0.10 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.43 s.
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr0:precondition1" was covered in 3 cycles in 0.50 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.53 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_addr0" in 0.53 s.
0.0.Hp: Trace Attempt  5	[0.22 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 6
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.59 s.
0.0.Hp: Trace Attempt  6	[0.25 s]
0.0.Hp: A trace with 6 cycles was found. [0.25 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.65 s.
0.0.Hp: Trace Attempt  7	[0.27 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.71 s]
0.0.Hp: Trace Attempt  8	[0.28 s]
0.0.Hp: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.65 s.
0.0.Hp: All properties determined. [0.28 s]
0.0.Ht: Proofgrid shell started at 3921727@micro03(local) jg_3921360_micro03_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 3921728@micro03(local) jg_3921360_micro03_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 3921739@micro03(local) jg_3921360_micro03_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 3921743@micro03(local) jg_3921360_micro03_1
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 3921749@micro03(local) jg_3921360_micro03_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 3921763@micro03(local) jg_3921360_micro03_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 3921764@micro03(local) jg_3921360_micro03_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.71 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.15 s]
0.0.Ht: Exited with Success (@ 0.71 s)
0.0.Bm: Exited with Success (@ 0.71 s)
0.0.B: Exited with Success (@ 0.71 s)
0.0.Mpcustom4: Exited with Success (@ 0.71 s)
0.0.L: Exited with Success (@ 0.71 s)
0.0.Oh: Exited with Success (@ 0.71 s)
0.0.AM: Exited with Success (@ 0.71 s)
0.0.N: Exited with Success (@ 0.71 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 18.74 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.43        0.61        0.00       58.77 %
     Hp        0.42        0.60        0.00       58.96 %
     Ht        0.71        0.00        0.00        0.00 %
     Bm        0.70        0.00        0.00        0.00 %
    Mpcustom4        0.62        0.00        0.00        0.00 %
     Oh        0.61        0.00        0.00        0.00 %
      L        0.61        0.00        0.00        0.00 %
      B        0.58        0.00        0.00        0.00 %
     AM        0.57        0.00        0.00        0.00 %
    all        0.58        0.13        0.00       18.74 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               5.26        1.21        0.00

    Data read    : 49.07 kiB
    Data written : 2.92 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.508 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 33
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (9.09091%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 294 of 339 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3923528@micro03(local) jg_3921360_micro03_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 3923527@micro03(local) jg_3921360_micro03_2
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.26 s.
0: ProofGrid usable level: 23
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.32 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.35 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.38 s.
0: ProofGrid usable level: 18
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.46 s.
0.0.Hp: Trace Attempt  3	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.46 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.50 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.50 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.50 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.50 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.53 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.57 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr0:precondition1" was covered in 3 cycles in 0.62 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.67 s.
0.0.Hp: Trace Attempt  4	[0.12 s]
0.0.Hp: Trace Attempt  5	[0.17 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.71 s.
0.0.Hp: Trace Attempt  6	[0.20 s]
0.0.Hp: A trace with 6 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.72 s.
0.0.Hp: A trace with 6 cycles was found. [0.20 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Read_addr0" in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.22 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.79 s.
0.0.Hp: Trace Attempt  7	[0.22 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.64 s]
0.0.Hp: Trace Attempt  8	[0.23 s]
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.79 s.
0.0.Hp: All properties determined. [0.23 s]
0.0.Ht: Proofgrid shell started at 3923569@micro03(local) jg_3921360_micro03_2
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 3923570@micro03(local) jg_3921360_micro03_2
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 3923571@micro03(local) jg_3921360_micro03_2
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 3923572@micro03(local) jg_3921360_micro03_2
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 3923573@micro03(local) jg_3921360_micro03_2
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 3923575@micro03(local) jg_3921360_micro03_2
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 3923576@micro03(local) jg_3921360_micro03_2
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.64 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.20 s]
0.0.Ht: Exited with Success (@ 0.64 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.64 s)
0.0.Mpcustom4: Exited with Success (@ 0.64 s)
0.0.N: Exited with Success (@ 0.64 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.64 s)
0.0.L: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.64 s)
0.0.Bm: Exited with Success (@ 0.64 s)
0.0.L: Exited with Success (@ 0.65 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.96 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.60        0.00       80.41 %
     Hp        0.12        0.63        0.00       83.90 %
     Ht        0.64        0.00        0.00        0.00 %
     Bm        0.63        0.00        0.00        0.00 %
    Mpcustom4        0.63        0.00        0.00        0.00 %
     Oh        0.63        0.00        0.00        0.00 %
      L        0.62        0.00        0.00        0.00 %
      B        0.61        0.00        0.00        0.00 %
     AM        0.60        0.00        0.00        0.00 %
    all        0.51        0.14        0.00       20.96 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.63        1.23        0.00

    Data read    : 53.10 kiB
    Data written : 2.58 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.574 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 33
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (9.09091%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_addr0".
cex
INFO (IPL017): The host machine is running out of memory.
    This message was triggered because the system reached 10% memory.
    System memory use information:
    [Process]
        Memory In Use: 428036 kB (1%)
        Peak Memory Usage: 491504 kB (1%)
    [Host]
        Available Memory: 3503480 kB (10%)
        Total Memory: 32333780 kB
        Free Swap: 32710140 kB (97%)
        Total Swap: 33472508 kB
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 291 of 336 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3926029@micro03(local) jg_3921360_micro03_3
0.0.Hp: Proofgrid shell started at 3926030@micro03(local) jg_3921360_micro03_3
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.33 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.33 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.37 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.37 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.37 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.08 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 13
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.05 s].
0.0.Ht: Proofgrid shell started at 3926070@micro03(local) jg_3921360_micro03_3
0.0.Bm: Proofgrid shell started at 3926072@micro03(local) jg_3921360_micro03_3
0.0.Mpcustom4: Proofgrid shell started at 3926073@micro03(local) jg_3921360_micro03_3
0.0.Oh: Proofgrid shell started at 3926074@micro03(local) jg_3921360_micro03_3
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_11:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
0: ProofGrid usable level: 12
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.07 s].
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.27 s.
0.0.Hp: Trace Attempt  3	[0.06 s]
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.27 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr0:precondition1" was covered in 3 cycles in 0.34 s.
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.37 s.
0.0.Hp: Trace Attempt  4	[0.09 s]
0.0.Hp: Trace Attempt  5	[0.13 s]
0.0.Hp: A trace with 5 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.37 s.
0.0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.47 s.
0.0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.47 s.
0.0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.17 s]
0.0.Hp: A trace with 6 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.47 s.
0.0.Hp: Job connection closed, grace period 600s
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.53 s.
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_addr0" was proven in 0.53 s.
0.0.Hp: Trace Attempt  7	[0.19 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.69 s]
0.0.Hp: Trace Attempt  8	[0.20 s]
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.53 s.
0.0.Hp: All properties determined. [0.20 s]
0.0.Hp: Connection failure (write), message was 'Broken pipe'
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 3926161@micro03(local) jg_3921360_micro03_3
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.69 s)
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [0.31 s]
0.0.Bm: All properties determined. [0.30 s]
0.0.Mpcustom4: All properties determined. [0.31 s]
0.0.Oh: All properties determined. [0.30 s]
0.0.L: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.30 s]
0.0.Ht: Exited with Success (@ 0.70 s)
0.0.Bm: Exited with Success (@ 0.70 s)
0.0.Oh: Exited with Success (@ 0.70 s)
0.0.L: Exited with Success (@ 0.70 s)
0.0.N: Exited with Success (@ 0.70 s)
0.0.B: Proofgrid shell started at 3926197@micro03(local) jg_3921360_micro03_3
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 3926198@micro03(local) jg_3921360_micro03_3
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.79 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.79 s)
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.81 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 36.34 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.69        0.00       83.55 %
     Hp        0.13        0.68        0.00       84.02 %
     Ht        0.39        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.31        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
     AM        0.14        0.00        0.00        0.00 %
    all        0.27        0.15        0.00       36.34 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.40        1.37        0.00

    Data read    : 44.98 kiB
    Data written : 3.46 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.663 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 33
                 assertions                   : 11
                  - proven                    : 11 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 37 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 311 of 356 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 8 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 26
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3931160@micro03(local) jg_3921360_micro03_4
0.0.Hp: Proofgrid shell started at 3931161@micro03(local) jg_3921360_micro03_4
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.28 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 24
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.05 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 23
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.04 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.09 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0: ProofGrid usable level: 19
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.18 s.
0.0.Hp: Trace Attempt  3	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.18 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.35 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr0:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_addr1" in 0.41 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_addr2" in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr1:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr2:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.43 s.
0.0.Hp: Trace Attempt  4	[0.10 s]
0.0.Hp: Trace Attempt  5	[0.15 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.44 s.
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.19 s]
0.0.Hp: A trace with 6 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_addr0" was proven in 0.52 s.
0.0.Hp: Trace Attempt  7	[0.21 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.79 s]
0.0.Hp: Trace Attempt  8	[0.22 s]
0.0.Hp: A proof was found: No trace exists. [0.22 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.52 s.
0.0.Hp: All properties determined. [0.22 s]
0.0.Ht: Proofgrid shell started at 3931192@micro03(local) jg_3921360_micro03_4
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 3931193@micro03(local) jg_3921360_micro03_4
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 3931194@micro03(local) jg_3921360_micro03_4
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 3931195@micro03(local) jg_3921360_micro03_4
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 3931196@micro03(local) jg_3921360_micro03_4
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 3931197@micro03(local) jg_3921360_micro03_4
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 3931198@micro03(local) jg_3921360_micro03_4
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.79 s)
0: ProofGrid usable level: 0
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.79 s)
0.0.Mpcustom4: Exited with Success (@ 0.79 s)
0.0.Oh: Exited with Success (@ 0.79 s)
0.0.L: Exited with Success (@ 0.79 s)
0.0.B: Exited with Success (@ 0.79 s)
0.0.AM: Exited with Success (@ 0.79 s)
0.0.Ht: Exited with Success (@ 0.79 s)
0.0.N: All properties determined. [0.30 s]
0.0.N: Exited with Success (@ 0.80 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.17 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.77        0.00       81.63 %
     Hp        0.16        0.76        0.00       82.65 %
     Ht        0.79        0.00        0.00        0.00 %
     Bm        0.78        0.00        0.00        0.00 %
    Mpcustom4        0.77        0.00        0.00        0.00 %
     Oh        0.77        0.00        0.00        0.00 %
      L        0.77        0.00        0.00        0.00 %
      B        0.75        0.00        0.00        0.00 %
     AM        0.74        0.00        0.00        0.00 %
    all        0.63        0.17        0.00       21.17 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               5.70        1.53        0.00

    Data read    : 49.76 kiB
    Data written : 2.77 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.73 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 37
                 assertions                   : 13
                  - proven                    : 11 (84.6154%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (15.3846%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 24
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 24 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 322 of 367 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3932458@micro03(local) jg_3921360_micro03_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.28 s.
0.0.N: Proofgrid shell started at 3932457@micro03(local) jg_3921360_micro03_5
0: ProofGrid usable level: 29
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.32 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.37 s.
0: ProofGrid usable level: 27
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.40 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write:precondition1" was covered in 2 cycles in 0.46 s.
0.0.Ht: Proofgrid shell started at 3932490@micro03(local) jg_3921360_micro03_5
0.0.Bm: Proofgrid shell started at 3932491@micro03(local) jg_3921360_micro03_5
0.0.Mpcustom4: Proofgrid shell started at 3932492@micro03(local) jg_3921360_micro03_5
0.0.Oh: Proofgrid shell started at 3932493@micro03(local) jg_3921360_micro03_5
0.0.L: Proofgrid shell started at 3932494@micro03(local) jg_3921360_micro03_5
0.0.B: Proofgrid shell started at 3932497@micro03(local) jg_3921360_micro03_5
0.0.AM: Proofgrid shell started at 3932499@micro03(local) jg_3921360_micro03_5
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.49 s.
0.0.Hp: Trace Attempt  3	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.49 s.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.53 s.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.56 s.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.59 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.62 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.66 s.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.69 s.
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.72 s.
0.0.Hp: Trace Attempt  4	[0.14 s]
0.0.Hp: Trace Attempt  5	[0.20 s]
0.0.Hp: A trace with 5 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.72 s.
0.0.Hp: A trace with 5 cycles was found. [0.20 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write" in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.78 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.25 s]
0.0.Hp: A trace with 6 cycles was found. [0.25 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.82 s.
0.0.Hp: Trace Attempt  7	[0.27 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.67 s]
0.0.Hp: Trace Attempt  8	[0.28 s]
0.0.Hp: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.82 s.
0.0.Hp: All properties determined. [0.28 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.67 s)
0: ProofGrid usable level: 0
0.0.B: All properties determined. [0.33 s]
0.0.Mpcustom4: All properties determined. [0.33 s]
0.0.B: Exited with Success (@ 0.67 s)
0.0.AM: All properties determined. [0.34 s]
0.0.Mpcustom4: Exited with Success (@ 0.67 s)
0.0.Oh: All properties determined. [0.34 s]
0.0.AM: Exited with Success (@ 0.67 s)
0.0.Ht: All properties determined. [0.34 s]
0.0.Oh: Exited with Success (@ 0.67 s)
0.0.Bm: All properties determined. [0.34 s]
0.0.Ht: Exited with Success (@ 0.68 s)
0.0.L: All properties determined. [0.34 s]
0.0.Bm: Exited with Success (@ 0.68 s)
0.0.N: All properties determined. [0.35 s]
0.0.L: Exited with Success (@ 0.68 s)
0.0.N: Exited with Success (@ 0.68 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.26 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.00        0.00        0.00 %
     Hp        0.10        0.66        0.00       86.56 %
     Ht        0.33        0.00        0.00        0.00 %
     Bm        0.33        0.00        0.00        0.00 %
    Mpcustom4        0.33        0.00        0.00        0.00 %
     Oh        0.33        0.00        0.00        0.00 %
      L        0.31        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.29        0.00        0.00        0.00 %
    all        0.27        0.07        0.00       21.26 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.45        0.66        0.00

    Data read    : 51.36 kiB
    Data written : 4.03 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.61 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(85): syntax error near 'endproperty'
[ERROR (VERI-2344)] top_sva.sv(85): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(88): syntax error near 'property'
[ERROR (VERI-2344)] top_sva.sv(88): SystemVerilog 2009 keyword 'property' used in incorrect context
[ERROR (VERI-1128)] top_sva.sv(92): 'burst_write_Hreadyin_3' is not declared
[WARN (VERI-1763)] top_sva.sv(92): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1128)] top_sva.sv(250): 'read_after_write' is not declared
[WARN (VERI-1763)] top_sva.sv(250): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(252): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(85): syntax error near 'endproperty'
	[ERROR (VERI-2344)] top_sva.sv(85): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(88): syntax error near 'property'
	[ERROR (VERI-2344)] top_sva.sv(88): SystemVerilog 2009 keyword 'property' used in incorrect context
	[ERROR (VERI-1128)] top_sva.sv(92): 'burst_write_Hreadyin_3' is not declared
	[ERROR (VERI-1128)] top_sva.sv(250): 'read_after_write' is not declared
	[ERROR (VERI-1072)] top_sva.sv(252): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(250): 'read_after_write' is not declared
[WARN (VERI-1763)] top_sva.sv(250): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(252): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(250): 'read_after_write' is not declared
	[ERROR (VERI-1072)] top_sva.sv(252): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 36 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 302 of 347 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3948549@micro03(local) jg_3921360_micro03_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.Hp: Proofgrid shell started at 3948550@micro03(local) jg_3921360_micro03_6
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.26 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.26 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.29 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.29 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.29 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_12:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.08 s.
0.0.Ht: Proofgrid shell started at 3948581@micro03(local) jg_3921360_micro03_6
0.0.Bm: Proofgrid shell started at 3948582@micro03(local) jg_3921360_micro03_6
0.0.Mpcustom4: Proofgrid shell started at 3948583@micro03(local) jg_3921360_micro03_6
0.0.Oh: Proofgrid shell started at 3948584@micro03(local) jg_3921360_micro03_6
0.0.L: Proofgrid shell started at 3948585@micro03(local) jg_3921360_micro03_6
0.0.B: Proofgrid shell started at 3948586@micro03(local) jg_3921360_micro03_6
0.0.AM: Proofgrid shell started at 3948587@micro03(local) jg_3921360_micro03_6
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_12:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.12 s.
0.0.Hp: Trace Attempt  3	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.12 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.16 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.23 s.
0.0.Hp: Trace Attempt  4	[0.13 s]
0.0.Hp: Trace Attempt  5	[0.18 s]
0.0.Hp: A trace with 5 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.23 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.23 s]
0.0.Hp: A trace with 6 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.26 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.49 s]
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.29 s.
0.0.Hp: Trace Attempt  7	[0.24 s]
0.0.Hp: Trace Attempt  8	[0.25 s]
0.0.Hp: All properties determined. [0.26 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.49 s)
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [0.18 s]
0.0.Oh: All properties determined. [0.18 s]
0.0.Mpcustom4: All properties determined. [0.18 s]
0.0.L: All properties determined. [0.18 s]
0.0.B: All properties determined. [0.18 s]
0.0.Ht: Exited with Success (@ 0.49 s)
0.0.Oh: Exited with Success (@ 0.49 s)
0.0.Mpcustom4: Exited with Success (@ 0.49 s)
0.0.B: Exited with Success (@ 0.49 s)
0.0.Bm: All properties determined. [0.19 s]
0.0.L: Exited with Success (@ 0.49 s)
0.0.AM: All properties determined. [0.19 s]
0.0.Bm: Exited with Success (@ 0.49 s)
0.0.N: All properties determined. [0.05 s]
0.0.AM: Exited with Success (@ 0.49 s)
0.0.N: Exited with Success (@ 0.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 29.13 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.48        0.00       80.64 %
     Hp        0.11        0.46        0.00       80.36 %
     Ht        0.30        0.00        0.00        0.00 %
     Bm        0.30        0.00        0.00        0.00 %
    Mpcustom4        0.30        0.00        0.00        0.00 %
     Oh        0.30        0.00        0.00        0.00 %
      L        0.29        0.00        0.00        0.00 %
      B        0.29        0.00        0.00        0.00 %
     AM        0.29        0.00        0.00        0.00 %
    all        0.26        0.10        0.00       29.13 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.30        0.94        0.00

    Data read    : 50.06 kiB
    Data written : 7.49 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.439 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 36
                 assertions                   : 13
                  - proven                    : 13 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 23
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 23 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(84): 'write_h' is not valid in an expression
[ERROR (VERI-1419)] top_sva.sv(84): illegal operand for operator ||
[ERROR (VERI-1072)] top_sva.sv(252): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(84): 'write_h' is not valid in an expression
	[ERROR (VERI-1419)] top_sva.sv(84): illegal operand for operator ||
	[ERROR (VERI-1072)] top_sva.sv(252): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 37 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 311 of 366 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 28
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3951326@micro03(local) jg_3921360_micro03_7
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 3951325@micro03(local) jg_3921360_micro03_7
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.23 s.
0: ProofGrid usable level: 27
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.26 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.29 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.32 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.36 s.
0: ProofGrid usable level: 22
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.Ht: Proofgrid shell started at 3951357@micro03(local) jg_3921360_micro03_7
0.0.Bm: Proofgrid shell started at 3951358@micro03(local) jg_3921360_micro03_7
0.0.Mpcustom4: Proofgrid shell started at 3951359@micro03(local) jg_3921360_micro03_7
0.0.Oh: Proofgrid shell started at 3951360@micro03(local) jg_3921360_micro03_7
0.0.L: Proofgrid shell started at 3951361@micro03(local) jg_3921360_micro03_7
0.0.B: Proofgrid shell started at 3951362@micro03(local) jg_3921360_micro03_7
0.0.AM: Proofgrid shell started at 3951363@micro03(local) jg_3921360_micro03_7
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.46 s.
0.0.Hp: Trace Attempt  3	[0.07 s]
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.46 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.51 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.54 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.57 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.60 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.63 s.
0.0.Hp: Trace Attempt  4	[0.12 s]
0.0.Hp: Trace Attempt  5	[0.18 s]
0.0.Hp: A trace with 5 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.63 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.67 s.
0.0.Hp: Trace Attempt  6	[0.23 s]
0.0.Hp: A trace with 6 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.67 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.58 s]
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.70 s.
0.0.Hp: Trace Attempt  7	[0.25 s]
0.0.Hp: Trace Attempt  8	[0.26 s]
0.0.Hp: All properties determined. [0.26 s]
0.0.Hp: Exited with Success (@ 0.58 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.18 s]
0.0.Mpcustom4: Interrupted. [0.34 s]
0.0.L: Interrupted. [0.34 s]
0.0.N: Exited with Success (@ 0.61 s)
0.0.Bm: Interrupted. [0.34 s]
0.0.Oh: Interrupted. [0.34 s]
0.0.L: Exited with Success (@ 0.61 s)
0.0.B: Interrupted. [0.34 s]
0.0.Ht: Interrupted. [0.34 s]
0.0.Bm: Exited with Success (@ 0.61 s)
0.0.Mpcustom4: Exited with Success (@ 0.61 s)
0.0.AM: Interrupted. [0.34 s]
0.0.Oh: Exited with Success (@ 0.61 s)
0.0.B: Exited with Success (@ 0.61 s)
0.0.Ht: Exited with Success (@ 0.62 s)
0.0.AM: Exited with Success (@ 0.62 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 35.66 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.56        0.00       81.23 %
     Hp        0.11        0.58        0.00       84.30 %
     Ht        0.27        0.00        0.00        0.19 %
     Bm        0.27        0.00        0.00        0.19 %
    Mpcustom4        0.26        0.00        0.00        0.18 %
     Oh        0.26        0.00        0.00        0.16 %
      L        0.26        0.00        0.00        0.16 %
      B        0.26        0.00        0.00        0.14 %
     AM        0.25        0.00        0.00        0.14 %
    all        0.23        0.13        0.00       35.66 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.07        1.15        0.00

    Data read    : 55.14 kiB
    Data written : 9.27 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.547 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 37
                 assertions                   : 13
                  - proven                    : 13 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 24
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 24 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 37 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 306 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3953487@micro03(local) jg_3921360_micro03_8
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.37 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.37 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.42 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.42 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.42 s].
0.0.Hp: Proofgrid shell started at 3953488@micro03(local) jg_3921360_micro03_8
0: ProofGrid usable level: 25
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.05 s].
0: ProofGrid usable level: 24
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0: ProofGrid usable level: 23
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.05 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.05 s].
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.15 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.Read_Penable:precondition1" in 0.15 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" in 0.15 s.
0.0.Ht: Proofgrid shell started at 3953519@micro03(local) jg_3921360_micro03_8
0.0.Bm: Proofgrid shell started at 3953520@micro03(local) jg_3921360_micro03_8
0.0.Mpcustom4: Proofgrid shell started at 3953521@micro03(local) jg_3921360_micro03_8
0.0.Oh: Proofgrid shell started at 3953522@micro03(local) jg_3921360_micro03_8
0.0.L: Proofgrid shell started at 3953523@micro03(local) jg_3921360_micro03_8
0.0.B: Proofgrid shell started at 3953524@micro03(local) jg_3921360_micro03_8
0.0.AM: Proofgrid shell started at 3953525@micro03(local) jg_3921360_micro03_8
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_11:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Write_Penable2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable2:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.20 s.
0.0.Hp: Trace Attempt  3	[0.07 s]
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.31 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.35 s.
0.0.Hp: Trace Attempt  4	[0.12 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.36 s.
0.0.Hp: Trace Attempt  5	[0.17 s]
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.41 s.
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.21 s]
0.0.Hp: A trace with 6 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.41 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.46 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.46 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.46 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.46 s.
0.0.Hp: Trace Attempt  7	[0.23 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.88 s]
0.0.Hp: Trace Attempt  8	[0.24 s]
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.46 s.
0.0.Hp: All properties determined. [0.25 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.88 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: All properties determined. [0.45 s]
0.0.L: All properties determined. [0.45 s]
0.0.B: All properties determined. [0.45 s]
0.0.AM: All properties determined. [0.45 s]
0.0.N: All properties determined. [0.45 s]
0.0.Oh: All properties determined. [0.45 s]
0.0.B: Exited with Success (@ 0.89 s)
0.0.Oh: Exited with Success (@ 0.89 s)
0.0.AM: Exited with Success (@ 0.89 s)
0.0.Mpcustom4: Exited with Success (@ 0.89 s)
0.0.N: Exited with Success (@ 0.89 s)
0.0.Bm: All properties determined. [0.45 s]
0.0.Ht: All properties determined. [0.45 s]
0.0.Bm: Exited with Success (@ 0.89 s)
0.0.Ht: Exited with Success (@ 0.89 s)
0.0.L: Exited with Success (@ 0.89 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 35.39 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.88        0.00       89.87 %
     Hp        0.10        0.87        0.00       89.64 %
     Ht        0.44        0.00        0.00        0.00 %
     Bm        0.43        0.00        0.00        0.00 %
    Mpcustom4        0.43        0.00        0.00        0.00 %
     Oh        0.43        0.00        0.00        0.00 %
      L        0.42        0.00        0.00        0.00 %
      B        0.42        0.00        0.00        0.00 %
     AM        0.41        0.00        0.00        0.00 %
    all        0.35        0.19        0.00       35.39 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.19        1.75        0.00

    Data read    : 48.21 kiB
    Data written : 4.66 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.842 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 37
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 24
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 24 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 321 of 376 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3957926@micro03(local) jg_3921360_micro03_9
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 3957925@micro03(local) jg_3921360_micro03_9
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.32 s.
0: ProofGrid usable level: 29
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.35 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.39 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.42 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.46 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0: ProofGrid usable level: 24
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0: ProofGrid usable level: 23
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.Ht: Proofgrid shell started at 3957957@micro03(local) jg_3921360_micro03_9
0.0.Bm: Proofgrid shell started at 3957958@micro03(local) jg_3921360_micro03_9
0.0.Mpcustom4: Proofgrid shell started at 3957959@micro03(local) jg_3921360_micro03_9
0.0.Oh: Proofgrid shell started at 3957960@micro03(local) jg_3921360_micro03_9
0.0.L: Proofgrid shell started at 3957961@micro03(local) jg_3921360_micro03_9
0.0.B: Proofgrid shell started at 3957962@micro03(local) jg_3921360_micro03_9
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.58 s.
0.0.Hp: Trace Attempt  3	[0.08 s]
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.58 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.62 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.72 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.78 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr0" in 0.83 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr0:precondition1" was covered in 3 cycles in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.87 s.
0.0.Hp: Trace Attempt  4	[0.13 s]
0.0.AM: Proofgrid shell started at 3958054@micro03(local) jg_3921360_micro03_9
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.19 s]
0.0.Hp: A trace with 5 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.92 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.92 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.92 s.
0.0.Hp: Trace Attempt  6	[0.24 s]
0.0.Hp: A trace with 6 cycles was found. [0.24 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.92 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.74 s]
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.97 s.
0.0.Hp: Trace Attempt  7	[0.26 s]
0.0.Hp: Trace Attempt  8	[0.26 s]
0.0.Hp: All properties determined. [0.27 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Exited with Success (@ 0.74 s)
0: ProofGrid usable level: 0
0.0.B: Interrupted. [0.37 s]
0.0.N: All properties determined. [0.21 s]
0.0.Bm: Interrupted. [0.37 s]
0.0.Oh: Interrupted. [0.37 s]
0.0.L: All properties determined. [0.37 s]
0.0.B: Exited with Success (@ 0.74 s)
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.74 s)
0.0.Ht: Interrupted. [0.37 s]
0.0.Bm: Exited with Success (@ 0.74 s)
0.0.Oh: Exited with Success (@ 0.74 s)
0.0.L: Exited with Success (@ 0.74 s)
0.0.Mpcustom4: Interrupted. [0.37 s]
0.0.AM: Exited with Success (@ 0.74 s)
0.0.Ht: Exited with Success (@ 0.74 s)
0.0.Mpcustom4: Exited with Success (@ 0.75 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 33.84 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.72        0.00       80.83 %
     Hp        0.14        0.73        0.00       84.01 %
     Ht        0.37        0.00        0.00        0.19 %
     Bm        0.37        0.00        0.00        0.19 %
    Mpcustom4        0.36        0.00        0.00        0.18 %
     Oh        0.36        0.00        0.00        0.18 %
      L        0.35        0.00        0.00        0.18 %
      B        0.35        0.00        0.00        0.17 %
     AM        0.37        0.00        0.00        0.00 %
    all        0.32        0.16        0.00       33.84 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.84        1.45        0.00

    Data read    : 60.62 kiB
    Data written : 9.13 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.694 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Burst_write_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Burst_write_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 321 of 376 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3960404@micro03(local) jg_3921360_micro03_10
0.0.Hp: Proofgrid shell started at 3960405@micro03(local) jg_3921360_micro03_10
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.24 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.24 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.24 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 28
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.27 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.30 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.05 s].
0.0.Ht: Proofgrid shell started at 3960437@micro03(local) jg_3921360_micro03_10
0.0.Bm: Proofgrid shell started at 3960438@micro03(local) jg_3921360_micro03_10
0.0.Mpcustom4: Proofgrid shell started at 3960439@micro03(local) jg_3921360_micro03_10
0.0.Oh: Proofgrid shell started at 3960440@micro03(local) jg_3921360_micro03_10
0.0.L: Proofgrid shell started at 3960441@micro03(local) jg_3921360_micro03_10
0.0.B: Proofgrid shell started at 3960442@micro03(local) jg_3921360_micro03_10
0.0.AM: Proofgrid shell started at 3960443@micro03(local) jg_3921360_micro03_10
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.44 s.
0.0.Hp: Trace Attempt  3	[0.09 s]
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.49 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr0" in 0.55 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr0:precondition1" was covered in 3 cycles in 0.55 s.
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.59 s.
0.0.Hp: Trace Attempt  4	[0.14 s]
0.0.Hp: Trace Attempt  5	[0.20 s]
0.0.Hp: A trace with 5 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.62 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.62 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.62 s.
0.0.Hp: Trace Attempt  6	[0.25 s]
0.0.Hp: A trace with 6 cycles was found. [0.25 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.63 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.53 s]
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.66 s.
0.0.Hp: Trace Attempt  7	[0.27 s]
0.0.Hp: Trace Attempt  8	[0.28 s]
0.0.Hp: All properties determined. [0.29 s]
0.0.Hp: Exited with Success (@ 0.53 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.28 s]
0.0.Mpcustom4: Interrupted. [0.28 s]
0.0.AM: Interrupted. [0.28 s]
0.0.Mpcustom4: Exited with Success (@ 0.54 s)
0.0.AM: Exited with Success (@ 0.54 s)
0.0.N: All properties determined. [0.15 s]
0.0.Ht: Exited with Success (@ 0.54 s)
0.0.L: Interrupted. [0.28 s]
0.0.B: Interrupted. [0.28 s]
0.0.L: Exited with Success (@ 0.54 s)
0.0.B: Exited with Success (@ 0.54 s)
0.0.N: Exited with Success (@ 0.54 s)
0.0.Oh: Interrupted. [0.28 s]
0.0.Bm: Interrupted. [0.28 s]
0.0.Oh: Exited with Success (@ 0.54 s)
0.0.Bm: Exited with Success (@ 0.54 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 35.10 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.53        0.00       82.62 %
     Hp        0.11        0.53        0.00       83.19 %
     Ht        0.26        0.00        0.00        0.19 %
     Bm        0.25        0.00        0.00        0.18 %
    Mpcustom4        0.25        0.00        0.00        0.17 %
     Oh        0.25        0.00        0.00        0.16 %
      L        0.25        0.00        0.00        0.15 %
      B        0.24        0.00        0.00        0.13 %
     AM        0.23        0.00        0.00        0.13 %
    all        0.22        0.12        0.00       35.10 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.95        1.05        0.00

    Data read    : 62.21 kiB
    Data written : 9.67 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.484 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Burst_write_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Burst_write_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(225): syntax error near '=='
[WARN (VERI-1763)] top_sva.sv(268): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(273): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(225): syntax error near '=='
	[ERROR (VERI-1072)] top_sva.sv(273): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 45 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 351 of 502 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 36
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3976575@micro03(local) jg_3921360_micro03_11
0.0.Hp: Proofgrid shell started at 3976576@micro03(local) jg_3921360_micro03_11
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.01 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.01 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.29 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.29 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.29 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.29 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.29 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.32 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.32 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.32 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 34
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0: ProofGrid usable level: 33
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0: ProofGrid usable level: 32
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Hp: Trace Attempt  2	[0.03 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.19 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.Read_Penable:precondition1" in 0.20 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" in 0.20 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write:precondition1" was covered in 2 cycles in 0.20 s.
0.0.Ht: Proofgrid shell started at 3976607@micro03(local) jg_3921360_micro03_11
0.0.Bm: Proofgrid shell started at 3976608@micro03(local) jg_3921360_micro03_11
0.0.Mpcustom4: Proofgrid shell started at 3976609@micro03(local) jg_3921360_micro03_11
0.0.Oh: Proofgrid shell started at 3976610@micro03(local) jg_3921360_micro03_11
0.0.L: Proofgrid shell started at 3976611@micro03(local) jg_3921360_micro03_11
0.0.B: Proofgrid shell started at 3976612@micro03(local) jg_3921360_micro03_11
0.0.AM: Proofgrid shell started at 3976613@micro03(local) jg_3921360_micro03_11
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_11:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.27 s.
0.0.Hp: Trace Attempt  3	[0.10 s]
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.27 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 3 cycles in 0.27 s.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.34 s.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr0" in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr0:precondition1" was covered in 3 cycles in 0.38 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.44 s.
0.0.Hp: Trace Attempt  4	[0.15 s]
0.0.Hp: Trace Attempt  5	[0.22 s]
0.0.Hp: A trace with 5 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.45 s.
0.0.Hp: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.49 s.
0.0.Hp: Trace Attempt  6	[0.29 s]
0.0.Hp: A trace with 6 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.53 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.53 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.53 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.53 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write" was proven in 0.53 s.
0.0.Hp: Trace Attempt  7	[0.32 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.68 s]
0.0.Hp: Trace Attempt  8	[0.33 s]
0.0.Hp: A proof was found: No trace exists. [0.34 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.53 s.
0.0.Hp: All properties determined. [0.34 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.30 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.68 s)
0: ProofGrid usable level: 0
0.0.B: All properties determined. [0.30 s]
0.0.AM: Exited with Success (@ 0.68 s)
0.0.Bm: All properties determined. [0.30 s]
0.0.Mpcustom4: All properties determined. [0.30 s]
0.0.Oh: All properties determined. [0.30 s]
0.0.L: All properties determined. [0.30 s]
0.0.Mpcustom4: Exited with Success (@ 0.68 s)
0.0.Oh: Exited with Success (@ 0.68 s)
0.0.B: Exited with Success (@ 0.68 s)
0.0.Ht: All properties determined. [0.31 s]
0.0.Bm: Exited with Success (@ 0.68 s)
0.0.L: Exited with Success (@ 0.68 s)
0.0.N: All properties determined. [0.31 s]
0.0.Ht: Exited with Success (@ 0.68 s)
0.0.N: Exited with Success (@ 0.69 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 32.52 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.67        0.00       84.66 %
     Hp        0.11        0.67        0.00       85.47 %
     Ht        0.37        0.00        0.00        0.00 %
     Bm        0.37        0.00        0.00        0.00 %
    Mpcustom4        0.37        0.00        0.00        0.00 %
     Oh        0.36        0.00        0.00        0.00 %
      L        0.36        0.00        0.00        0.00 %
      B        0.36        0.00        0.00        0.00 %
     AM        0.34        0.00        0.00        0.00 %
    all        0.31        0.15        0.00       32.52 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.77        1.34        0.00

    Data read    : 75.90 kiB
    Data written : 5.22 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.625 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 45
                 assertions                   : 17
                  - proven                    : 14 (82.3529%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (17.6471%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 28
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 28 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 45 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 350 of 565 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 35
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3978202@micro03(local) jg_3921360_micro03_12
0.0.Hp: Proofgrid shell started at 3978203@micro03(local) jg_3921360_micro03_12
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.34 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.34 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.34 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.34 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.34 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.38 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.38 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.38 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 33
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.06 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0: ProofGrid usable level: 32
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write:precondition1" was covered in 2 cycles in 0.23 s.
0.0.Ht: Proofgrid shell started at 3978234@micro03(local) jg_3921360_micro03_12
0.0.Bm: Proofgrid shell started at 3978235@micro03(local) jg_3921360_micro03_12
0.0.Mpcustom4: Proofgrid shell started at 3978236@micro03(local) jg_3921360_micro03_12
0.0.Oh: Proofgrid shell started at 3978237@micro03(local) jg_3921360_micro03_12
0.0.L: Proofgrid shell started at 3978238@micro03(local) jg_3921360_micro03_12
0.0.B: Proofgrid shell started at 3978239@micro03(local) jg_3921360_micro03_12
0.0.AM: Proofgrid shell started at 3978243@micro03(local) jg_3921360_micro03_12
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.31 s.
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.32 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.36 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 3 cycles in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr0" in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr0:precondition1" was covered in 3 cycles in 0.52 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 0.57 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 3 cycles in 0.57 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.63 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0.0.Hp: Trace Attempt  5	[0.25 s]
0.0.Hp: A trace with 5 cycles was found. [0.25 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.33 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.68 s.
0.0.Hp: A proof was found: No trace exists. [0.33 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.68 s.
0.0.Hp: A proof was found: No trace exists. [0.33 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.68 s.
0.0.Hp: Trace Attempt  6	[0.33 s]
0.0.Hp: A trace with 6 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.68 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.73 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 0.73 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 0.73 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 0.73 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write" was proven in 0.73 s.
0.0.Hp: Trace Attempt  7	[0.37 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.87 s]
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  8	[0.39 s]
0.0.Hp: All properties determined. [0.40 s]
0.0.Hp: Exited with Success (@ 0.87 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.46 s]
0.0.Mpcustom4: Interrupted. [0.46 s]
0.0.Oh: Interrupted. [0.47 s]
0.0.L: Interrupted. [0.47 s]
0.0.B: Interrupted. [0.47 s]
0.0.AM: Interrupted. [0.46 s]
0.0.Ht: Exited with Success (@ 0.88 s)
0.0.Mpcustom4: Exited with Success (@ 0.88 s)
0.0.Oh: Exited with Success (@ 0.88 s)
0.0.L: Exited with Success (@ 0.88 s)
0.0.B: Exited with Success (@ 0.88 s)
0.0.AM: Exited with Success (@ 0.88 s)
0.0.N: All properties determined. [0.25 s]
0.0.N: Exited with Success (@ 0.88 s)
0.0.Bm: Interrupted. [0.47 s]
0.0.Bm: Exited with Success (@ 0.90 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 36.18 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.86        0.00       86.68 %
     Hp        0.13        0.86        0.00       87.05 %
     Ht        0.41        0.00        0.00        0.10 %
     Bm        0.40        0.00        0.00        0.10 %
    Mpcustom4        0.40        0.00        0.00        0.09 %
     Oh        0.40        0.00        0.00        0.08 %
      L        0.39        0.00        0.00        0.08 %
      B        0.39        0.00        0.00        0.07 %
     AM        0.36        0.00        0.00        0.07 %
    all        0.34        0.19        0.00       36.18 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.02        1.71        0.00

    Data read    : 81.19 kiB
    Data written : 10.31 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.805 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 45
                 assertions                   : 17
                  - proven                    : 14 (82.3529%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (17.6471%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 28
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 28 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 45 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 382 of 661 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 35
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3978925@micro03(local) jg_3921360_micro03_13
0.0.N: Proofgrid shell started at 3978924@micro03(local) jg_3921360_micro03_13
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.32 s.
0: ProofGrid usable level: 34
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.37 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.42 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.46 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.51 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write:precondition1" was covered in 2 cycles in 0.55 s.
0.0.Ht: Proofgrid shell started at 3978966@micro03(local) jg_3921360_micro03_13
0.0.Bm: Proofgrid shell started at 3978967@micro03(local) jg_3921360_micro03_13
0.0.Mpcustom4: Proofgrid shell started at 3978969@micro03(local) jg_3921360_micro03_13
0.0.Oh: Proofgrid shell started at 3978970@micro03(local) jg_3921360_micro03_13
0.0.L: Proofgrid shell started at 3978971@micro03(local) jg_3921360_micro03_13
0.0.B: Proofgrid shell started at 3978972@micro03(local) jg_3921360_micro03_13
0.0.AM: Proofgrid shell started at 3978976@micro03(local) jg_3921360_micro03_13
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.68 s.
0.0.Hp: Trace Attempt  3	[0.17 s]
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.68 s.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr2:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr0:precondition1" was covered in 3 cycles in 0.74 s.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.79 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.83 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.83 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 3 cycles in 0.83 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_read_addr1:precondition1" was covered in 3 cycles in 0.99 s.
0.0.Hp: A trace with 3 cycles was found. [0.18 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr0" in 1.07 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr0:precondition1" was covered in 3 cycles in 1.07 s.
0.0.Hp: A trace with 3 cycles was found. [0.18 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 1.12 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 3 cycles in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 1.17 s.
0.0.Hp: Trace Attempt  4	[0.25 s]
0.0.Hp: Trace Attempt  5	[0.34 s]
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 1.18 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 1.22 s.
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 1.22 s.
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 1.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.43 s]
0.0.Hp: A trace with 6 cycles was found. [0.43 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 1.23 s.
0: ProofGrid usable level: 5
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.02 s]
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr0" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr1" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr2" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write" was proven in 1.28 s.
0.0.Hp: Trace Attempt  7	[0.49 s]
0.0.Hp: Trace Attempt  8	[0.51 s]
0.0.Hp: All properties determined. [0.52 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.46 s]
0.0.Ht: Trace Attempt  2	[0.46 s]
0.0.Ht: Trace Attempt  3	[0.46 s]
0.0.Ht: Trace Attempt  4	[0.46 s]
0.0.Ht: Trace Attempt  5	[0.46 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.48 s]
0.0.Bm: Trace Attempt  2	[0.48 s]
0.0.Bm: Trace Attempt  3	[0.48 s]
0.0.Bm: Trace Attempt  4	[0.48 s]
0.0.Bm: Trace Attempt  5	[0.48 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.46 s]
0.0.Mpcustom4: Trace Attempt  2	[0.46 s]
0.0.Mpcustom4: Trace Attempt  3	[0.49 s]
0.0.Mpcustom4: Trace Attempt  3	[0.49 s]
0.0.Mpcustom4: Trace Attempt  4	[0.50 s]
0.0.Mpcustom4: Trace Attempt  3	[0.50 s]
0.0.Mpcustom4: Trace Attempt  4	[0.50 s]
0.0.Mpcustom4: Trace Attempt  5	[0.51 s]
0.0.Mpcustom4: Trace Attempt  3	[0.51 s]
0.0.Mpcustom4: Trace Attempt  4	[0.52 s]
0.0.Mpcustom4: Trace Attempt  5	[0.53 s]
0.0.Mpcustom4: Trace Attempt  3	[0.55 s]
0.0.Mpcustom4: Trace Attempt  4	[0.56 s]
0.0.Mpcustom4: Trace Attempt  5	[0.56 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.58 s]
0.0.Mpcustom4: Trace Attempt  4	[0.60 s]
0.0.Mpcustom4: Trace Attempt  5	[0.60 s]
0.0.Mpcustom4: Trace Attempt  3	[0.61 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00457799s
0.0.Oh: All properties either determined or skipped. [0.46 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.47 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.47 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.48 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.48 s]
0.0.L: Overconstrained local search, searching for dead end trace with 5 - 7 cycles
0.0.L: Trace Attempt  5	[0.48 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: Trace Attempt  6	[0.48 s]
0.0.L: A trace with 6 cycles was found. [0.48 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 6 cycles in task "<embedded>" in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.49 s]
0.0.L: Trace Attempt  4	[0.49 s]
0.0.L: Trace Attempt  5	[0.49 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.49 s]
0.0.L: Trace Attempt  4	[0.50 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_12:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.50 s]
0.0.L: Trace Attempt  4	[0.50 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.50 s]
0.0.L: Trace Attempt  4	[0.50 s]
0.0.L: Trace Attempt  5	[0.51 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt 10	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: All properties determined. [0.16 s]
0.0.Hp: Exited with Success (@ 1.26 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 14	[0.54 s]
0.0.Ht: All properties determined. [0.62 s]
0.0.Bm: Trace Attempt 20	[0.61 s]
0.0.Bm: All properties determined. [0.63 s]
0.0.Mpcustom4: All properties determined. [0.63 s]
0.0.Oh: Exited with Success (@ 1.26 s)
0.0.L: Trace Attempt 18	[0.60 s]
0.0.L: All properties determined. [0.62 s]
0.0.B: Trace Attempt 151	[0.15 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: All properties determined. [0.16 s]
0.0.AM: All properties determined. [0.16 s]
0.0.Ht: Exited with Success (@ 1.26 s)
0.0.Bm: Exited with Success (@ 1.26 s)
0.0.Mpcustom4: Exited with Success (@ 1.26 s)
0.0.L: Exited with Success (@ 1.26 s)
0.0.B: Exited with Success (@ 1.26 s)
0.0.AM: Exited with Success (@ 1.26 s)
0.0.N: Exited with Success (@ 1.26 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 51.65 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.96        0.00       86.14 %
     Hp        0.13        1.01        0.00       88.60 %
     Ht        0.41        0.16        0.00       28.79 %
     Bm        0.40        0.16        0.00       29.13 %
    Mpcustom4        0.38        0.16        0.00       30.00 %
     Oh        0.37        0.16        0.00       30.53 %
      L        0.37        0.16        0.00       30.81 %
      B        0.36        0.16        0.00       31.44 %
     AM        0.35        0.16        0.00       31.88 %
    all        0.32        0.35        0.00       51.65 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.92        3.12        0.00

    Data read    : 105.94 kiB
    Data written : 10.29 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 1.195 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 45
                 assertions                   : 17
                  - proven                    : 14 (82.3529%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (17.6471%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 28
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 28 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(267): 'burst_write_psel0' is not declared
[WARN (VERI-1763)] top_sva.sv(267): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(270): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(267): 'burst_write_psel0' is not declared
	[ERROR (VERI-1072)] top_sva.sv(270): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 358 of 637 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 8 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 28
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3981467@micro03(local) jg_3921360_micro03_14
0.0.Hp: Proofgrid shell started at 3981468@micro03(local) jg_3921360_micro03_14
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Read_after_write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.30 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.30 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.30 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.30 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write:precondition1" was covered in 2 cycles in 0.30 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.30 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.33 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.33 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.33 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write:precondition1"	[0.33 s].
0: ProofGrid usable level: 26
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.12 s.
0.0.Hp: Trace Attempt  3	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.12 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.15 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.20 s.
0.0.Hp: Trace Attempt  4	[0.21 s]
0.0.Hp: Trace Attempt  5	[0.30 s]
0.0.Hp: A trace with 5 cycles was found. [0.30 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read:precondition1" was covered in 5 cycles in 0.23 s.
0.0.Ht: Proofgrid shell started at 3981499@micro03(local) jg_3921360_micro03_14
0.0.Bm: Proofgrid shell started at 3981500@micro03(local) jg_3921360_micro03_14
0.0.Mpcustom4: Proofgrid shell started at 3981501@micro03(local) jg_3921360_micro03_14
0.0.Oh: Proofgrid shell started at 3981502@micro03(local) jg_3921360_micro03_14
0.0.L: Proofgrid shell started at 3981503@micro03(local) jg_3921360_micro03_14
0.0.B: Proofgrid shell started at 3981504@micro03(local) jg_3921360_micro03_14
0.0.AM: Proofgrid shell started at 3981505@micro03(local) jg_3921360_micro03_14
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.20 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.20 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.42 s]
0.0.Hp: A trace with 6 cycles was found. [0.42 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.29 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write" was proven in 0.33 s.
0.0.Hp: Trace Attempt  7	[0.52 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.62 s]
0.0.Hp: A trace with 7 cycles was found. [0.52 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_after_read" in 0.33 s.
0.0.Hp: Trace Attempt  8	[0.54 s]
0.0.Hp: All properties determined. [0.55 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.62 s)
0: ProofGrid usable level: 0
0.0.L: All properties determined. [0.11 s]
0.0.B: Interrupted. [0.11 s]
0.0.Oh: All properties determined. [0.12 s]
0.0.L: Exited with Success (@ 0.63 s)
0.0.B: Exited with Success (@ 0.63 s)
0.0.N: All properties determined. [0.28 s]
0.0.Oh: Exited with Success (@ 0.63 s)
0.0.Mpcustom4: All properties determined. [0.12 s]
0.0.N: Exited with Success (@ 0.63 s)
0.0.AM: All properties determined. [0.12 s]
0.0.Mpcustom4: Exited with Success (@ 0.63 s)
0.0.Ht: All properties determined. [0.12 s]
0.0.AM: Exited with Success (@ 0.63 s)
0.0.Bm: All properties determined. [0.12 s]
0.0.Ht: Exited with Success (@ 0.64 s)
0.0.Bm: Exited with Success (@ 0.64 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 24.82 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.61        0.00       85.37 %
     Hp        0.11        0.60        0.00       84.50 %
     Ht        0.51        0.00        0.00        0.00 %
     Bm        0.50        0.00        0.00        0.00 %
    Mpcustom4        0.50        0.00        0.00        0.00 %
     Oh        0.50        0.00        0.00        0.00 %
      L        0.49        0.00        0.00        0.00 %
      B        0.49        0.00        0.00        0.08 %
     AM        0.48        0.00        0.00        0.00 %
    all        0.41        0.14        0.00       24.82 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.69        1.22        0.00

    Data read    : 68.79 kiB
    Data written : 8.17 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.57 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 12 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 356 of 763 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 9 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 3983342@micro03(local) jg_3921360_micro03_15
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.28 s].
0.0.Hp: Proofgrid shell started at 3983343@micro03(local) jg_3921360_micro03_15
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 25
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.05 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 24
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.17 s.
0.0.Hp: Trace Attempt  3	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.17 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.36 s.
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.Ht: Proofgrid shell started at 3983374@micro03(local) jg_3921360_micro03_15
0.0.Bm: Proofgrid shell started at 3983375@micro03(local) jg_3921360_micro03_15
0.0.Mpcustom4: Proofgrid shell started at 3983376@micro03(local) jg_3921360_micro03_15
0.0.Oh: Proofgrid shell started at 3983377@micro03(local) jg_3921360_micro03_15
0.0.L: Proofgrid shell started at 3983378@micro03(local) jg_3921360_micro03_15
0.0.B: Proofgrid shell started at 3983379@micro03(local) jg_3921360_micro03_15
0.0.AM: Proofgrid shell started at 3983380@micro03(local) jg_3921360_micro03_15
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.37 s]
0.0.Hp: A trace with 5 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.36 s.
0.0.Hp: A trace with 5 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.43 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.00 s]
0.0.Oh: bwd trail(1): 1 0.00521124s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.00 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Trace Attempt  6	[0.00 s]
0.0.B: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.B: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.06 s].
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  7	[0.03 s]
0.0.Ht: A trace with 7 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_after_read_addr" in 0.00 s.
0: ProofGrid usable level: 7
0.0.Mpcustom4: Trace Attempt  3	[0.04 s]
0.0.Oh: Exited with Success (@ 0.85 s)
0: ProofGrid usable level: 7
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Overconstrained local search, searching for dead end trace with 5 - 7 cycles
0.0.L: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  6	[0.01 s]
0.0.L: A trace with 6 cycles was found. [0.01 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 6 cycles in task "<embedded>" in 0.12 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.L: Trace Attempt  5	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_12:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Trace Attempt  5	[0.03 s]
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  6	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.10 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.66 s.
0.0.Ht: Trace Attempt  8	[0.04 s]
0.0.Mpcustom4: Trace Attempt  3	[0.05 s]
0.0.Mpcustom4: Trace Attempt  4	[0.05 s]
0.0.Mpcustom4: Trace Attempt  5	[0.06 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  4	[0.07 s]
0.0.Mpcustom4: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.08 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.09 s]
0.0.Mpcustom4: Trace Attempt  3	[0.11 s]
0.0.Mpcustom4: Trace Attempt  4	[0.13 s]
0.0.Mpcustom4: Trace Attempt  5	[0.14 s]
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.Mpcustom4: Trace Attempt  4	[0.19 s]
0.0.Mpcustom4: Trace Attempt  5	[0.20 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.24 s]
0.0.Mpcustom4: Trace Attempt  4	[0.27 s]
0.0.Mpcustom4: Trace Attempt  5	[0.27 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt 17	[0.30 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.0.Mpcustom4: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.16 s.
0.0.Mpcustom4: Trace Attempt  3	[0.32 s]
0.0.Mpcustom4: Trace Attempt  4	[0.35 s]
0.0.Mpcustom4: Trace Attempt  5	[0.35 s]
0.0.Mpcustom4: Trace Attempt  3	[0.38 s]
0.0.Mpcustom4: Trace Attempt  4	[0.39 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr <19> }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.85 s]
0.0.Hp: Trace Attempt  6	[0.47 s]
0.0.Hp: A proof was found: No trace exists. [0.53 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.53 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.67 s.
0.0.Hp: All properties determined. [0.53 s]
0.0.Hp: Exited with Success (@ 0.85 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: All properties determined. [0.40 s]
0.0.L: Trace Attempt 32	[0.38 s]
0.0.L: All properties determined. [0.39 s]
0.0.B: Trace Attempt 317	[0.37 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: All properties determined. [0.38 s]
0.0.AM: All properties determined. [0.36 s]
0.0.N: All properties determined. [0.38 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[0.30 s]
0.0.Ht: All properties determined. [0.39 s]
0.0.Mpcustom4: Exited with Success (@ 0.86 s)
0.0.L: Exited with Success (@ 0.86 s)
0.0.B: Exited with Success (@ 0.86 s)
0.0.AM: Exited with Success (@ 0.86 s)
0.0.N: Exited with Success (@ 0.86 s)
0.0.Bm: Trace Attempt 41	[0.39 s]
0.0.Bm: All properties determined. [0.40 s]
0.0.Ht: Exited with Success (@ 0.87 s)
0.0.Bm: Exited with Success (@ 0.87 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 54.42 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.84        0.00       88.90 %
     Hp        0.11        0.83        0.00       88.26 %
     Ht        0.46        0.39        0.00       45.73 %
     Bm        0.46        0.39        0.00       45.99 %
    Mpcustom4        0.45        0.39        0.00       46.24 %
     Oh        0.45        0.01        0.00        3.03 %
      L        0.45        0.39        0.00       46.39 %
      B        0.45        0.39        0.00       46.56 %
     AM        0.44        0.39        0.00       47.07 %
    all        0.37        0.45        0.00       54.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.37        4.02        0.00

    Data read    : 117.02 kiB
    Data written : 33.41 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.779 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_after_read_addr -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_after_read_addr".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xef'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xbc'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0x81'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xef'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xbc'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0x81'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xef'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xbc'
[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0x81'
[ERROR (VERI-1072)] top_sva.sv(257): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xef'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xbc'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0x81'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xef'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xbc'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0x81'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xef'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0xbc'
	[ERROR (VERI-2607)] top_sva.sv(235): unexpected non-printable character with the hex value '0x81'
	[ERROR (VERI-1072)] top_sva.sv(257): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 10 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 356 of 763 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 9 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3984455@micro03(local) jg_3921360_micro03_16
0.0.N: Proofgrid shell started at 3984454@micro03(local) jg_3921360_micro03_16
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.23 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.Ht: Proofgrid shell started at 3984486@micro03(local) jg_3921360_micro03_16
0.0.Bm: Proofgrid shell started at 3984487@micro03(local) jg_3921360_micro03_16
0.0.Mpcustom4: Proofgrid shell started at 3984488@micro03(local) jg_3921360_micro03_16
0.0.Oh: Proofgrid shell started at 3984489@micro03(local) jg_3921360_micro03_16
0.0.L: Proofgrid shell started at 3984490@micro03(local) jg_3921360_micro03_16
0.0.B: Proofgrid shell started at 3984491@micro03(local) jg_3921360_micro03_16
0.0.AM: Proofgrid shell started at 3984492@micro03(local) jg_3921360_micro03_16
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.06 s].
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.50 s.
0.0.Hp: Trace Attempt  3	[0.15 s]
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.51 s.
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.59 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.65 s.
0.0.Hp: Trace Attempt  4	[0.24 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.33 s]
0.0.Hp: A trace with 5 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.65 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.83 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.42 s]
0.0.Hp: A trace with 6 cycles was found. [0.42 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.83 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.14 s]
0.0.Ht: Trace Attempt  2	[0.14 s]
0.0.Ht: Trace Attempt  3	[0.14 s]
0.0.Ht: Trace Attempt  4	[0.14 s]
0.0.Ht: Trace Attempt  5	[0.15 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.17 s]
0.0.Bm: Trace Attempt  2	[0.17 s]
0.0.Bm: Trace Attempt  3	[0.17 s]
0.0.Bm: Trace Attempt  4	[0.17 s]
0.0.Bm: Trace Attempt  5	[0.17 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.15 s]
0.0.Mpcustom4: Trace Attempt  2	[0.16 s]
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.Mpcustom4: Trace Attempt  3	[0.18 s]
0.0.Mpcustom4: Trace Attempt  4	[0.18 s]
0.0.Mpcustom4: Trace Attempt  5	[0.18 s]
0.0.Mpcustom4: Trace Attempt  3	[0.18 s]
0.0.Mpcustom4: Trace Attempt  4	[0.19 s]
0.0.Mpcustom4: Trace Attempt  5	[0.19 s]
0.0.Mpcustom4: Trace Attempt  3	[0.20 s]
0.0.Mpcustom4: Trace Attempt  4	[0.20 s]
0.0.Mpcustom4: Trace Attempt  5	[0.21 s]
0.0.Mpcustom4: Trace Attempt  3	[0.22 s]
0.0.Mpcustom4: Trace Attempt  4	[0.23 s]
0.0.Mpcustom4: Trace Attempt  5	[0.23 s]
0.0.Mpcustom4: Trace Attempt  3	[0.27 s]
0.0.Mpcustom4: Trace Attempt  4	[0.29 s]
0.0.Mpcustom4: Trace Attempt  5	[0.29 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  8	[0.32 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.34 s]
INFO (IPF057): 0.0.Mpcustom4: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.34 s]
INFO (IPF057): 0.0.Mpcustom4: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.00 s.
0.0.Mpcustom4: Trace Attempt  3	[0.35 s]
0.0.Mpcustom4: Trace Attempt  4	[0.37 s]
0.0.Mpcustom4: Trace Attempt  5	[0.38 s]
0.0.Mpcustom4: Trace Attempt  3	[0.40 s]
0.0.Mpcustom4: Trace Attempt  4	[0.43 s]
0.0.Mpcustom4: Trace Attempt  5	[0.44 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00534022s
0.0.Oh: All properties either determined or skipped. [0.17 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: Overconstrained local search, searching for dead end trace with 5 - 7 cycles
0.0.L: Trace Attempt  5	[0.18 s]
0.0.L: Trace Attempt  6	[0.18 s]
0.0.L: A trace with 6 cycles was found. [0.18 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 6 cycles in task "<embedded>" in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: Trace Attempt  4	[0.18 s]
0.0.L: Trace Attempt  5	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_12:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  4	[0.19 s]
0.0.L: Trace Attempt  5	[0.19 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Trace Attempt  5	[0.21 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt 11	[0.03 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.82 s]
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.91 s.
0.0.Hp: Trace Attempt  7	[0.47 s]
0.0.Hp: Trace Attempt  8	[0.50 s]
0.0.Hp: All properties determined. [0.50 s]
0.0.Oh: Exited with Success (@ 0.82 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.82 s)
0.0.AM: All properties determined. [0.37 s]
0.0.N: All properties determined. [0.37 s]
0.0.Bm: Trace Attempt 38	[0.50 s]
0.0.Bm: All properties determined. [0.51 s]
0.0.L: Trace Attempt 30	[0.50 s]
0.0.L: All properties determined. [0.51 s]
0.0.B: Trace Attempt 290	[0.35 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: All properties determined. [0.36 s]
0.0.AM: Exited with Success (@ 0.82 s)
0.0.N: Exited with Success (@ 0.82 s)
0.0.Bm: Exited with Success (@ 0.82 s)
0.0.Mpcustom4: All properties determined. [0.52 s]
0.0.L: Exited with Success (@ 0.82 s)
0.0.B: Exited with Success (@ 0.82 s)
0.0.Mpcustom4: Exited with Success (@ 0.83 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[0.41 s]
0.0.Ht: All properties determined. [0.53 s]
0.0.Ht: Exited with Success (@ 0.85 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 64.43 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.80        0.00       86.96 %
     Hp        0.11        0.81        0.00       88.09 %
     Ht        0.31        0.37        0.00       54.46 %
     Bm        0.31        0.37        0.00       54.60 %
    Mpcustom4        0.30        0.37        0.00       54.75 %
     Oh        0.30        0.37        0.00       54.85 %
      L        0.30        0.37        0.00       55.14 %
      B        0.29        0.37        0.00       56.21 %
     AM        0.27        0.37        0.00       57.30 %
    all        0.26        0.46        0.00       64.43 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.30        4.17        0.00

    Data read    : 101.00 kiB
    Data written : 20.72 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.753 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 356 of 763 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 26
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4003602@micro03(local) jg_3921360_micro03_17
0.0.N: Proofgrid shell started at 4003601@micro03(local) jg_3921360_micro03_17
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.36 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.06 s].
0: ProofGrid usable level: 24
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.07 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.07 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.11 s].
0.0.Ht: Proofgrid shell started at 4003633@micro03(local) jg_3921360_micro03_17
0.0.Bm: Proofgrid shell started at 4003634@micro03(local) jg_3921360_micro03_17
0.0.Mpcustom4: Proofgrid shell started at 4003635@micro03(local) jg_3921360_micro03_17
0.0.Oh: Proofgrid shell started at 4003636@micro03(local) jg_3921360_micro03_17
0.0.L: Proofgrid shell started at 4003637@micro03(local) jg_3921360_micro03_17
0.0.B: Proofgrid shell started at 4003638@micro03(local) jg_3921360_micro03_17
0.0.AM: Proofgrid shell started at 4003639@micro03(local) jg_3921360_micro03_17
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_11:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.71 s.
0.0.Hp: Trace Attempt  3	[0.14 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.71 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.78 s.
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.Hp: Trace Attempt  5	[0.36 s]
0.0.Hp: A trace with 5 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.79 s.
0.0.Hp: A trace with 5 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.82 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.87 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.48 s]
0.0.Hp: A trace with 6 cycles was found. [0.48 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.91 s.
0.0.Hp: Trace Attempt  7	[0.55 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.72 s]
0.0.Hp: A proof was found: No trace exists. [0.59 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.59 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.91 s.
0.0.Hp: Trace Attempt  8	[0.59 s]
0.0.Hp: All properties determined. [0.59 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.17 s]
0.0.Ht: Trace Attempt  2	[0.17 s]
0.0.Ht: Trace Attempt  3	[0.17 s]
0.0.Ht: Trace Attempt  4	[0.17 s]
0.0.Ht: Trace Attempt  5	[0.17 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.16 s]
0.0.Bm: Trace Attempt  2	[0.16 s]
0.0.Bm: Trace Attempt  3	[0.16 s]
0.0.Bm: Trace Attempt  4	[0.16 s]
0.0.Bm: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.16 s]
0.0.Mpcustom4: Trace Attempt  2	[0.16 s]
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.Mpcustom4: Trace Attempt  4	[0.18 s]
0.0.Mpcustom4: Trace Attempt  5	[0.18 s]
0.0.Mpcustom4: Trace Attempt  3	[0.18 s]
0.0.Mpcustom4: Trace Attempt  4	[0.18 s]
0.0.Mpcustom4: Trace Attempt  5	[0.18 s]
0.0.Mpcustom4: Trace Attempt  3	[0.19 s]
0.0.Mpcustom4: Trace Attempt  4	[0.19 s]
0.0.Mpcustom4: Trace Attempt  5	[0.20 s]
0.0.Mpcustom4: Trace Attempt  3	[0.20 s]
0.0.Mpcustom4: Trace Attempt  4	[0.21 s]
0.0.Mpcustom4: Trace Attempt  5	[0.21 s]
0.0.Mpcustom4: Trace Attempt  3	[0.23 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00435104s
0.0.Oh: All properties either determined or skipped. [0.16 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Overconstrained local search, searching for dead end trace with 5 - 7 cycles
0.0.L: Trace Attempt  5	[0.17 s]
0.0.L: Trace Attempt  6	[0.17 s]
0.0.L: A trace with 6 cycles was found. [0.17 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 6 cycles in task "<embedded>" in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.L: Trace Attempt  5	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_12:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.18 s]
0.0.L: Trace Attempt  5	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (12) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  4	[0.19 s]
0.0.L: Trace Attempt  5	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (17) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Trace Attempt  5	[0.21 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  7	[0.04 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.72 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 14	[0.24 s]
0.0.Ht: All properties determined. [0.24 s]
0.0.Bm: Trace Attempt 10	[0.23 s]
0.0.Bm: All properties determined. [0.24 s]
0.0.Oh: Exited with Success (@ 0.72 s)
0.0.L: Trace Attempt  8	[0.23 s]
0.0.L: All properties determined. [0.24 s]
0.0.AM: All properties determined. [0.06 s]
0.0.N: All properties determined. [0.05 s]
0.0.AM: Exited with Success (@ 0.73 s)
0.0.Mpcustom4: All properties determined. [0.24 s]
0.0.N: Exited with Success (@ 0.73 s)
0.0.L: Exited with Success (@ 0.73 s)
0.0.B: Trace Attempt 50	[0.06 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.Ht: Exited with Success (@ 0.73 s)
0.0.Bm: Exited with Success (@ 0.73 s)
0.0.B: All properties determined. [0.08 s]
0.0.Mpcustom4: Exited with Success (@ 0.73 s)
0.0.B: Exited with Success (@ 0.74 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 36.30 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.71        0.00       82.87 %
     Hp        0.11        0.72        0.00       86.48 %
     Ht        0.48        0.09        0.00       15.02 %
     Bm        0.48        0.09        0.00       15.14 %
    Mpcustom4        0.48        0.09        0.00       15.18 %
     Oh        0.47        0.09        0.00       15.22 %
      L        0.47        0.09        0.00       15.26 %
      B        0.47        0.09        0.00       15.35 %
     AM        0.44        0.09        0.00       16.21 %
    all        0.39        0.23        0.00       36.30 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.55        2.03        0.00

    Data read    : 79.68 kiB
    Data written : 9.24 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.665 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::Bridge_Top.chk_top._assume_7:precondition1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top._assume_7:precondition1".
covered
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 357 of 762 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 26
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4007755@micro03(local) jg_3921360_micro03_18
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 4007754@micro03(local) jg_3921360_micro03_18
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.27 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0: ProofGrid usable level: 20
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0: ProofGrid usable level: 17
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.05 s].
0.0.Ht: Proofgrid shell started at 4007786@micro03(local) jg_3921360_micro03_18
0.0.Bm: Proofgrid shell started at 4007787@micro03(local) jg_3921360_micro03_18
0.0.Mpcustom4: Proofgrid shell started at 4007788@micro03(local) jg_3921360_micro03_18
0.0.Oh: Proofgrid shell started at 4007789@micro03(local) jg_3921360_micro03_18
0.0.L: Proofgrid shell started at 4007790@micro03(local) jg_3921360_micro03_18
0.0.B: Proofgrid shell started at 4007791@micro03(local) jg_3921360_micro03_18
0.0.AM: Proofgrid shell started at 4007794@micro03(local) jg_3921360_micro03_18
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_11:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.55 s.
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.55 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.55 s.
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.59 s.
0.0.Hp: Trace Attempt  4	[0.24 s]
0.0.Hp: Trace Attempt  5	[0.34 s]
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.59 s.
0.0.Hp: A trace with 5 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.46 s]
0.0.Hp: A trace with 6 cycles was found. [0.46 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.53 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.73 s.
0.0.Hp: Trace Attempt  7	[0.53 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.69 s]
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.73 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.73 s.
0.0.Hp: Trace Attempt  8	[0.57 s]
0.0.Hp: All properties determined. [0.58 s]
0.0.Hp: Exited with Success (@ 0.69 s)
0: ProofGrid usable level: 0
0.0.AM: Interrupted. [0.21 s]
0.0.B: Interrupted. [0.21 s]
0.0.L: Interrupted. [0.21 s]
0.0.B: Exited with Success (@ 0.69 s)
0.0.AM: Exited with Success (@ 0.69 s)
0.0.Mpcustom4: Interrupted. [0.22 s]
0.0.L: Exited with Success (@ 0.69 s)
0.0.Oh: Interrupted. [0.21 s]
0.0.Mpcustom4: Exited with Success (@ 0.69 s)
0.0.Ht: Interrupted. [0.22 s]
0.0.Oh: Exited with Success (@ 0.69 s)
0.0.Bm: Interrupted. [0.22 s]
0.0.Ht: Exited with Success (@ 0.70 s)
0.0.N: All properties determined. [0.23 s]
0.0.Bm: Exited with Success (@ 0.70 s)
0.0.N: Exited with Success (@ 0.70 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 28.21 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.66        0.00       84.58 %
     Hp        0.09        0.68        0.00       88.07 %
     Ht        0.47        0.00        0.00        0.10 %
     Bm        0.47        0.00        0.00        0.10 %
    Mpcustom4        0.47        0.00        0.00        0.09 %
     Oh        0.47        0.00        0.00        0.09 %
      L        0.45        0.00        0.00        0.09 %
      B        0.44        0.00        0.00        0.08 %
     AM        0.43        0.00        0.00        0.08 %
    all        0.38        0.15        0.00       28.21 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.41        1.34        0.00

    Data read    : 59.31 kiB
    Data written : 8.87 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.639 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(82): syntax error near 'property'
[ERROR (VERI-2344)] top_sva.sv(82): SystemVerilog 2009 keyword 'property' used in incorrect context
[ERROR (VERI-1072)] top_sva.sv(273): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(82): syntax error near 'property'
	[ERROR (VERI-2344)] top_sva.sv(82): SystemVerilog 2009 keyword 'property' used in incorrect context
	[ERROR (VERI-1072)] top_sva.sv(273): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 40 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 368 of 773 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 11 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 26
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 4016732@micro03(local) jg_3921360_micro03_19
0.0.Hp: Proofgrid shell started at 4016733@micro03(local) jg_3921360_micro03_19
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.24 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.24 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.24 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.24 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.24 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.24 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.28 s].
0: ProofGrid usable level: 24
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 23
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_12:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_12:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_14:precondition1"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Proofgrid shell started at 4016764@micro03(local) jg_3921360_micro03_19
0.0.Bm: Proofgrid shell started at 4016765@micro03(local) jg_3921360_micro03_19
0.0.Mpcustom4: Proofgrid shell started at 4016766@micro03(local) jg_3921360_micro03_19
0.0.Oh: Proofgrid shell started at 4016767@micro03(local) jg_3921360_micro03_19
0.0.L: Proofgrid shell started at 4016768@micro03(local) jg_3921360_micro03_19
0.0.B: Proofgrid shell started at 4016769@micro03(local) jg_3921360_micro03_19
0.0.AM: Proofgrid shell started at 4016770@micro03(local) jg_3921360_micro03_19
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_14:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.15 s.
0.0.Hp: Trace Attempt  3	[0.12 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.18 s.
0.0.Hp: Trace Attempt  4	[0.19 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  5	[0.31 s]
0.0.Hp: A trace with 5 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.22 s.
0.0.Hp: A trace with 5 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.28 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.45 s]
0.0.Hp: Trace Attempt  7	[0.41 s]
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.28 s.
0.0.Hp: All properties determined. [0.42 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Exited with Success (@ 0.45 s)
0: ProofGrid usable level: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Interrupted. [0.14 s]
0.0.Oh: Interrupted. [0.15 s]
0.0.Mpcustom4: All properties determined. [0.15 s]
0.0.Oh: Exited with Success (@ 0.45 s)
0.0.L: Interrupted. [0.15 s]
0.0.AM: Exited with Success (@ 0.45 s)
0.0.N: All properties determined. [0.15 s]
0.0.Mpcustom4: Exited with Success (@ 0.45 s)
0.0.L: Exited with Success (@ 0.46 s)
0.0.B: Interrupted. [0.15 s]
0.0.N: Exited with Success (@ 0.46 s)
0.0.Bm: Interrupted. [0.15 s]
0.0.B: Exited with Success (@ 0.46 s)
0.0.Ht: Interrupted. [0.15 s]
0.0.Bm: Exited with Success (@ 0.46 s)
0.0.Ht: Exited with Success (@ 0.46 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 27.86 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.44        0.00       77.74 %
     Hp        0.11        0.44        0.00       79.82 %
     Ht        0.30        0.00        0.00        0.24 %
     Bm        0.30        0.00        0.00        0.23 %
    Mpcustom4        0.30        0.00        0.00        0.22 %
     Oh        0.29        0.00        0.00        0.22 %
      L        0.29        0.00        0.00        0.21 %
      B        0.29        0.00        0.00        0.20 %
     AM        0.28        0.00        0.00        0.20 %
    all        0.25        0.10        0.00       27.86 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.29        0.89        0.00

    Data read    : 57.53 kiB
    Data written : 9.52 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.401 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 40
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 26
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 40 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 369 of 775 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4019487@micro03(local) jg_3921360_micro03_20
0.0.N: Proofgrid shell started at 4019486@micro03(local) jg_3921360_micro03_20
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.19 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.19 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.22 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.22 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.22 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.22 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0: ProofGrid usable level: 24
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.06 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_14:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_14:precondition1"	[0.05 s].
0.0.Ht: Proofgrid shell started at 4019518@micro03(local) jg_3921360_micro03_20
0.0.Bm: Proofgrid shell started at 4019519@micro03(local) jg_3921360_micro03_20
0.0.Mpcustom4: Proofgrid shell started at 4019520@micro03(local) jg_3921360_micro03_20
0.0.Oh: Proofgrid shell started at 4019521@micro03(local) jg_3921360_micro03_20
0.0.L: Proofgrid shell started at 4019522@micro03(local) jg_3921360_micro03_20
0.0.B: Proofgrid shell started at 4019523@micro03(local) jg_3921360_micro03_20
0.0.AM: Proofgrid shell started at 4019524@micro03(local) jg_3921360_micro03_20
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.22 s.
0.0.Hp: Trace Attempt  3	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.22 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.28 s.
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.28 s.
0.0.Hp: Trace Attempt  5	[0.32 s]
0.0.Hp: A trace with 5 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.28 s.
0.0.Hp: A trace with 5 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.31 s.
0.0.Hp: A proof was found: No trace exists. [0.38 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.35 s.
0.0.Hp: A proof was found: No trace exists. [0.38 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.35 s.
0.0.Hp: A proof was found: No trace exists. [0.38 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.35 s.
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.45 s]
0.0.Hp: Trace Attempt  7	[0.42 s]
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.35 s.
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.35 s.
0.0.Hp: All properties determined. [0.43 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.18 s]
0.0.Ht: Trace Attempt  2	[0.18 s]
0.0.Ht: Trace Attempt  3	[0.18 s]
0.0.Ht: Trace Attempt  4	[0.18 s]
0.0.Ht: Trace Attempt  5	[0.18 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.19 s]
0.0.Bm: Trace Attempt  2	[0.19 s]
0.0.Bm: Trace Attempt  3	[0.19 s]
0.0.Bm: Trace Attempt  4	[0.19 s]
0.0.Bm: Trace Attempt  5	[0.19 s]
0.0.Mpcustom4: Trace Attempt  1	[0.16 s]
0.0.Mpcustom4: Trace Attempt  2	[0.16 s]
0.0.Mpcustom4: Trace Attempt  3	[0.19 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00387246s
0.0.Oh: All properties either determined or skipped. [0.18 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  9	[0.02 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.45 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.45 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt  7	[0.18 s]
0.0.Ht: All properties determined. [0.20 s]
0.0.Bm: Trace Attempt  7	[0.20 s]
0.0.Bm: All properties determined. [0.20 s]
0.0.Mpcustom4: All properties determined. [0.19 s]
0.0.AM: All properties determined. [0.03 s]
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.AM: Exited with Success (@ 0.45 s)
0.0.B: Trace Attempt 15	[0.01 s]
0.0.Mpcustom4: Exited with Success (@ 0.45 s)
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: All properties determined. [0.02 s]
0.0.N: Exited with Success (@ 0.45 s)
0.0.Ht: Exited with Success (@ 0.45 s)
0.0.L: All properties determined. [0.21 s]
0.0.B: Exited with Success (@ 0.45 s)
0.0.Bm: Exited with Success (@ 0.45 s)
0.0.L: Exited with Success (@ 0.46 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 36.93 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.44        0.00       78.93 %
     Hp        0.10        0.44        0.00       80.70 %
     Ht        0.24        0.03        0.00       11.03 %
     Bm        0.24        0.03        0.00       11.14 %
    Mpcustom4        0.24        0.03        0.00       11.25 %
     Oh        0.24        0.03        0.00       11.30 %
      L        0.23        0.03        0.00       11.48 %
      B        0.23        0.03        0.00       11.70 %
     AM        0.21        0.03        0.00       12.39 %
    all        0.21        0.12        0.00       36.93 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.86        1.09        0.00

    Data read    : 63.81 kiB
    Data written : 9.06 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.364 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 40
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 26
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 40 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 369 of 787 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4023348@micro03(local) jg_3921360_micro03_21
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 4023347@micro03(local) jg_3921360_micro03_21
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid usable level: 26
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.03 s].
0: ProofGrid usable level: 25
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 2 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.31 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.34 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.42 s.
0.0.Hp: Trace Attempt  3	[0.16 s]
0.0.Hp: A trace with 3 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.42 s.
0.0.Hp: A trace with 3 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.51 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.51 s.
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.53 s.
0.0.Hp: Trace Attempt  4	[0.26 s]
0.0.Hp: Trace Attempt  5	[0.38 s]
0.0.Hp: A trace with 5 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.54 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.59 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 4023379@micro03(local) jg_3921360_micro03_21
0.0.Bm: Proofgrid shell started at 4023380@micro03(local) jg_3921360_micro03_21
0.0.Mpcustom4: Proofgrid shell started at 4023381@micro03(local) jg_3921360_micro03_21
0.0.Oh: Proofgrid shell started at 4023382@micro03(local) jg_3921360_micro03_21
0.0.L: Proofgrid shell started at 4023383@micro03(local) jg_3921360_micro03_21
0.0.B: Proofgrid shell started at 4023386@micro03(local) jg_3921360_micro03_21
0.0.AM: Proofgrid shell started at 4023388@micro03(local) jg_3921360_micro03_21
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.66 s.
0.0.Hp: Trace Attempt  6	[0.49 s]
0.0.Hp: A trace with 6 cycles was found. [0.49 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.67 s.
0.0.Hp: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.69 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  7	[0.60 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.02 s]
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00387508s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.62 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 3
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Overconstrained local search, searching for dead end trace with 5 - 7 cycles
0.0.L: Trace Attempt  5	[0.03 s]
0.0.L: Trace Attempt  6	[0.03 s]
0.0.L: A trace with 6 cycles was found. [0.03 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 6 cycles in task "<embedded>" in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.73 s.
0.0.Mpcustom4: Trace Attempt  4	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_13:precondition1 (9) }
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.06 s]
0.0.N: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.04 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.04 s].
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.66 s]
0.0.Hp: A proof was found: No trace exists. [0.66 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.73 s.
0.0.Hp: All properties determined. [0.66 s]
0.0.Mpcustom4: Trace Attempt  4	[0.05 s]
0.0.Mpcustom4: Trace Attempt  5	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  8	[0.06 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.04 s].
0.0.AM: All properties determined. [0.06 s]
0.0.N: All properties determined. [0.06 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 13	[0.06 s]
0.0.Ht: All properties determined. [0.06 s]
0.0.Bm: Trace Attempt 11	[0.05 s]
0.0.Bm: All properties determined. [0.06 s]
0.0.Mpcustom4: All properties determined. [0.06 s]
0.0.N: Exited with Success (@ 0.67 s)
0: ProofGrid usable level: 0
0.0.L: All properties determined. [0.07 s]
0.0.B: Trace Attempt 40	[0.04 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.04 s].
0.0.B: All properties determined. [0.04 s]
0.0.AM: Exited with Success (@ 0.67 s)
0.0.Ht: Exited with Success (@ 0.67 s)
0.0.Bm: Exited with Success (@ 0.67 s)
0.0.Mpcustom4: Exited with Success (@ 0.67 s)
0.0.B: Exited with Success (@ 0.67 s)
0.0.Hp: Exited with Success (@ 0.67 s)
0.0.L: Exited with Success (@ 0.67 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 27.78 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.63        0.00       83.34 %
     Hp        0.10        0.66        0.00       87.36 %
     Ht        0.60        0.06        0.00        9.25 %
     Bm        0.60        0.06        0.00        9.37 %
    Mpcustom4        0.60        0.06        0.00        9.40 %
     Oh        0.59        0.02        0.00        3.29 %
      L        0.58        0.06        0.00        9.64 %
      B        0.57        0.04        0.00        6.75 %
     AM        0.56        0.06        0.00        9.95 %
    all        0.48        0.18        0.00       27.78 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.31        1.66        0.00

    Data read    : 78.15 kiB
    Data written : 19.44 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.541 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 40
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 26
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 40 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 369 of 794 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 4027752@micro03(local) jg_3921360_micro03_22
0.0.Hp: Proofgrid shell started at 4027753@micro03(local) jg_3921360_micro03_22
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.28 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.28 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.32 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.32 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.32 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.32 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0: ProofGrid usable level: 25
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.06 s].
0: ProofGrid usable level: 24
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_14:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_14:precondition1"	[0.06 s].
0.0.Ht: Proofgrid shell started at 4027784@micro03(local) jg_3921360_micro03_22
0.0.Bm: Proofgrid shell started at 4027785@micro03(local) jg_3921360_micro03_22
0.0.Mpcustom4: Proofgrid shell started at 4027786@micro03(local) jg_3921360_micro03_22
0.0.Oh: Proofgrid shell started at 4027787@micro03(local) jg_3921360_micro03_22
0.0.L: Proofgrid shell started at 4027788@micro03(local) jg_3921360_micro03_22
0.0.B: Proofgrid shell started at 4027789@micro03(local) jg_3921360_micro03_22
0.0.AM: Proofgrid shell started at 4027790@micro03(local) jg_3921360_micro03_22
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.25 s.
0.0.Hp: Trace Attempt  3	[0.14 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.25 s.
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.08 s].
0.0.Hp: Trace Attempt  5	[0.34 s]
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.36 s.
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.42 s.
0.0.Hp: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.48 s.
0.0.Hp: Trace Attempt  7	[0.48 s]
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.48 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.48 s.
0.0.Hp: Trace Attempt  8	[0.52 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.20 s]
0.0.Mpcustom4: Trace Attempt  2	[0.20 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.19 s]
0.0.Ht: Trace Attempt  2	[0.19 s]
0.0.Ht: Trace Attempt  3	[0.19 s]
0.0.Ht: Trace Attempt  4	[0.19 s]
0.0.Ht: Trace Attempt  5	[0.19 s]
0.0.Bm: Trace Attempt  1	[0.19 s]
0.0.Bm: Trace Attempt  2	[0.19 s]
0.0.Bm: Trace Attempt  3	[0.19 s]
0.0.Bm: Trace Attempt  4	[0.19 s]
0.0.Bm: Trace Attempt  5	[0.20 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.56 s]
0.0.Hp: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.49 s.
0.0.Hp: All properties determined. [0.54 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00398022s
0.0.Oh: All properties either determined or skipped. [0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.Oh: Exited with Success (@ 0.56 s)
0: ProofGrid usable level: 0
0.0.B: Trace Attempt 26	[0.02 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.01 s].
0.0.B: All properties determined. [0.02 s]
0.0.AM: Trace Attempt 12	[0.02 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.01 s].
0.0.AM: All properties determined. [0.02 s]
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.01 s].
0.0.N: All properties determined. [0.03 s]
0.0.Hp: Exited with Success (@ 0.56 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt  8	[0.19 s]
0.0.Ht: All properties determined. [0.22 s]
0.0.Bm: Trace Attempt  7	[0.22 s]
0.0.Bm: All properties determined. [0.22 s]
0.0.L: All properties determined. [0.22 s]
0.0.B: Exited with Success (@ 0.56 s)
0.0.AM: Exited with Success (@ 0.56 s)
0.0.N: Exited with Success (@ 0.56 s)
0.0.L: Exited with Success (@ 0.56 s)
0.0.Ht: Exited with Success (@ 0.56 s)
0.0.Bm: Exited with Success (@ 0.56 s)
0.0.Mpcustom4: All properties determined. [0.23 s]
0.0.Mpcustom4: Exited with Success (@ 0.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 32.62 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        0.54        0.00       73.24 %
     Hp        0.18        0.54        0.00       75.19 %
     Ht        0.34        0.03        0.00        7.93 %
     Bm        0.34        0.03        0.00        7.98 %
    Mpcustom4        0.33        0.03        0.00        8.05 %
     Oh        0.33        0.03        0.00        8.09 %
      L        0.32        0.03        0.00        8.24 %
      B        0.32        0.03        0.00        8.33 %
     AM        0.30        0.03        0.00        8.73 %
    all        0.30        0.14        0.00       32.62 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.67        1.29        0.00

    Data read    : 67.85 kiB
    Data written : 9.85 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.469 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 40
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 26
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 39 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 362 of 778 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 9 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4030802@micro03(local) jg_3921360_micro03_23
0.0.N: Proofgrid shell started at 4030801@micro03(local) jg_3921360_micro03_23
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.48 s.
0: ProofGrid usable level: 26
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.05 s].
0: ProofGrid usable level: 25
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.07 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.72 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.72 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.78 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.05 s].
0.0.Ht: Proofgrid shell started at 4030833@micro03(local) jg_3921360_micro03_23
0.0.Bm: Proofgrid shell started at 4030835@micro03(local) jg_3921360_micro03_23
0.0.Mpcustom4: Proofgrid shell started at 4030836@micro03(local) jg_3921360_micro03_23
0.0.Oh: Proofgrid shell started at 4030837@micro03(local) jg_3921360_micro03_23
0.0.L: Proofgrid shell started at 4030838@micro03(local) jg_3921360_micro03_23
0.0.B: Proofgrid shell started at 4030839@micro03(local) jg_3921360_micro03_23
0.0.AM: Proofgrid shell started at 4030840@micro03(local) jg_3921360_micro03_23
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
0: ProofGrid usable level: 17
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.94 s.
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.94 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.94 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.98 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.98 s.
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.Hp: Trace Attempt  5	[0.32 s]
0.0.Hp: A trace with 5 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 1.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 1.06 s.
0.0.Hp: Job connection closed, grace period 600s
0.0.Hp: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 1.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.46 s]
0.0.Hp: A trace with 6 cycles was found. [0.46 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [0.62 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 1.15 s.
0.0.Hp: A proof was found: No trace exists. [0.62 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 1.15 s.
0.0.Hp: A proof was found: No trace exists. [0.62 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 1.15 s.
0.0.Hp: Trace Attempt  7	[0.62 s]
0.0.Hp: Connection failure (write), message was 'Broken pipe'
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 1.16 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 1.16 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 1.16 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.11 s]
0.0.Hp: Trace Attempt  8	[0.69 s]
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 1.16 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 1.16 s.
0.0.Hp: All properties determined. [0.71 s]
0.0.Hp: Exited with Success (@ 1.11 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.47 s]
0.0.Bm: Interrupted. [0.47 s]
0.0.Mpcustom4: Interrupted. [0.47 s]
0.0.Oh: Interrupted. [0.47 s]
0.0.L: Interrupted. [0.47 s]
0.0.B: Interrupted. [0.46 s]
0.0.AM: Interrupted. [0.46 s]
0.0.N: All properties determined. [0.23 s]
0.0.Bm: Exited with Success (@ 1.12 s)
0.0.Mpcustom4: Exited with Success (@ 1.12 s)
0.0.Oh: Exited with Success (@ 1.12 s)
0.0.L: Exited with Success (@ 1.12 s)
0.0.B: Exited with Success (@ 1.12 s)
0.0.AM: Exited with Success (@ 1.12 s)
0.0.N: Exited with Success (@ 1.12 s)
0.0.Ht: Exited with Success (@ 1.12 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 29.01 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.31        1.06        0.00       77.65 %
     Hp        0.22        0.90        0.00       80.25 %
     Ht        0.65        0.00        0.00        0.07 %
     Bm        0.63        0.00        0.00        0.06 %
    Mpcustom4        0.62        0.00        0.00        0.06 %
     Oh        0.61        0.00        0.00        0.06 %
      L        0.61        0.00        0.00        0.05 %
      B        0.60        0.00        0.00        0.05 %
     AM        0.59        0.00        0.00        0.05 %
    all        0.54        0.22        0.00       29.01 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.82        1.97        0.00

    Data read    : 71.15 kiB
    Data written : 7.82 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 1.027 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 39
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 25
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 25 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 364 of 844 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 28
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 4098747@micro03(local) jg_3921360_micro03_24
0.0.Hp: Proofgrid shell started at 4098748@micro03(local) jg_3921360_micro03_24
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.26 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.26 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0: ProofGrid usable level: 26
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.28 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.28 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 25
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0: ProofGrid usable level: 22
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.12 s].
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.22 s.
0.0.Hp: Trace Attempt  3	[0.15 s]
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.31 s.
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.Ht: Proofgrid shell started at 4098779@micro03(local) jg_3921360_micro03_24
0.0.Bm: Proofgrid shell started at 4098780@micro03(local) jg_3921360_micro03_24
0.0.Mpcustom4: Proofgrid shell started at 4098781@micro03(local) jg_3921360_micro03_24
0.0.Oh: Proofgrid shell started at 4098782@micro03(local) jg_3921360_micro03_24
0.0.L: Proofgrid shell started at 4098783@micro03(local) jg_3921360_micro03_24
0.0.B: Proofgrid shell started at 4098784@micro03(local) jg_3921360_micro03_24
0.0.AM: Proofgrid shell started at 4098785@micro03(local) jg_3921360_micro03_24
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.34 s]
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.42 s.
0.0.Hp: A trace with 5 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.45 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.0054134s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  6	[0.00 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  6	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.04 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.52 s.
0.0.Hp: Trace Attempt  6	[0.49 s]
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.52 s.
0.0.Hp: Trace Attempt  7	[0.61 s]
0.0.Ht: Trace Attempt  7	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  4	[0.04 s]
0.0.Mpcustom4: Trace Attempt  5	[0.04 s]
0.0.Mpcustom4: Trace Attempt  3	[0.05 s]
0.0.Mpcustom4: Trace Attempt  4	[0.05 s]
0.0.Mpcustom4: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.08 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt  3	[0.14 s]
0.0.Mpcustom4: Trace Attempt  4	[0.16 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Oh: Exited with Success (@ 0.65 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 4
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Trace Attempt  5	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable2:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <18> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (20) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (26) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  5	[0.10 s]
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt 10	[0.03 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 159	[0.18 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.23 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.52 s.
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  9	[0.02 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.25 s]
0.0.B: Trace Attempt 21	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.72 s]
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.52 s.
0.0.Hp: All properties determined. [0.70 s]
0.0.Mpcustom4: Trace Attempt  3	[0.28 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: All properties determined. [0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.N: All properties determined. [0.04 s]
0.0.Hp: Exited with Success (@ 0.72 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 14	[0.16 s]
0.0.Ht: All properties determined. [0.28 s]
0.0.Bm: Trace Attempt 30	[0.27 s]
0.0.Bm: All properties determined. [0.28 s]
0.0.Mpcustom4: All properties determined. [0.28 s]
0.0.B: Trace Attempt  9	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: All properties determined. [0.04 s]
0.0.AM: Exited with Success (@ 0.72 s)
0.0.N: Exited with Success (@ 0.72 s)
0.0.Mpcustom4: Exited with Success (@ 0.72 s)
0.0.B: Exited with Success (@ 0.72 s)
0.0.Bm: Exited with Success (@ 0.73 s)
0.0.Ht: Exited with Success (@ 0.73 s)
0.0.L: Trace Attempt 20	[0.28 s]
0.0.L: All properties determined. [0.29 s]
0.0.L: Exited with Success (@ 0.73 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 50.49 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.71        0.00       84.25 %
     Hp        0.11        0.71        0.00       86.94 %
     Ht        0.44        0.28        0.00       39.02 %
     Bm        0.43        0.28        0.00       39.17 %
    Mpcustom4        0.43        0.28        0.00       39.34 %
     Oh        0.43        0.21        0.00       32.33 %
      L        0.43        0.28        0.00       39.58 %
      B        0.43        0.28        0.00       39.64 %
     AM        0.41        0.28        0.00       40.31 %
    all        0.36        0.37        0.00       50.49 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.24        3.30        0.00

    Data read    : 129.31 kiB
    Data written : 43.80 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.576 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 26
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_data_transfer -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_data_transfer".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(142): 'read_h' is not valid in an expression
[ERROR (VERI-1419)] top_sva.sv(142): illegal operand for operator &&
[ERROR (VERI-1072)] top_sva.sv(288): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(142): 'read_h' is not valid in an expression
	[ERROR (VERI-1419)] top_sva.sv(142): illegal operand for operator &&
	[ERROR (VERI-1072)] top_sva.sv(288): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 43 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 376 of 862 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 4102379@micro03(local) jg_3921360_micro03_25
0.0.Hp: Proofgrid shell started at 4102380@micro03(local) jg_3921360_micro03_25
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.22 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.22 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.26 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.26 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.26 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.26 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0: ProofGrid usable level: 21
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0: ProofGrid usable level: 20
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.20 s.
0.0.Hp: Trace Attempt  3	[0.17 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Single_read_check" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.28 s.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.35 s.
0.0.Hp: Trace Attempt  4	[0.25 s]
0.0.Ht: Proofgrid shell started at 4102411@micro03(local) jg_3921360_micro03_25
0.0.Bm: Proofgrid shell started at 4102412@micro03(local) jg_3921360_micro03_25
0.0.Mpcustom4: Proofgrid shell started at 4102413@micro03(local) jg_3921360_micro03_25
0.0.Oh: Proofgrid shell started at 4102414@micro03(local) jg_3921360_micro03_25
0.0.L: Proofgrid shell started at 4102415@micro03(local) jg_3921360_micro03_25
0.0.B: Proofgrid shell started at 4102416@micro03(local) jg_3921360_micro03_25
0.0.AM: Proofgrid shell started at 4102420@micro03(local) jg_3921360_micro03_25
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.35 s]
0.0.Hp: A trace with 5 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.51 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.06 s]
0.0.Bm: Trace Attempt  2	[0.06 s]
0.0.Bm: Trace Attempt  3	[0.06 s]
0.0.Bm: Trace Attempt  4	[0.07 s]
0.0.Bm: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.05 s]
0.0.Mpcustom4: Trace Attempt  2	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  4	[0.08 s]
0.0.Mpcustom4: Trace Attempt  5	[0.08 s]
0.0.Mpcustom4: Trace Attempt  3	[0.09 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt  3	[0.11 s]
0.0.Mpcustom4: Trace Attempt  4	[0.12 s]
0.0.Mpcustom4: Trace Attempt  5	[0.13 s]
0.0.Mpcustom4: Trace Attempt  3	[0.16 s]
0.0.Mpcustom4: Trace Attempt  4	[0.17 s]
0.0.Mpcustom4: Trace Attempt  5	[0.19 s]
0.0.Mpcustom4: Trace Attempt  3	[0.28 s]
0.0.Mpcustom4: Trace Attempt  4	[0.30 s]
0.0.Mpcustom4: Trace Attempt  5	[0.31 s]
0.0.Oh: bwd trail(1): 1 0.00539543s
0.0.Oh: All properties either determined or skipped. [0.05 s]
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable2:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (10) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  4	[0.08 s]
0.0.L: Trace Attempt  5	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (15) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  5	[0.10 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <20> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (22) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  6	[0.00 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.04 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt 10	[0.03 s]
0.0.AM: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.04 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.59 s.
0.0.Hp: Trace Attempt  6	[0.48 s]
0.0.Hp: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.59 s.
0.0.Hp: Trace Attempt  7	[0.60 s]
0.0.Hp: A proof was found: No trace exists. [0.66 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.66 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.66 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.59 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.79 s]
0.0.Hp: Trace Attempt  8	[0.66 s]
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.59 s.
0.0.Hp: All properties determined. [0.68 s]
0.0.Oh: Exited with Success (@ 0.79 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.79 s)
0.0.AM: All properties determined. [0.30 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 17	[0.35 s]
0.0.Ht: All properties determined. [0.35 s]
0.0.L: Trace Attempt 20	[0.34 s]
0.0.L: All properties determined. [0.36 s]
0.0.AM: Exited with Success (@ 0.79 s)
0.0.N: All properties determined. [0.31 s]
0.0.Ht: Exited with Success (@ 0.79 s)
0.0.Mpcustom4: Trace Attempt  8	[0.35 s]
0.0.Mpcustom4: All properties determined. [0.36 s]
0.0.B: Trace Attempt 233	[0.30 s]
0.0.L: Exited with Success (@ 0.79 s)
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: All properties determined. [0.31 s]
0.0.N: Exited with Success (@ 0.79 s)
0.0.Mpcustom4: Exited with Success (@ 0.80 s)
0.0.B: Exited with Success (@ 0.80 s)
0.0.Bm: Trace Attempt 27	[0.35 s]
0.0.Bm: All properties determined. [0.36 s]
0.0.Bm: Exited with Success (@ 0.81 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 54.58 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.78        0.00       87.37 %
     Hp        0.11        0.78        0.00       88.01 %
     Ht        0.43        0.31        0.00       41.95 %
     Bm        0.43        0.31        0.00       42.11 %
    Mpcustom4        0.43        0.31        0.00       42.19 %
     Oh        0.43        0.31        0.00       42.29 %
      L        0.40        0.31        0.00       43.88 %
      B        0.39        0.31        0.00       44.25 %
     AM        0.39        0.31        0.00       44.40 %
    all        0.35        0.42        0.00       54.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.13        3.76        0.00

    Data read    : 137.76 kiB
    Data written : 31.69 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.729 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 43
                 assertions                   : 16
                  - proven                    : 14 (87.5%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (12.5%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 27
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 27 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Single_read_check -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Single_read_check".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(142): 'z' is not declared
[ERROR (VERI-1072)] top_sva.sv(288): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(142): 'z' is not declared
	[ERROR (VERI-1072)] top_sva.sv(288): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 43 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 376 of 862 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4103730@micro03(local) jg_3921360_micro03_26
0.0.N: Proofgrid shell started at 4103729@micro03(local) jg_3921360_micro03_26
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.27 s.
0: ProofGrid usable level: 29
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 28
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0: ProofGrid usable level: 27
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.22 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.48 s.
0.0.Hp: Trace Attempt  3	[0.22 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.48 s.
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Single_read_check" in 0.60 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.60 s.
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.72 s.
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.81 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.81 s.
0.0.Ht: Proofgrid shell started at 4103761@micro03(local) jg_3921360_micro03_26
0.0.Bm: Proofgrid shell started at 4103762@micro03(local) jg_3921360_micro03_26
0.0.Mpcustom4: Proofgrid shell started at 4103763@micro03(local) jg_3921360_micro03_26
0.0.Oh: Proofgrid shell started at 4103764@micro03(local) jg_3921360_micro03_26
0.0.L: Proofgrid shell started at 4103765@micro03(local) jg_3921360_micro03_26
0.0.B: Proofgrid shell started at 4103766@micro03(local) jg_3921360_micro03_26
0.0.AM: Proofgrid shell started at 4103767@micro03(local) jg_3921360_micro03_26
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.32 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.00 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.45 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.45 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.95 s.
0.0.Oh: Job connection closed, grace period 600s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.00 s.
0: ProofGrid usable level: 11
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.03 s.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.00 s]
0.0.Oh: Connection failure (write), message was 'Broken pipe'
0.0.Oh: bwd trail(1): 1 0.00874344s
0.0.Oh: All properties either determined or skipped. [0.02 s]
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable2:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Trace Attempt  5	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (17) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <19> }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (21) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  4	[0.08 s]
0.0.L: Trace Attempt  5	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (27) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Trace Attempt  5	[0.11 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  6	[0.01 s]
0.0.AM: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.11 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.11 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.04 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.11 s].
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 1.06 s.
0.0.Hp: Trace Attempt  6	[0.63 s]
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 1.06 s.
0.0.Hp: Trace Attempt  7	[0.83 s]
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 1.06 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.97 s]
0.0.Hp: Trace Attempt  8	[0.91 s]
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 1.06 s.
0.0.Hp: All properties determined. [0.94 s]
0.0.Ht: Trace Attempt  7	[0.02 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.02 s]
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  3	[0.04 s]
0.0.Mpcustom4: Trace Attempt  4	[0.05 s]
0.0.Mpcustom4: Trace Attempt  5	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  4	[0.06 s]
0.0.Mpcustom4: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.09 s]
0.0.Mpcustom4: Trace Attempt  4	[0.10 s]
0.0.Mpcustom4: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt  3	[0.16 s]
0.0.Mpcustom4: Trace Attempt  4	[0.18 s]
0.0.Mpcustom4: Trace Attempt  5	[0.18 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.30 s]
0.0.Mpcustom4: Trace Attempt  4	[0.33 s]
0.0.Mpcustom4: Trace Attempt  5	[0.34 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.41 s]
0.0.Mpcustom4: Trace Attempt  4	[0.43 s]
0.0.Mpcustom4: Trace Attempt  5	[0.44 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.50 s]
0.0.Oh: Exited with Success (@ 0.97 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.97 s)
0.0.N: All properties determined. [0.53 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 25	[0.52 s]
0.0.Ht: All properties determined. [0.53 s]
0.0.Bm: Trace Attempt 46	[0.52 s]
0.0.Bm: All properties determined. [0.53 s]
0.0.L: Trace Attempt 30	[0.49 s]
0.0.L: All properties determined. [0.53 s]
0.0.AM: All properties determined. [0.53 s]
0.0.N: Exited with Success (@ 0.98 s)
0.0.Ht: Exited with Success (@ 0.98 s)
0.0.L: Exited with Success (@ 0.98 s)
0.0.AM: Exited with Success (@ 0.98 s)
0.0.Mpcustom4: All properties determined. [0.53 s]
0.0.Bm: Exited with Success (@ 0.98 s)
0.0.B: Trace Attempt 391	[0.52 s]
0.0.Mpcustom4: Exited with Success (@ 0.98 s)
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.12 s].
0.0.B: All properties determined. [0.54 s]
0.0.B: Exited with Success (@ 0.98 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 61.27 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.95        0.00       87.79 %
     Hp        0.11        0.96        0.00       90.13 %
     Ht        0.44        0.52        0.00       54.19 %
     Bm        0.44        0.52        0.00       54.47 %
    Mpcustom4        0.43        0.52        0.00       54.68 %
     Oh        0.43        0.05        0.00       10.17 %
      L        0.42        0.52        0.00       55.35 %
      B        0.41        0.52        0.00       55.90 %
     AM        0.41        0.52        0.00       56.41 %
    all        0.36        0.57        0.00       61.27 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.23        5.11        0.00

    Data read    : 192.33 kiB
    Data written : 9.86 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.882 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 43
                 assertions                   : 16
                  - proven                    : 14 (87.5%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (12.5%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 27
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 27 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Single_read_check -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Single_read_check".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 43 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 376 of 862 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4104484@micro03(local) jg_3921360_micro03_27
0.0.N: Proofgrid shell started at 4104483@micro03(local) jg_3921360_micro03_27
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.25 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.25 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.25 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.25 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 28
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.11 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.25 s.
0.0.Hp: Trace Attempt  3	[0.19 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.25 s.
0.0.Hp: A trace with 3 cycles was found. [0.19 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.30 s.
0.0.Hp: A trace with 3 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.36 s.
0.0.Ht: Proofgrid shell started at 4104515@micro03(local) jg_3921360_micro03_27
0.0.Bm: Proofgrid shell started at 4104516@micro03(local) jg_3921360_micro03_27
0.0.Mpcustom4: Proofgrid shell started at 4104517@micro03(local) jg_3921360_micro03_27
0.0.Oh: Proofgrid shell started at 4104518@micro03(local) jg_3921360_micro03_27
0.0.L: Proofgrid shell started at 4104519@micro03(local) jg_3921360_micro03_27
0.0.B: Proofgrid shell started at 4104520@micro03(local) jg_3921360_micro03_27
0.0.AM: Proofgrid shell started at 4104521@micro03(local) jg_3921360_micro03_27
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Single_read_check" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.28 s]
0.0.Hp: Trace Attempt  5	[0.40 s]
0.0.Hp: A trace with 5 cycles was found. [0.40 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.41 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.46 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.Ht: Trace Attempt  7	[0.03 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable2:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.L: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <18> }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (20) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (26) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  5	[0.10 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  6	[0.02 s]
0.0.AM: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.52 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.72 s]
0.0.Hp: Trace Attempt  6	[0.52 s]
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.52 s.
0.0.Hp: All properties determined. [0.57 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Exited with Success (@ 0.72 s)
0: ProofGrid usable level: 0
0.0.B: Trace Attempt 272	[0.31 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: All properties determined. [0.31 s]
0.0.AM: All properties determined. [0.31 s]
0.0.N: All properties determined. [0.30 s]
0.0.Bm: Trace Attempt 31	[0.30 s]
0.0.Bm: All properties determined. [0.31 s]
0.0.Mpcustom4: Interrupted. [0.29 s]
0.0.Oh: All properties determined. [0.29 s]
0.0.L: Trace Attempt 21	[0.31 s]
0.0.L: All properties determined. [0.32 s]
0.0.B: Exited with Success (@ 0.73 s)
0.0.AM: Exited with Success (@ 0.73 s)
0.0.N: Exited with Success (@ 0.73 s)
0.0.Bm: Exited with Success (@ 0.73 s)
0.0.Mpcustom4: Exited with Success (@ 0.73 s)
0.0.Oh: Exited with Success (@ 0.73 s)
0.0.L: Exited with Success (@ 0.74 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 17	[0.27 s]
0.0.Ht: All properties determined. [0.33 s]
0.0.Ht: Exited with Success (@ 0.75 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 49.47 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.72        0.00       86.09 %
     Hp        0.11        0.72        0.00       87.16 %
     Ht        0.41        0.31        0.00       42.82 %
     Bm        0.41        0.31        0.00       43.05 %
    Mpcustom4        0.41        0.00        0.00        0.47 %
     Oh        0.41        0.00        0.00        0.46 %
      L        0.41        0.31        0.00       43.31 %
      B        0.39        0.31        0.00       43.95 %
     AM        0.39        0.31        0.00       44.31 %
    all        0.34        0.33        0.00       49.47 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.05        2.98        0.00

    Data read    : 131.92 kiB
    Data written : 14.58 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.68 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 43
                 assertions                   : 16
                  - proven                    : 15 (93.75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 27
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 27 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 43 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 375 of 861 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 11 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 29
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4110189@micro03(local) jg_3921360_micro03_28
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 4110188@micro03(local) jg_3921360_micro03_28
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.29 s.
0: ProofGrid usable level: 28
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.01 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.42 s.
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.49 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.58 s.
0.0.Hp: Trace Attempt  3	[0.21 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.58 s.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.64 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.64 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.64 s.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.70 s.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.74 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.78 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.78 s.
0.0.Hp: Trace Attempt  4	[0.30 s]
0.0.Ht: Proofgrid shell started at 4110225@micro03(local) jg_3921360_micro03_28
0.0.Bm: Proofgrid shell started at 4110226@micro03(local) jg_3921360_micro03_28
0.0.Mpcustom4: Proofgrid shell started at 4110227@micro03(local) jg_3921360_micro03_28
0.0.Oh: Proofgrid shell started at 4110232@micro03(local) jg_3921360_micro03_28
0.0.L: Proofgrid shell started at 4110233@micro03(local) jg_3921360_micro03_28
0.0.B: Proofgrid shell started at 4110234@micro03(local) jg_3921360_micro03_28
0.0.AM: Proofgrid shell started at 4110236@micro03(local) jg_3921360_micro03_28
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.41 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.41 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.91 s.
0.0.Hp: Trace Attempt  6	[0.57 s]
0.0.Hp: A trace with 6 cycles was found. [0.57 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.91 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Single_read_check" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.94 s.
0.0.Hp: Trace Attempt  7	[0.73 s]
0.0.Hp: A trace with 7 cycles was found. [0.73 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.94 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00437727s
0.0.Oh: All properties either determined or skipped. [0.20 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Exited with Success (@ 0.81 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 6
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.98 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.98 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.98 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.22 s]
0.0.Ht: Trace Attempt  2	[0.22 s]
0.0.Ht: Trace Attempt  3	[0.22 s]
0.0.Ht: Trace Attempt  4	[0.22 s]
0.0.Ht: Trace Attempt  5	[0.22 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.22 s]
0.0.Bm: Trace Attempt  2	[0.22 s]
0.0.Bm: Trace Attempt  3	[0.22 s]
0.0.Mpcustom4: Trace Attempt  1	[0.20 s]
0.0.Mpcustom4: Trace Attempt  2	[0.20 s]
0.0.Bm: Trace Attempt  4	[0.22 s]
0.0.Bm: Trace Attempt  5	[0.22 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.23 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (4) }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  3	[0.23 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.23 s]
0.0.L: Trace Attempt  4	[0.23 s]
0.0.L: Trace Attempt  5	[0.24 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (10) }
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.24 s]
0.0.Mpcustom4: Trace Attempt  3	[0.24 s]
0.0.Mpcustom4: Trace Attempt  4	[0.25 s]
0.0.Mpcustom4: Trace Attempt  3	[0.25 s]
0.0.L: Trace Attempt  3	[0.24 s]
0.0.L: Trace Attempt  4	[0.24 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable2 <12> }
0.0.L: Trace Attempt  3	[0.25 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (13) }
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  4	[0.25 s]
0.0.Mpcustom4: Trace Attempt  5	[0.25 s]
0.0.Mpcustom4: Trace Attempt  3	[0.25 s]
0.0.L: Trace Attempt  3	[0.25 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (15) }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.B: Trace Attempt 16	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  9	[0.03 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.88 s]
0.0.Hp: Trace Attempt  8	[0.83 s]
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.98 s.
0.0.Hp: All properties determined. [0.87 s]
0.0.L: Trace Attempt  4	[0.26 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: All properties determined. [0.00 s]
0.0.L: All properties determined. [0.26 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.88 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 12	[0.26 s]
0.0.Ht: All properties determined. [0.26 s]
0.0.Bm: Trace Attempt 13	[0.26 s]
0.0.Bm: All properties determined. [0.26 s]
0.0.L: Exited with Success (@ 0.88 s)
0.0.B: Exited with Success (@ 0.88 s)
0.0.Bm: Exited with Success (@ 0.88 s)
0.0.Ht: Exited with Success (@ 0.88 s)
0.0.N: Exited with Success (@ 0.88 s)
0.0.Mpcustom4: All properties determined. [0.27 s]
0.0.Mpcustom4: Exited with Success (@ 0.89 s)
0.0.Hp: Exited with Success (@ 0.89 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 32.67 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.83        0.00       84.32 %
     Hp        0.10        0.87        0.00       89.40 %
     Ht        0.61        0.07        0.00       10.28 %
     Bm        0.61        0.07        0.00       10.33 %
    Mpcustom4        0.61        0.07        0.00       10.28 %
     Oh        0.59        0.01        0.00        1.61 %
      L        0.58        0.07        0.00       10.65 %
      B        0.58        0.07        0.00       10.70 %
     AM        0.56        0.07        0.00       11.03 %
    all        0.49        0.24        0.00       32.67 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.39        2.13        0.00

    Data read    : 114.60 kiB
    Data written : 18.75 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.73 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 43
                 assertions                   : 16
                  - proven                    : 14 (87.5%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (12.5%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 27
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 27 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 43 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 379 of 865 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 10 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4115899@micro03(local) jg_3921360_micro03_29
0.0.N: Proofgrid shell started at 4115898@micro03(local) jg_3921360_micro03_29
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.27 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 28
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 27
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.45 s.
0.0.Hp: Trace Attempt  3	[0.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.45 s.
0.0.Hp: A trace with 3 cycles was found. [0.20 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.53 s.
0.0.Hp: A trace with 3 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.59 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.59 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 3 cycles in 0.59 s.
0.0.Ht: Proofgrid shell started at 4115930@micro03(local) jg_3921360_micro03_29
0.0.Bm: Proofgrid shell started at 4115931@micro03(local) jg_3921360_micro03_29
0.0.Mpcustom4: Proofgrid shell started at 4115932@micro03(local) jg_3921360_micro03_29
0.0.Oh: Proofgrid shell started at 4115933@micro03(local) jg_3921360_micro03_29
0.0.L: Proofgrid shell started at 4115934@micro03(local) jg_3921360_micro03_29
0.0.B: Proofgrid shell started at 4115935@micro03(local) jg_3921360_micro03_29
0.0.AM: Proofgrid shell started at 4115936@micro03(local) jg_3921360_micro03_29
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Single_read_check" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.28 s]
0.0.Hp: Trace Attempt  5	[0.39 s]
0.0.Hp: A trace with 5 cycles was found. [0.39 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.65 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.40 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.68 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.L: Using states from traces to { (reset) }
0.0.B: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  3	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.AM: Trace Attempt  6	[0.00 s]
0.0.AM: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.AM: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.75 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.69 s]
0.0.Hp: Trace Attempt  6	[0.51 s]
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr" was proven in 0.75 s.
0.0.Hp: All properties determined. [0.55 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.06 s]
0.0.Bm: Trace Attempt  2	[0.06 s]
0.0.Bm: Trace Attempt  3	[0.06 s]
0.0.Bm: Trace Attempt  4	[0.06 s]
0.0.Bm: Trace Attempt  5	[0.06 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.06 s]
0.0.Mpcustom4: Trace Attempt  2	[0.06 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.09 s]
0.0.Mpcustom4: Trace Attempt  3	[0.09 s]
0.0.Mpcustom4: Trace Attempt  4	[0.11 s]
0.0.Mpcustom4: Trace Attempt  5	[0.11 s]
0.0.Mpcustom4: Trace Attempt  3	[0.12 s]
0.0.Mpcustom4: Trace Attempt  4	[0.13 s]
0.0.Mpcustom4: Trace Attempt  5	[0.14 s]
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.Mpcustom4: Trace Attempt  4	[0.19 s]
0.0.Mpcustom4: Trace Attempt  5	[0.19 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00468011s
0.0.Oh: All properties either determined or skipped. [0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable2 <7> }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (10) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (12) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <19> }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  5	[0.10 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (23) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Trace Attempt  5	[0.11 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Single_read_check:precondition1 (27) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.13 s]
0.0.L: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  6	[0.00 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  9	[0.02 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.69 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 15	[0.26 s]
0.0.Ht: All properties determined. [0.26 s]
0.0.Oh: Exited with Success (@ 0.69 s)
0.0.AM: All properties determined. [0.21 s]
0.0.N: All properties determined. [0.21 s]
0.0.Ht: Exited with Success (@ 0.69 s)
0.0.Bm: Trace Attempt 21	[0.25 s]
0.0.Bm: All properties determined. [0.26 s]
0.0.Mpcustom4: Trace Attempt  8	[0.25 s]
0.0.Mpcustom4: All properties determined. [0.26 s]
0.0.L: Trace Attempt 15	[0.26 s]
0.0.L: All properties determined. [0.27 s]
0.0.B: Trace Attempt 179	[0.21 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: All properties determined. [0.22 s]
0.0.Bm: Exited with Success (@ 0.69 s)
0.0.AM: Exited with Success (@ 0.69 s)
0.0.N: Exited with Success (@ 0.70 s)
0.0.Mpcustom4: Exited with Success (@ 0.70 s)
0.0.B: Exited with Success (@ 0.70 s)
0.0.L: Exited with Success (@ 0.70 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 47.68 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.68        0.00       85.01 %
     Hp        0.10        0.68        0.00       86.98 %
     Ht        0.43        0.22        0.00       33.79 %
     Bm        0.43        0.22        0.00       33.86 %
    Mpcustom4        0.42        0.22        0.00       33.95 %
     Oh        0.42        0.22        0.00       34.07 %
      L        0.42        0.22        0.00       34.18 %
      B        0.42        0.22        0.00       34.42 %
     AM        0.41        0.22        0.00       34.51 %
    all        0.35        0.32        0.00       47.68 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.18        2.89        0.00

    Data read    : 127.30 kiB
    Data written : 16.21 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.653 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 43
                 assertions                   : 16
                  - proven                    : 14 (87.5%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (12.5%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 27
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 27 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2".
cex
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = off
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
background 1
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.00 s]
1.0.Hp: Proof Simplification Iteration 3	[0.00 s]
1.0.Hp: Proof Simplification Iteration 4	[0.00 s]
1.0.Hp: Proof Simplification Iteration 5	[0.00 s]
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.Ht: Proofgrid shell started at 4119347@micro03(local) jg_3921360_micro03_30
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: Trace Attempt  1	[0.00 s]
1.0.B: Proofgrid shell started at 4119350@micro03(local) jg_3921360_micro03_30
1.0.Ht: Trace Attempt  2	[0.00 s]
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.01 s]
1.0.Ht: A trace with 2 cycles was found. [0.00 s]
1.0.Ht: All properties determined. [0.00 s]
1.0.Ht: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Proofgrid shell started at 4119349@micro03(local) jg_3921360_micro03_30
1.0.N: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Hp: Proofgrid shell started at 4119344@micro03(local) jg_3921360_micro03_30
1.0.Hp: Requesting engine job to terminate
1.0.N: Preventing job from starting because proof is shutting down.
1.0.N: Requesting engine job to terminate
1.0.B: Exited with Success (@ 0.01 s)
1.0.N: Interrupted. [0.00 s]
1.0.Hp: Preventing job from starting because proof is shutting down.
1.0.Hp: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.01 s)
1.0.Hp: Interrupted. [0.00 s]
1.0.Hp: Exited with Success (@ 0.02 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.53 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.15        0.00        0.00        0.00 %
     Ht        0.13        0.00        0.00        2.18 %
      N        0.13        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
    all        0.14        0.00        0.00        0.53 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.54        0.00        0.00

    Data read    : 2.00 kiB
    Data written : 246.00 B

1: All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = off
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
background 2
2.0.PRE: Performing Proof Simplification...
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Hp: Proof Simplification Iteration 1	[0.00 s]
2.0.Hp: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
2.0.Hp: Proof Simplification Iteration 2	[0.00 s]
2.0.Hp: Proof Simplification Iteration 3	[0.00 s]
2.0.Hp: Proof Simplification Iteration 4	[0.00 s]
2.0.Hp: Proof Simplification Iteration 5	[0.00 s]
2.0.PRE: Proof Simplification completed in 0.00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 1
2: Initial ProofGrid level: 1
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 4119503@micro03(local) jg_3921360_micro03_31
2.0.Hp: Proofgrid shell started at 4119501@micro03(local) jg_3921360_micro03_31
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Trace Attempt  1	[0.00 s]
2.0.N: Trace Attempt  2	[0.00 s]
2.0.N: Trace Attempt  2	[0.00 s]
2.0.N: Requesting engine job to terminate
2.0.Hp: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.00 s]
2.0.N: A trace with 2 cycles was found. [0.00 s]
2.0.Hp: Trace Attempt  1	[0.00 s]
2.0.Hp: Trace Attempt  2	[0.00 s]
2.0.Hp: All properties determined. [0.00 s]
2.0.Ht: Proofgrid shell started at 4119502@micro03(local) jg_3921360_micro03_31
2.0.Ht: Requesting engine job to terminate
2.0.N: All properties determined. [0.00 s]
2.0.Hp: Exited with Success (@ 0.01 s)
2: ProofGrid usable level: 0
2.0.Ht: Preventing job from starting because proof is shutting down.
2.0.Ht: Requesting engine job to terminate
2.0.Ht: Interrupted. [0.00 s]
2.0.N: Exited with Success (@ 0.01 s)
2.0.Ht: Exited with Success (@ 0.01 s)
2.0.B: Proofgrid shell started at 4119504@micro03(local) jg_3921360_micro03_31
2.0.B: Requesting engine job to terminate
2.0.B: Preventing job from starting because proof is shutting down.
2.0.B: Requesting engine job to terminate
2.0.B: Interrupted. [0.00 s]
2.0.B: Exited with Success (@ 0.04 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 0.44 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.11        0.00        0.00        0.91 %
     Ht        0.11        0.00        0.00        0.00 %
      N        0.10        0.00        0.00        1.00 %
      B        0.14        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        0.44 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.46        0.00        0.00

    Data read    : 2.57 kiB
    Data written : 474.00 B

2: All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = off
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0s
background 3
3.0.PRE: Performing Proof Simplification...
3.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.Hp: Proof Simplification Iteration 1	[0.00 s]
3.0.Hp: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
3.0.Hp: Proof Simplification Iteration 2	[0.00 s]
3.0.Hp: Proof Simplification Iteration 3	[0.00 s]
3.0.Hp: Proof Simplification Iteration 4	[0.00 s]
3.0.Hp: Proof Simplification Iteration 5	[0.00 s]
3.0.PRE: Proof Simplification completed in 0.00 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: Initial ProofGrid level: 1
3: ProofGrid is starting event handling
3.0.Ht: Proofgrid shell started at 4119576@micro03(local) jg_3921360_micro03_32
3.0.N: Proofgrid shell started at 4119577@micro03(local) jg_3921360_micro03_32
3.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.Ht: Trace Attempt  1	[0.00 s]
3.0.Ht: Trace Attempt  2	[0.00 s]
3.0.Ht: Requesting engine job to terminate
INFO (IPF144): 3: Initiating shutdown of proof [0.00 s]
3.0.Ht: A trace with 2 cycles was found. [0.00 s]
3.0.Ht: All properties determined. [0.00 s]
3.0.N: Preventing job from starting because proof is shutting down.
3.0.N: Requesting engine job to terminate
3.0.N: Interrupted. [0.00 s]
3.0.Hp: Proofgrid shell started at 4119575@micro03(local) jg_3921360_micro03_32
3.0.Hp: Requesting engine job to terminate
3.0.Ht: Exited with Success (@ 0.00 s)
3: ProofGrid usable level: 0
3.0.N: Exited with Success (@ 0.00 s)
3.0.Hp: Preventing job from starting because proof is shutting down.
3.0.Hp: Requesting engine job to terminate
3.0.Hp: Interrupted. [0.00 s]
3.0.Hp: Exited with Success (@ 0.01 s)
3.0.B: Proofgrid shell started at 4119578@micro03(local) jg_3921360_micro03_32
3.0.B: Requesting engine job to terminate
3.0.B: Preventing job from starting because proof is shutting down.
3.0.B: Requesting engine job to terminate
3.0.B: Interrupted. [0.00 s]
3.0.B: Exited with Success (@ 0.02 s)
3: --------------------------------------------------------------
ProofGrid Summary (utilization 0.17 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.12        0.00        0.00        0.00 %
     Ht        0.10        0.00        0.00        0.72 %
      N        0.10        0.00        0.00        0.00 %
      B        0.11        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        0.17 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.44        0.00        0.00

    Data read    : 2.00 kiB
    Data written : 249.00 B

3: All pending notifications were processed.
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 43 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 371 of 857 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 11 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 29
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4125331@micro03(local) jg_3921360_micro03_33
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 4125330@micro03(local) jg_3921360_micro03_33
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.24 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid usable level: 28
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.39 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr" in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr:precondition1" was covered in 2 cycles in 0.39 s.
0.0.Ht: Proofgrid shell started at 4125362@micro03(local) jg_3921360_micro03_33
0.0.Bm: Proofgrid shell started at 4125363@micro03(local) jg_3921360_micro03_33
0.0.Mpcustom4: Proofgrid shell started at 4125364@micro03(local) jg_3921360_micro03_33
0.0.Oh: Proofgrid shell started at 4125365@micro03(local) jg_3921360_micro03_33
0.0.L: Proofgrid shell started at 4125366@micro03(local) jg_3921360_micro03_33
0.0.B: Proofgrid shell started at 4125367@micro03(local) jg_3921360_micro03_33
0.0.AM: Proofgrid shell started at 4125368@micro03(local) jg_3921360_micro03_33
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.11 s].
0.0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.53 s.
0.0.Hp: Trace Attempt  3	[0.17 s]
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.54 s.
0.0.Hp: A trace with 3 cycles was found. [0.17 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.57 s.
0.0.Hp: Trace Attempt  4	[0.24 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Single_read_check" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.33 s]
0.0.Hp: A trace with 5 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.60 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.12 s]
0.0.Ht: Trace Attempt  2	[0.13 s]
0.0.Ht: Trace Attempt  3	[0.13 s]
0.0.Ht: Trace Attempt  4	[0.13 s]
0.0.Ht: Trace Attempt  5	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.13 s]
0.0.Ht: A trace with 6 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.14 s]
0.0.Bm: Trace Attempt  2	[0.14 s]
0.0.Bm: Trace Attempt  3	[0.15 s]
0.0.Bm: Trace Attempt  4	[0.15 s]
0.0.Bm: Trace Attempt  5	[0.15 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.14 s]
0.0.Mpcustom4: Trace Attempt  2	[0.14 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00518487s
0.0.Oh: All properties either determined or skipped. [0.15 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.44 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 9
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.L: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.Mpcustom4: Trace Attempt  3	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr <8> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.B: Trace Attempt 15	[0.01 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  6	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  7	[0.17 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.Mpcustom4: Trace Attempt  4	[0.18 s]
0.0.Mpcustom4: Trace Attempt  5	[0.18 s]
0.0.Mpcustom4: Trace Attempt  3	[0.18 s]
0.0.L: Trace Attempt  5	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (12) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  4	[0.19 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  9	[0.03 s]
0.0.AM: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <14> }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.B: Trace Attempt 30	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.66 s.
0.0.Mpcustom4: Trace Attempt  4	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Trace Attempt  5	[0.21 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (22) }
0.0.L: Trace Attempt  3	[0.22 s]
0.0.L: Trace Attempt  4	[0.22 s]
0.0.L: Trace Attempt  5	[0.22 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  6	[0.03 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.66 s.
0.0.Hp: All properties determined. [0.51 s]
0.0.B: Trace Attempt 36	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Bm: Trace Attempt 11	[0.22 s]
0.0.Bm: All properties determined. [0.24 s]
0.0.L: Trace Attempt  9	[0.23 s]
0.0.L: All properties determined. [0.24 s]
0.0.B: Trace Attempt 14	[0.01 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: All properties determined. [0.01 s]
0.0.AM: Trace Attempt 10	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: All properties determined. [0.01 s]
0.0.N: Trace Attempt 10	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: All properties determined. [0.01 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 11	[0.22 s]
0.0.Ht: All properties determined. [0.23 s]
0.0.B: Exited with Success (@ 0.52 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.52 s)
0.0.AM: Exited with Success (@ 0.52 s)
0.0.Mpcustom4: Trace Attempt  5	[0.24 s]
0.0.Ht: Exited with Success (@ 0.53 s)
0.0.L: Exited with Success (@ 0.53 s)
0.0.Bm: Exited with Success (@ 0.53 s)
0.0.Hp: Exited with Success (@ 0.53 s)
0.0.Mpcustom4: All properties determined. [0.24 s]
0.0.Mpcustom4: Exited with Success (@ 0.53 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 44.59 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.50        0.00       80.17 %
     Hp        0.10        0.51        0.00       83.22 %
     Ht        0.28        0.11        0.00       28.41 %
     Bm        0.28        0.11        0.00       28.70 %
    Mpcustom4        0.28        0.11        0.00       28.89 %
     Oh        0.28        0.03        0.00       10.79 %
      L        0.27        0.11        0.00       29.20 %
      B        0.26        0.11        0.00       30.07 %
     AM        0.26        0.11        0.00       30.48 %
    all        0.24        0.19        0.00       44.59 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.14        1.72        0.00

    Data read    : 102.37 kiB
    Data written : 24.75 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.362 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 43
                 assertions                   : 16
                  - proven                    : 14 (87.5%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (12.5%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 27
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 27 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 45 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 386 of 1096 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 11 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 31
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 4128387@micro03(local) jg_3921360_micro03_34
0.0.N: Proofgrid shell started at 4128386@micro03(local) jg_3921360_micro03_34
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.24 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 30
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.49 s.
0.0.Hp: Trace Attempt  3	[0.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.49 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.49 s.
0.0.Hp: A trace with 3 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.52 s.
0.0.Hp: A trace with 3 cycles was found. [0.20 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.55 s.
0.0.Ht: Proofgrid shell started at 4128418@micro03(local) jg_3921360_micro03_34
0.0.Bm: Proofgrid shell started at 4128419@micro03(local) jg_3921360_micro03_34
0.0.Mpcustom4: Proofgrid shell started at 4128420@micro03(local) jg_3921360_micro03_34
0.0.Oh: Proofgrid shell started at 4128421@micro03(local) jg_3921360_micro03_34
0.0.L: Proofgrid shell started at 4128422@micro03(local) jg_3921360_micro03_34
0.0.B: Proofgrid shell started at 4128423@micro03(local) jg_3921360_micro03_34
0.0.AM: Proofgrid shell started at 4128424@micro03(local) jg_3921360_micro03_34
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.13 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.13 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.13 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.30 s]
0.0.Hp: A trace with 4 cycles was found. [0.30 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.58 s.
0.0.Hp: Trace Attempt  5	[0.42 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.43 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.62 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.43 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.74 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Single_read_check" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.56 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.77 s.
0.0.Hp: Trace Attempt  6	[0.56 s]
0.0.Hp: A trace with 6 cycles was found. [0.56 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.77 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.17 s]
0.0.Mpcustom4: Trace Attempt  2	[0.17 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.17 s]
0.0.Ht: Trace Attempt  2	[0.17 s]
0.0.Ht: Trace Attempt  3	[0.17 s]
0.0.Ht: Trace Attempt  4	[0.17 s]
0.0.Ht: Trace Attempt  5	[0.17 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.18 s]
0.0.Bm: Trace Attempt  3	[0.18 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  4	[0.18 s]
0.0.Oh: bwd trail(1): 1 0.00477632s
0.0.Oh: All properties either determined or skipped. [0.18 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.18 s]
0.0.Oh: Exited with Success (@ 0.66 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 8
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.19 s]
0.0.Mpcustom4: Trace Attempt  3	[0.20 s]
0.0.Mpcustom4: Trace Attempt  4	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.L: Trace Attempt  5	[0.20 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Mpcustom4: Trace Attempt  5	[0.21 s]
0.0.Mpcustom4: Trace Attempt  3	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <9> }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.B: Trace Attempt 30	[0.02 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Trace Attempt  4	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  5	[0.22 s]
0.0.L: Trace Attempt  4	[0.22 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.22 s]
0.0.L: Trace Attempt  4	[0.22 s]
0.0.L: Trace Attempt  5	[0.22 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (16) }
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.80 s.
0.0.Mpcustom4: Trace Attempt  3	[0.23 s]
0.0.L: Trace Attempt  3	[0.23 s]
0.0.L: Trace Attempt  4	[0.23 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Trace Attempt  4	[0.24 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.23 s]
0.0.L: Trace Attempt  4	[0.23 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  5	[0.24 s]
0.0.B: Trace Attempt 16	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Mpcustom4: Trace Attempt  5	[0.24 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.74 s]
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr1" was proven in 0.80 s.
0.0.Hp: All properties determined. [0.73 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.26 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr2:precondition1 (23) }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr2 <24> }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.L: Trace Attempt  4	[0.26 s]
0.0.L: Trace Attempt  5	[0.26 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 13	[0.25 s]
0.0.Ht: All properties determined. [0.27 s]
0.0.Bm: Trace Attempt 14	[0.26 s]
0.0.Bm: All properties determined. [0.27 s]
0.0.L: All properties determined. [0.27 s]
0.0.B: Trace Attempt 15	[0.01 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: All properties determined. [0.03 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: All properties determined. [0.03 s]
0.0.Bm: Exited with Success (@ 0.74 s)
0: ProofGrid usable level: 0
0.0.L: Exited with Success (@ 0.74 s)
0.0.AM: Exited with Success (@ 0.74 s)
0.0.B: Exited with Success (@ 0.74 s)
0.0.Ht: Exited with Success (@ 0.74 s)
0.0.Mpcustom4: All properties determined. [0.27 s]
0.0.Hp: Exited with Success (@ 0.75 s)
0.0.N: Exited with Success (@ 0.75 s)
0.0.Mpcustom4: Exited with Success (@ 0.75 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 37.46 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.72        0.00       82.91 %
     Hp        0.13        0.73        0.00       85.22 %
     Ht        0.47        0.10        0.00       17.68 %
     Bm        0.47        0.10        0.00       17.84 %
    Mpcustom4        0.47        0.10        0.00       17.95 %
     Oh        0.46        0.02        0.00        4.28 %
      L        0.46        0.10        0.00       18.13 %
      B        0.44        0.10        0.00       18.76 %
     AM        0.43        0.10        0.00       19.02 %
    all        0.39        0.23        0.00       37.46 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.48        2.08        0.00

    Data read    : 113.61 kiB
    Data written : 23.17 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.563 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 45
                 assertions                   : 17
                  - proven                    : 15 (88.2353%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (11.7647%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 28
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 28 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Burst_write_addr2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Burst_write_addr2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 45 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 418 of 1096 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 11 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 31
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 4129705@micro03(local) jg_3921360_micro03_35
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.24 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.24 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.24 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.24 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 29
0.0.Hp: Proofgrid shell started at 4129706@micro03(local) jg_3921360_micro03_35
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.05 s].
0: ProofGrid usable level: 28
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 25
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.05 s].
0.0.Ht: Proofgrid shell started at 4129737@micro03(local) jg_3921360_micro03_35
0.0.Bm: Proofgrid shell started at 4129738@micro03(local) jg_3921360_micro03_35
0.0.Mpcustom4: Proofgrid shell started at 4129739@micro03(local) jg_3921360_micro03_35
0.0.Oh: Proofgrid shell started at 4129740@micro03(local) jg_3921360_micro03_35
0.0.L: Proofgrid shell started at 4129741@micro03(local) jg_3921360_micro03_35
0.0.B: Proofgrid shell started at 4129742@micro03(local) jg_3921360_micro03_35
0.0.AM: Proofgrid shell started at 4129746@micro03(local) jg_3921360_micro03_35
0.0.N: Starting proof for property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Single_read_check" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Single_read_check"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.09 s.
0.0.Hp: Trace Attempt  3	[0.21 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Single_read_check:precondition1" was covered in 3 cycles in 0.09 s.
0.0.Hp: A trace with 3 cycles was found. [0.21 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_data_transfer" in 0.18 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.31 s]
0.0.Hp: A trace with 4 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.20 s.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.17 s]
0.0.Ht: Trace Attempt  2	[0.17 s]
0.0.Ht: Trace Attempt  3	[0.17 s]
0.0.Ht: Trace Attempt  4	[0.17 s]
0.0.Ht: Trace Attempt  5	[0.17 s]
0.0.Bm: Trace Attempt  1	[0.16 s]
0.0.Bm: Trace Attempt  2	[0.17 s]
0.0.Bm: Trace Attempt  3	[0.17 s]
0.0.Bm: Trace Attempt  4	[0.17 s]
0.0.B: Trace Attempt  6	[0.00 s]
0.0.B: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.B: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Bm: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Oh: bwd trail(1): 1 0.00785466s
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Oh: All properties either determined or skipped. [0.17 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  3	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 5 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.03 s.
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.18 s]
0.0.Mpcustom4: Trace Attempt  2	[0.18 s]
0.0.Mpcustom4: Trace Attempt  3	[0.20 s]
0.0.Mpcustom4: Trace Attempt  3	[0.21 s]
0.0.Oh: Exited with Success (@ 0.47 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 10
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  9	[0.02 s]
0.0.AM: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.03 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr2" was proven in 0.28 s.
0.0.Mpcustom4: Trace Attempt  4	[0.21 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Mpcustom4: Trace Attempt  3	[0.22 s]
0.0.B: Trace Attempt 44	[0.04 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.03 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Mpcustom4: Trace Attempt  4	[0.22 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.23 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.L: Trace Attempt  3	[0.23 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.Mpcustom4: Trace Attempt  4	[0.24 s]
0.0.L: Trace Attempt  4	[0.24 s]
0.0.L: Trace Attempt  5	[0.24 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_data_transfer <9> }
0.0.AM: Trace Attempt 10	[0.03 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 0.29 s.
0.0.L: Trace Attempt  3	[0.25 s]
0.0.L: Trace Attempt  4	[0.25 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.25 s]
0.0.B: Trace Attempt 17	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_Pwrite"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.L: Trace Attempt  4	[0.25 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.Mpcustom4: Trace Attempt  5	[0.26 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Trace Attempt  3	[0.27 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.L: Trace Attempt  4	[0.26 s]
0.0.L: Trace Attempt  5	[0.26 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Paddr:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.L: Trace Attempt  4	[0.26 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.53 s]
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr1" was proven in 0.29 s.
0.0.Hp: All properties determined. [0.51 s]
0.0.L: Trace Attempt  4	[0.27 s]
0.0.L: Trace Attempt  5	[0.27 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.L: All properties determined. [0.27 s]
0.0.B: Trace Attempt 33	[0.03 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: All properties determined. [0.03 s]
0.0.AM: All properties determined. [0.02 s]
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 13	[0.27 s]
0.0.Ht: All properties determined. [0.28 s]
0.0.Bm: Trace Attempt 14	[0.27 s]
0.0.Bm: All properties determined. [0.28 s]
0.0.L: Exited with Success (@ 0.53 s)
0: ProofGrid usable level: 0
0.0.B: Exited with Success (@ 0.54 s)
0.0.AM: Exited with Success (@ 0.54 s)
0.0.Mpcustom4: All properties determined. [0.28 s]
0.0.Hp: Exited with Success (@ 0.54 s)
0.0.Bm: Exited with Success (@ 0.54 s)
0.0.N: Exited with Success (@ 0.54 s)
0.0.Mpcustom4: Exited with Success (@ 0.54 s)
0.0.Ht: Exited with Success (@ 0.54 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 47.04 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.53        0.00       83.88 %
     Hp        0.11        0.50        0.00       82.47 %
     Ht        0.26        0.11        0.00       30.37 %
     Bm        0.25        0.11        0.00       30.63 %
    Mpcustom4        0.25        0.11        0.00       30.76 %
     Oh        0.25        0.01        0.00        3.97 %
      L        0.25        0.11        0.00       31.20 %
      B        0.24        0.11        0.00       31.77 %
     AM        0.22        0.11        0.00       33.72 %
    all        0.21        0.19        0.00       47.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.92        1.71        0.00

    Data read    : 100.12 kiB
    Data written : 29.51 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.394 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 45
                 assertions                   : 17
                  - proven                    : 16 (94.1176%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (5.88235%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 28
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 28 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.582 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
