<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart4.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart4_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart4_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa55bed936a5530c11a3993a4b7f726f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#aa55bed936a5530c11a3993a4b7f726f8">REG_USART4_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C200U)</td></tr>
<tr class="memdesc:aa55bed936a5530c11a3993a4b7f726f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Control Register  <a href="#aa55bed936a5530c11a3993a4b7f726f8">More...</a><br /></td></tr>
<tr class="separator:aa55bed936a5530c11a3993a4b7f726f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf8725dbf6811c6fc9bbb2be8c28e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a7cf8725dbf6811c6fc9bbb2be8c28e53">REG_USART4_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C204U)</td></tr>
<tr class="memdesc:a7cf8725dbf6811c6fc9bbb2be8c28e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Mode Register  <a href="#a7cf8725dbf6811c6fc9bbb2be8c28e53">More...</a><br /></td></tr>
<tr class="separator:a7cf8725dbf6811c6fc9bbb2be8c28e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4974e029adcb6c8af29892d3230f64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#ac4974e029adcb6c8af29892d3230f64b">REG_USART4_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C208U)</td></tr>
<tr class="memdesc:ac4974e029adcb6c8af29892d3230f64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Interrupt Enable Register  <a href="#ac4974e029adcb6c8af29892d3230f64b">More...</a><br /></td></tr>
<tr class="separator:ac4974e029adcb6c8af29892d3230f64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e200ce026df49718c386383b80aa40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a3e200ce026df49718c386383b80aa40d">REG_USART4_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C20CU)</td></tr>
<tr class="memdesc:a3e200ce026df49718c386383b80aa40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Interrupt Disable Register  <a href="#a3e200ce026df49718c386383b80aa40d">More...</a><br /></td></tr>
<tr class="separator:a3e200ce026df49718c386383b80aa40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f10a036d13fde1d96efd67abe09cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a56f10a036d13fde1d96efd67abe09cdf">REG_USART4_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C210U)</td></tr>
<tr class="memdesc:a56f10a036d13fde1d96efd67abe09cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Interrupt Mask Register  <a href="#a56f10a036d13fde1d96efd67abe09cdf">More...</a><br /></td></tr>
<tr class="separator:a56f10a036d13fde1d96efd67abe09cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4d312e1f56e1d34971c11991306209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a4b4d312e1f56e1d34971c11991306209">REG_USART4_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C214U)</td></tr>
<tr class="memdesc:a4b4d312e1f56e1d34971c11991306209"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Channel Status Register  <a href="#a4b4d312e1f56e1d34971c11991306209">More...</a><br /></td></tr>
<tr class="separator:a4b4d312e1f56e1d34971c11991306209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c1903e29a84797d27668571265e141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#ab1c1903e29a84797d27668571265e141">REG_USART4_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C218U)</td></tr>
<tr class="memdesc:ab1c1903e29a84797d27668571265e141"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Receive Holding Register  <a href="#ab1c1903e29a84797d27668571265e141">More...</a><br /></td></tr>
<tr class="separator:ab1c1903e29a84797d27668571265e141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1e1c630702ca50c116da91e4497134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#aae1e1c630702ca50c116da91e4497134">REG_USART4_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C21CU)</td></tr>
<tr class="memdesc:aae1e1c630702ca50c116da91e4497134"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Transmit Holding Register  <a href="#aae1e1c630702ca50c116da91e4497134">More...</a><br /></td></tr>
<tr class="separator:aae1e1c630702ca50c116da91e4497134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212ad614576d3cb1a282ae8862151a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a212ad614576d3cb1a282ae8862151a26">REG_USART4_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C220U)</td></tr>
<tr class="memdesc:a212ad614576d3cb1a282ae8862151a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Baud Rate Generator Register  <a href="#a212ad614576d3cb1a282ae8862151a26">More...</a><br /></td></tr>
<tr class="separator:a212ad614576d3cb1a282ae8862151a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc0df9b7144a21d53f8378672fb5e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a0dc0df9b7144a21d53f8378672fb5e0f">REG_USART4_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C224U)</td></tr>
<tr class="memdesc:a0dc0df9b7144a21d53f8378672fb5e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Receiver Time-out Register  <a href="#a0dc0df9b7144a21d53f8378672fb5e0f">More...</a><br /></td></tr>
<tr class="separator:a0dc0df9b7144a21d53f8378672fb5e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23707ac1b14d2de683a619f472cc7869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a23707ac1b14d2de683a619f472cc7869">REG_USART4_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C228U)</td></tr>
<tr class="memdesc:a23707ac1b14d2de683a619f472cc7869"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Transmitter Timeguard Register  <a href="#a23707ac1b14d2de683a619f472cc7869">More...</a><br /></td></tr>
<tr class="separator:a23707ac1b14d2de683a619f472cc7869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94942f1121ec667e660c08d8fc33301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#ae94942f1121ec667e660c08d8fc33301">REG_USART4_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C240U)</td></tr>
<tr class="memdesc:ae94942f1121ec667e660c08d8fc33301"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART FI DI Ratio Register  <a href="#ae94942f1121ec667e660c08d8fc33301">More...</a><br /></td></tr>
<tr class="separator:ae94942f1121ec667e660c08d8fc33301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346f62a8be9b08858ced3a7c2867e879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a346f62a8be9b08858ced3a7c2867e879">REG_USART4_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C244U)</td></tr>
<tr class="memdesc:a346f62a8be9b08858ced3a7c2867e879"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Number of Errors Register  <a href="#a346f62a8be9b08858ced3a7c2867e879">More...</a><br /></td></tr>
<tr class="separator:a346f62a8be9b08858ced3a7c2867e879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd36d89e7ef09da5e3e29f215b5861fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#abd36d89e7ef09da5e3e29f215b5861fc">REG_USART4_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C254U)</td></tr>
<tr class="memdesc:abd36d89e7ef09da5e3e29f215b5861fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART LIN Mode Register  <a href="#abd36d89e7ef09da5e3e29f215b5861fc">More...</a><br /></td></tr>
<tr class="separator:abd36d89e7ef09da5e3e29f215b5861fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e61c6ac8480ceaa10e05f15ec781204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a8e61c6ac8480ceaa10e05f15ec781204">REG_USART4_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C258U)</td></tr>
<tr class="memdesc:a8e61c6ac8480ceaa10e05f15ec781204"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART LIN Identifier Register  <a href="#a8e61c6ac8480ceaa10e05f15ec781204">More...</a><br /></td></tr>
<tr class="separator:a8e61c6ac8480ceaa10e05f15ec781204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdf7415d1078606e7db98b9c7a2030e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#afbdf7415d1078606e7db98b9c7a2030e">REG_USART4_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C25CU)</td></tr>
<tr class="memdesc:afbdf7415d1078606e7db98b9c7a2030e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART LIN Baud Rate Register  <a href="#afbdf7415d1078606e7db98b9c7a2030e">More...</a><br /></td></tr>
<tr class="separator:afbdf7415d1078606e7db98b9c7a2030e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2a13e06a44b35b9b54b769dcdc4cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a3c2a13e06a44b35b9b54b769dcdc4cf2">REG_USART4_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C290U)</td></tr>
<tr class="memdesc:a3c2a13e06a44b35b9b54b769dcdc4cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Comparison Register  <a href="#a3c2a13e06a44b35b9b54b769dcdc4cf2">More...</a><br /></td></tr>
<tr class="separator:a3c2a13e06a44b35b9b54b769dcdc4cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdfdce111aa5054379e95466d56c10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#adfdfdce111aa5054379e95466d56c10c">REG_USART4_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C2E4U)</td></tr>
<tr class="memdesc:adfdfdce111aa5054379e95466d56c10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Write Protection Mode Register  <a href="#adfdfdce111aa5054379e95466d56c10c">More...</a><br /></td></tr>
<tr class="separator:adfdfdce111aa5054379e95466d56c10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad461067cd7934d715b7a48e4f9906871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#ad461067cd7934d715b7a48e4f9906871">REG_USART4_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C2E8U)</td></tr>
<tr class="memdesc:ad461067cd7934d715b7a48e4f9906871"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) USART Write Protection Status Register  <a href="#ad461067cd7934d715b7a48e4f9906871">More...</a><br /></td></tr>
<tr class="separator:ad461067cd7934d715b7a48e4f9906871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb142d5db85626438e304f6de6e08815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#acb142d5db85626438e304f6de6e08815">REG_USART4_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C300U)</td></tr>
<tr class="memdesc:acb142d5db85626438e304f6de6e08815"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Receive Pointer Register  <a href="#acb142d5db85626438e304f6de6e08815">More...</a><br /></td></tr>
<tr class="separator:acb142d5db85626438e304f6de6e08815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a0e5600692462c67c85c75cdf08f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a01a0e5600692462c67c85c75cdf08f06">REG_USART4_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C304U)</td></tr>
<tr class="memdesc:a01a0e5600692462c67c85c75cdf08f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Receive Counter Register  <a href="#a01a0e5600692462c67c85c75cdf08f06">More...</a><br /></td></tr>
<tr class="separator:a01a0e5600692462c67c85c75cdf08f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d43b02106f3b844dcb4d96bf8c78797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a4d43b02106f3b844dcb4d96bf8c78797">REG_USART4_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C308U)</td></tr>
<tr class="memdesc:a4d43b02106f3b844dcb4d96bf8c78797"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Transmit Pointer Register  <a href="#a4d43b02106f3b844dcb4d96bf8c78797">More...</a><br /></td></tr>
<tr class="separator:a4d43b02106f3b844dcb4d96bf8c78797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8a536b3d868c03a80207cccf0f6c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a3c8a536b3d868c03a80207cccf0f6c02">REG_USART4_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C30CU)</td></tr>
<tr class="memdesc:a3c8a536b3d868c03a80207cccf0f6c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Transmit Counter Register  <a href="#a3c8a536b3d868c03a80207cccf0f6c02">More...</a><br /></td></tr>
<tr class="separator:a3c8a536b3d868c03a80207cccf0f6c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a516afd5cfccd7bc1eb4e27f836dde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a0a516afd5cfccd7bc1eb4e27f836dde6">REG_USART4_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C310U)</td></tr>
<tr class="memdesc:a0a516afd5cfccd7bc1eb4e27f836dde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Receive Next Pointer Register  <a href="#a0a516afd5cfccd7bc1eb4e27f836dde6">More...</a><br /></td></tr>
<tr class="separator:a0a516afd5cfccd7bc1eb4e27f836dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dd238828e049ab73be8f5753b32971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a90dd238828e049ab73be8f5753b32971">REG_USART4_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C314U)</td></tr>
<tr class="memdesc:a90dd238828e049ab73be8f5753b32971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Receive Next Counter Register  <a href="#a90dd238828e049ab73be8f5753b32971">More...</a><br /></td></tr>
<tr class="separator:a90dd238828e049ab73be8f5753b32971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343093f744eda3a22b8bb7c68ea567d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a343093f744eda3a22b8bb7c68ea567d4">REG_USART4_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C318U)</td></tr>
<tr class="memdesc:a343093f744eda3a22b8bb7c68ea567d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Transmit Next Pointer Register  <a href="#a343093f744eda3a22b8bb7c68ea567d4">More...</a><br /></td></tr>
<tr class="separator:a343093f744eda3a22b8bb7c68ea567d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36e0f8e15db27d1a4764962761db3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#ad36e0f8e15db27d1a4764962761db3bc">REG_USART4_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C31CU)</td></tr>
<tr class="memdesc:ad36e0f8e15db27d1a4764962761db3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Transmit Next Counter Register  <a href="#ad36e0f8e15db27d1a4764962761db3bc">More...</a><br /></td></tr>
<tr class="separator:ad36e0f8e15db27d1a4764962761db3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ab0ec6c630a38818e1e29c450772ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#a65ab0ec6c630a38818e1e29c450772ea">REG_USART4_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C320U)</td></tr>
<tr class="memdesc:a65ab0ec6c630a38818e1e29c450772ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Transfer Control Register  <a href="#a65ab0ec6c630a38818e1e29c450772ea">More...</a><br /></td></tr>
<tr class="separator:a65ab0ec6c630a38818e1e29c450772ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d4fc429bdb10122e281d27ac3ae8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart4_8h.xhtml#aa4d4fc429bdb10122e281d27ac3ae8dc">REG_USART4_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C324U)</td></tr>
<tr class="memdesc:aa4d4fc429bdb10122e281d27ac3ae8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART4) Transfer Status Register  <a href="#aa4d4fc429bdb10122e281d27ac3ae8dc">More...</a><br /></td></tr>
<tr class="separator:aa4d4fc429bdb10122e281d27ac3ae8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a212ad614576d3cb1a282ae8862151a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212ad614576d3cb1a282ae8862151a26">&sect;&nbsp;</a></span>REG_USART4_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="a3c2a13e06a44b35b9b54b769dcdc4cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2a13e06a44b35b9b54b769dcdc4cf2">&sect;&nbsp;</a></span>REG_USART4_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Comparison Register </p>

</div>
</div>
<a id="aa55bed936a5530c11a3993a4b7f726f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55bed936a5530c11a3993a4b7f726f8">&sect;&nbsp;</a></span>REG_USART4_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Control Register </p>

</div>
</div>
<a id="a4b4d312e1f56e1d34971c11991306209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4d312e1f56e1d34971c11991306209">&sect;&nbsp;</a></span>REG_USART4_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Channel Status Register </p>

</div>
</div>
<a id="ae94942f1121ec667e660c08d8fc33301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94942f1121ec667e660c08d8fc33301">&sect;&nbsp;</a></span>REG_USART4_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART FI DI Ratio Register </p>

</div>
</div>
<a id="a3e200ce026df49718c386383b80aa40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e200ce026df49718c386383b80aa40d">&sect;&nbsp;</a></span>REG_USART4_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C20CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Interrupt Disable Register </p>

</div>
</div>
<a id="ac4974e029adcb6c8af29892d3230f64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4974e029adcb6c8af29892d3230f64b">&sect;&nbsp;</a></span>REG_USART4_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Interrupt Enable Register </p>

</div>
</div>
<a id="a56f10a036d13fde1d96efd67abe09cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f10a036d13fde1d96efd67abe09cdf">&sect;&nbsp;</a></span>REG_USART4_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Interrupt Mask Register </p>

</div>
</div>
<a id="afbdf7415d1078606e7db98b9c7a2030e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdf7415d1078606e7db98b9c7a2030e">&sect;&nbsp;</a></span>REG_USART4_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C25CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="a8e61c6ac8480ceaa10e05f15ec781204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e61c6ac8480ceaa10e05f15ec781204">&sect;&nbsp;</a></span>REG_USART4_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART LIN Identifier Register </p>

</div>
</div>
<a id="abd36d89e7ef09da5e3e29f215b5861fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd36d89e7ef09da5e3e29f215b5861fc">&sect;&nbsp;</a></span>REG_USART4_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART LIN Mode Register </p>

</div>
</div>
<a id="a7cf8725dbf6811c6fc9bbb2be8c28e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf8725dbf6811c6fc9bbb2be8c28e53">&sect;&nbsp;</a></span>REG_USART4_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Mode Register </p>

</div>
</div>
<a id="a346f62a8be9b08858ced3a7c2867e879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346f62a8be9b08858ced3a7c2867e879">&sect;&nbsp;</a></span>REG_USART4_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Number of Errors Register </p>

</div>
</div>
<a id="a65ab0ec6c630a38818e1e29c450772ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ab0ec6c630a38818e1e29c450772ea">&sect;&nbsp;</a></span>REG_USART4_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Transfer Control Register </p>

</div>
</div>
<a id="aa4d4fc429bdb10122e281d27ac3ae8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d4fc429bdb10122e281d27ac3ae8dc">&sect;&nbsp;</a></span>REG_USART4_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Transfer Status Register </p>

</div>
</div>
<a id="a01a0e5600692462c67c85c75cdf08f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a0e5600692462c67c85c75cdf08f06">&sect;&nbsp;</a></span>REG_USART4_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Receive Counter Register </p>

</div>
</div>
<a id="ab1c1903e29a84797d27668571265e141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c1903e29a84797d27668571265e141">&sect;&nbsp;</a></span>REG_USART4_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Receive Holding Register </p>

</div>
</div>
<a id="a90dd238828e049ab73be8f5753b32971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90dd238828e049ab73be8f5753b32971">&sect;&nbsp;</a></span>REG_USART4_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Receive Next Counter Register </p>

</div>
</div>
<a id="a0a516afd5cfccd7bc1eb4e27f836dde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a516afd5cfccd7bc1eb4e27f836dde6">&sect;&nbsp;</a></span>REG_USART4_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Receive Next Pointer Register </p>

</div>
</div>
<a id="acb142d5db85626438e304f6de6e08815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb142d5db85626438e304f6de6e08815">&sect;&nbsp;</a></span>REG_USART4_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Receive Pointer Register </p>

</div>
</div>
<a id="a0dc0df9b7144a21d53f8378672fb5e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc0df9b7144a21d53f8378672fb5e0f">&sect;&nbsp;</a></span>REG_USART4_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a3c8a536b3d868c03a80207cccf0f6c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8a536b3d868c03a80207cccf0f6c02">&sect;&nbsp;</a></span>REG_USART4_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C30CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Transmit Counter Register </p>

</div>
</div>
<a id="aae1e1c630702ca50c116da91e4497134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1e1c630702ca50c116da91e4497134">&sect;&nbsp;</a></span>REG_USART4_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C21CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Transmit Holding Register </p>

</div>
</div>
<a id="ad36e0f8e15db27d1a4764962761db3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad36e0f8e15db27d1a4764962761db3bc">&sect;&nbsp;</a></span>REG_USART4_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C31CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Transmit Next Counter Register </p>

</div>
</div>
<a id="a343093f744eda3a22b8bb7c68ea567d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343093f744eda3a22b8bb7c68ea567d4">&sect;&nbsp;</a></span>REG_USART4_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a4d43b02106f3b844dcb4d96bf8c78797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d43b02106f3b844dcb4d96bf8c78797">&sect;&nbsp;</a></span>REG_USART4_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) Transmit Pointer Register </p>

</div>
</div>
<a id="a23707ac1b14d2de683a619f472cc7869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23707ac1b14d2de683a619f472cc7869">&sect;&nbsp;</a></span>REG_USART4_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="adfdfdce111aa5054379e95466d56c10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdfdce111aa5054379e95466d56c10c">&sect;&nbsp;</a></span>REG_USART4_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C2E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Write Protection Mode Register </p>

</div>
</div>
<a id="ad461067cd7934d715b7a48e4f9906871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad461067cd7934d715b7a48e4f9906871">&sect;&nbsp;</a></span>REG_USART4_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART4_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C2E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART4) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
