------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.685
TNS   : -1.685

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 1.315
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 1.354
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.623
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 1.674
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 1.713
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.744
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.824
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.427
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 3.300
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 3.339
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.110
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.554
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'CLK_50M'
Slack : 15.024
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.288
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.293
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.303
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'CLK_50M'
Slack : 0.356
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.356
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.358
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.373
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.163
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 1.248
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 1.287
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 1.288
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 1.327
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 1.593
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 1.632
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : -4.733
TNS   : -351.532

Type  : Slow 1200mV 85C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.691
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.099
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.534
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.213
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.357
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.888
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.896
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.916
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.917
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.062
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.476
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.070
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.073
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_39'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_40'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_46'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_47'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_52'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_54'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_58'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_61'
Slack : 3.089
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_37'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_38'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_44'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_45'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_51'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_53'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_59'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_60'
Slack : 3.090
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 3.093
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 3.093
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 3.111
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_33'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_35'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_41'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_42'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_48'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_49'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_55'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_57'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_63'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_64'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 3.126
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_34'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_36'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_43'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_50'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_56'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_62'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 3.127
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_rise'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_rise'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk_mimic_launch_clock'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 5.636
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'CLK_50M'
Slack : 9.596
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.483
TNS   : -1.483

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.081
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 1.330
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 1.372
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 1.690
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 1.732
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.872
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.077
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.180
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.533
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 3.439
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 3.481
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.381
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.745
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'CLK_50M'
Slack : 15.533
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.287
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.289
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.295
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'CLK_50M'
Slack : 0.310
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.310
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.317
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.338
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.100
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 1.194
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.198
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 1.235
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 1.303
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 1.344
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 1.611
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 1.652
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : -4.159
TNS   : -312.187

Type  : Slow 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.138
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.450
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.675
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.370
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.500
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.807
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.825
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.827
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.940
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.298
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.065
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.078
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.078
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.078
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_40'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_44'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_45'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_46'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_47'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_51'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_52'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_53'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_54'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_58'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_59'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_60'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_61'
Slack : 3.083
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_37'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_38'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_39'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 3.084
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 3.093
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 3.093
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 3.099
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_33'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_34'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_36'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_48'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_49'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_50'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_55'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_56'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_57'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_62'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_63'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_64'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 3.124
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_35'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_41'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_42'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_43'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 3.125
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_rise'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_rise'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk_mimic_launch_clock'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 5.653
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'CLK_50M'
Slack : 9.600
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.014
TNS   : -1.014

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 1.423
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 1.446
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.526
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 1.757
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 1.780
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.326
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.822
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.052
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 3.691
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 3.714
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 3.892
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.239
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 5.508
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'CLK_50M'
Slack : 17.225
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.135
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.139
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.145
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'CLK_50M'
Slack : 0.185
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.188
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.192
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.195
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.724
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.772
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 1.125
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 1.147
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 1.367
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 1.389
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 1.700
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 1.722
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : -2.731
TNS   : -207.549

Type  : Fast 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 4.161
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.306
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 5.394
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.836
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.921
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.487
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.488
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.498
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.503
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.557
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.402
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.082
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.084
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_41'
Slack : 3.103
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_42'
Slack : 3.103
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 3.103
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_33'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_34'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_35'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_36'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_43'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_48'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_49'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_55'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_56'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_57'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_62'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_63'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_64'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 3.104
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 3.105
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 3.105
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 3.105
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_50'
Slack : 3.105
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 3.111
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 3.111
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.115
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.116
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 3.117
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 3.117
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_46'
Slack : 3.117
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_47'
Slack : 3.117
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_39'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_40'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_44'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_45'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_51'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_52'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_53'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_54'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_58'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_59'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_60'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_61'
Slack : 3.118
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_37'
Slack : 3.119
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_38'
Slack : 3.119
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 3.119
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'tfp410_pll_u0|altpll_component|auto_generated|pll1|clk[0]'
Slack : 3.120
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_fall'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_ac_rise'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDQSS'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n_tDSS'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_fall'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_ac_rise'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDQSS'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk_tDSS'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk_mimic_launch_clock'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 5.606
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'CLK_50M'
Slack : 9.274
TNS   : 0.000

------------------------------------------------------------
