{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 23:33:43 2019 " "Info: Processing started: Fri Dec 20 23:33:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_IO.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM_IO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_IO " "Info: Found entity 1: RAM_IO" {  } { { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IREG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IREG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IReg-behav " "Info: Found design unit 1: IReg-behav" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IReg " "Info: Found entity 1: IReg" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ymq/YMQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ymq/YMQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ymq-behav " "Info: Found design unit 1: ymq-behav" {  } { { "../ymq/YMQ.vhd" "" { Text "D:/quartas_workspace/CPU/ymq/YMQ.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ymq " "Info: Found entity 1: ymq" {  } { { "../ymq/YMQ.vhd" "" { Text "D:/quartas_workspace/CPU/ymq/YMQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behav " "Info: Found design unit 1: ALU-Behav" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "General_REG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file General_REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 General_REG-behav " "Info: Found design unit 1: General_REG-behav" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 General_REG " "Info: Found entity 1: General_REG" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behav " "Info: Found design unit 1: ProgramCounter-behav" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info: Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behav " "Info: Found design unit 1: Shifter-behav" {  } { { "Shifter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Shifter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Shifter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-behav " "Info: Found design unit 1: SM-behav" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDecoder-RTL " "Info: Found design unit 1: IDecoder-RTL" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IDecoder " "Info: Found entity 1: IDecoder" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLogic-behav " "Info: Found design unit 1: CLogic-behav" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLogic " "Info: Found entity 1: CLogic" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_3_1-behav " "Info: Found design unit 1: mux8_3_1-behav" {  } { { "mux8_3_1.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/mux8_3_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux8_3_1 " "Info: Found entity 1: mux8_3_1" {  } { { "mux8_3_1.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/mux8_3_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Zreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Zreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zreg-behav " "Info: Found design unit 1: Zreg-behav" {  } { { "Zreg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Zreg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zreg " "Info: Found entity 1: Zreg" {  } { { "Zreg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Zreg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Creg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Creg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Creg-behav " "Info: Found design unit 1: Creg-behav" {  } { { "Creg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Creg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Creg " "Info: Found entity 1: Creg" {  } { { "Creg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Creg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myCPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file myCPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myCPU " "Info: Found entity 1: myCPU" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "myCPU " "Info: Elaborating entity \"myCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TRI inst18 " "Warning: Block or symbol \"TRI\" of instance \"inst18\" overlaps another block or symbol" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 648 848 896 680 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General_REG General_REG:inst8 " "Info: Elaborating entity \"General_REG\" for hierarchy \"General_REG:inst8\"" {  } { { "myCPU.bdf" "inst8" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 456 520 672 584 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA General_REG.vhd(28) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(28): signal \"regA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regB General_REG.vhd(30) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(30): signal \"regB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regC General_REG.vhd(32) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(32): signal \"regC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA General_REG.vhd(36) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(36): signal \"regA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regB General_REG.vhd(38) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(38): signal \"regB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regC General_REG.vhd(40) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(40): signal \"regC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oA General_REG.vhd(24) " "Warning (10631): VHDL Process Statement warning at General_REG.vhd(24): inferring latch(es) for signal or variable \"oA\", which holds its previous value in one or more paths through the process" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oB General_REG.vhd(24) " "Warning (10631): VHDL Process Statement warning at General_REG.vhd(24): inferring latch(es) for signal or variable \"oB\", which holds its previous value in one or more paths through the process" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[0\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[0\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[1\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[1\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[2\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[2\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[3\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[3\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[4\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[4\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[5\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[5\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[6\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[6\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[7\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[7\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[0\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[0\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[1\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[1\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[2\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[2\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[3\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[3\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[4\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[4\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[5\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[5\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[6\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[6\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[7\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[7\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLogic CLogic:inst16 " "Info: Elaborating entity \"CLogic\" for hierarchy \"CLogic:inst16\"" {  } { { "myCPU.bdf" "inst16" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 192 1200 1352 544 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst12 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst12\"" {  } { { "myCPU.bdf" "inst12" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 288 824 920 384 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDecoder IDecoder:inst15 " "Info: Elaborating entity \"IDecoder\" for hierarchy \"IDecoder:inst15\"" {  } { { "myCPU.bdf" "inst15" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 208 1024 1160 496 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IReg IReg:inst7 " "Info: Elaborating entity \"IReg\" for hierarchy \"IReg:inst7\"" {  } { { "myCPU.bdf" "inst7" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 136 832 976 264 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_IO RAM_IO:inst2 " "Info: Elaborating entity \"RAM_IO\" for hierarchy \"RAM_IO:inst2\"" {  } { { "myCPU.bdf" "inst2" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 176 240 392 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "RAM_IO.bdf" "inst" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"RAM_IO:inst2\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./test1.mif " "Info: Parameter \"LPM_FILE\" = \"./test1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/program files/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 176 240 392 304 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/program files/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l91 " "Info: Found entity 1: altsyncram_4l91" {  } { { "db/altsyncram_4l91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_4l91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l91 RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated " "Info: Elaborating entity \"altsyncram_4l91\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_3_1 mux8_3_1:inst1 " "Info: Elaborating entity \"mux8_3_1\" for hierarchy \"mux8_3_1:inst1\"" {  } { { "myCPU.bdf" "inst1" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 304 240 384 432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst " "Info: Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst\"" {  } { { "myCPU.bdf" "inst" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 440 224 392 568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst3 " "Info: Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst3\"" {  } { { "myCPU.bdf" "inst3" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 144 544 664 272 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Shifter.vhd(22) " "Warning (10492): VHDL Process Statement warning at Shifter.vhd(22): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shifter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Shifter.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst9 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst9\"" {  } { { "myCPU.bdf" "inst9" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 280 528 688 408 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "flag ALU.vhd(18) " "Warning (10540): VHDL Signal Declaration warning at ALU.vhd(18): used explicit default value for signal \"flag\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(35) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zreg Zreg:inst6 " "Info: Elaborating entity \"Zreg\" for hierarchy \"Zreg:inst6\"" {  } { { "myCPU.bdf" "inst6" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 384 880 992 480 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Creg Creg:inst4 " "Info: Elaborating entity \"Creg\" for hierarchy \"Creg:inst4\"" {  } { { "myCPU.bdf" "inst4" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 480 880 992 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[7\]\" " "Warning: Converted tri-state node \"Bus\[7\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[6\]\" " "Warning: Converted tri-state node \"Bus\[6\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[5\]\" " "Warning: Converted tri-state node \"Bus\[5\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[4\]\" " "Warning: Converted tri-state node \"Bus\[4\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[3\]\" " "Warning: Converted tri-state node \"Bus\[3\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[2\]\" " "Warning: Converted tri-state node \"Bus\[2\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[1\]\" " "Warning: Converted tri-state node \"Bus\[1\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[0\]\" " "Warning: Converted tri-state node \"Bus\[0\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[0\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[0\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[1\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[1\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[2\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[2\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[3\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[3\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[4\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[4\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[5\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[5\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[6\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[6\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[7\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[7\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Cf " "Warning: Converted tri-state buffer \"ALU:inst9\|Cf\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Zf " "Warning: Converted tri-state buffer \"ALU:inst9\|Zf\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst9\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst9\|Add0\"" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst9\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst9\|lpm_add_sub:Add0\"" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst9\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst9\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Info: Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[7\] " "Warning: Latch General_REG:inst8\|oB\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[6\] " "Warning: Latch General_REG:inst8\|oB\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[5\] " "Warning: Latch General_REG:inst8\|oB\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[4\] " "Warning: Latch General_REG:inst8\|oB\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[3\] " "Warning: Latch General_REG:inst8\|oB\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[2\] " "Warning: Latch General_REG:inst8\|oB\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[1\] " "Warning: Latch General_REG:inst8\|oB\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[0\] " "Warning: Latch General_REG:inst8\|oB\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[3\] " "Warning: Latch General_REG:inst8\|oA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[4\] " "Warning: Latch General_REG:inst8\|oA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[5\] " "Warning: Latch General_REG:inst8\|oA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[2\] " "Warning: Latch General_REG:inst8\|oA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[1\] " "Warning: Latch General_REG:inst8\|oA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[6\] " "Warning: Latch General_REG:inst8\|oA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[7\] " "Warning: Latch General_REG:inst8\|oA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[0\] " "Warning: Latch General_REG:inst8\|oA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Info: Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Info: Implemented 236 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 23:33:46 2019 " "Info: Processing ended: Fri Dec 20 23:33:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 23:33:50 2019 " "Info: Processing started: Fri Dec 20 23:33:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "myCPU EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"myCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[7] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[6] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[5] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[4] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[3] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[2] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[1] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[0] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { clk } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[6\] " "Info: Pin IN_Addr\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[6] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[7\] " "Info: Pin IN_Addr\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[7] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[2\] " "Info: Pin IN_Addr\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[2] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[3\] " "Info: Pin IN_Addr\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[3] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[5\] " "Info: Pin IN_Addr\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[5] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[4\] " "Info: Pin IN_Addr\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[4] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[0\] " "Info: Pin IN_Addr\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[0] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[1\] " "Info: Pin IN_Addr\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[1] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[7\] " "Info: Destination node IReg:inst7\|tmp\[7\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[6\] " "Info: Destination node IReg:inst7\|tmp\[6\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[5\] " "Info: Destination node IReg:inst7\|tmp\[5\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[4\] " "Info: Destination node IReg:inst7\|tmp\[4\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[3\] " "Info: Destination node IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[2\] " "Info: Destination node IReg:inst7\|tmp\[2\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[1\] " "Info: Destination node IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[0\] " "Info: Destination node IReg:inst7\|tmp\[0\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SM:inst12\|pre " "Info: Destination node SM:inst12\|pre" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM:inst12|pre } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { clk } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLogic:inst16\|WE~6  " "Info: Automatically promoted node CLogic:inst16\|WE~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "General_REG:inst8\|regB\[7\]~0 " "Info: Destination node General_REG:inst8\|regB\[7\]~0" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regB[7]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "General_REG:inst8\|regC\[7\]~0 " "Info: Destination node General_REG:inst8\|regC\[7\]~0" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regC[7]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "General_REG:inst8\|regA\[7\]~3 " "Info: Destination node General_REG:inst8\|regA\[7\]~3" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regA[7]~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLogic:inst16|WE~6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst9\|tmp\[1\]~3  " "Info: Automatically promoted node ALU:inst9\|tmp\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst9|tmp[1]~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register General_REG:inst8\|oB\[3\] register General_REG:inst8\|regB\[3\] -17.347 ns " "Info: Slack time is -17.347 ns between source register \"General_REG:inst8\|oB\[3\]\" and destination register \"General_REG:inst8\|regB\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-10.005 ns + Largest register register " "Info: + Largest register to register requirement is -10.005 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 124 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 124; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns General_REG:inst8\|regB\[3\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl General_REG:inst8|regB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 124 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 124; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns General_REG:inst8\|regB\[3\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl General_REG:inst8|regB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.225 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.970 ns) 3.480 ns IReg:inst7\|tmp\[7\] 2 REG Unassigned 20 " "Info: 2: + IC(1.656 ns) + CELL(0.970 ns) = 3.480 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'IReg:inst7\|tmp\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk IReg:inst7|tmp[7] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.206 ns) 4.667 ns CLogic:inst16\|WE~6 3 COMB Unassigned 4 " "Info: 3: + IC(0.981 ns) + CELL(0.206 ns) = 4.667 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { IReg:inst7|tmp[7] CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.000 ns) 6.352 ns CLogic:inst16\|WE~6clkctrl 4 COMB Unassigned 16 " "Info: 4: + IC(1.685 ns) + CELL(0.000 ns) = 6.352 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 8.225 ns General_REG:inst8\|oB\[3\] 5 REG Unassigned 6 " "Info: 5: + IC(1.667 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 27.19 % ) " "Info: Total cell delay = 2.236 ns ( 27.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 72.81 % ) " "Info: Total interconnect delay = 5.989 ns ( 72.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.039 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 13.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.970 ns) 3.524 ns SM:inst12\|pre 2 REG Unassigned 19 " "Info: 2: + IC(1.700 ns) + CELL(0.970 ns) = 3.524 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'SM:inst12\|pre'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk SM:inst12|pre } "NODE_NAME" } } { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.651 ns) 5.120 ns IDecoder:inst15\|MOVA~8 3 COMB Unassigned 4 " "Info: 3: + IC(0.945 ns) + CELL(0.651 ns) = 5.120 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'IDecoder:inst15\|MOVA~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { SM:inst12|pre IDecoder:inst15|MOVA~8 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 5.930 ns IDecoder:inst15\|IN0~3 4 COMB Unassigned 10 " "Info: 4: + IC(0.187 ns) + CELL(0.623 ns) = 5.930 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'IDecoder:inst15\|IN0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.741 ns IDecoder:inst15\|RSL 5 COMB Unassigned 5 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 6.741 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'IDecoder:inst15\|RSL'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { IDecoder:inst15|IN0~3 IDecoder:inst15|RSL } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 7.859 ns CLogic:inst16\|WE~8 6 COMB Unassigned 1 " "Info: 6: + IC(0.748 ns) + CELL(0.370 ns) = 7.859 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { IDecoder:inst15|RSL CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.670 ns CLogic:inst16\|WE~9 7 COMB Unassigned 1 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 8.670 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.481 ns CLogic:inst16\|WE~6 8 COMB Unassigned 4 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 9.481 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.000 ns) 11.166 ns CLogic:inst16\|WE~6clkctrl 9 COMB Unassigned 16 " "Info: 9: + IC(1.685 ns) + CELL(0.000 ns) = 11.166 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 13.039 ns General_REG:inst8\|oB\[3\] 10 REG Unassigned 6 " "Info: 10: + IC(1.667 ns) + CELL(0.206 ns) = 13.039 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.573 ns ( 42.74 % ) " "Info: Total cell delay = 5.573 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.466 ns ( 57.26 % ) " "Info: Total interconnect delay = 7.466 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.342 ns - Longest register register " "Info: - Longest register to register delay is 7.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[3\] 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 1.527 ns ALU:inst9\|Result\[3\]~83 2 COMB Unassigned 1 " "Info: 2: + IC(0.903 ns) + CELL(0.624 ns) = 1.527 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[3\]~83'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.338 ns ALU:inst9\|Result\[3\]~85 3 COMB Unassigned 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 2.338 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[3\]~85'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.149 ns Bus\[3\]~11 4 COMB Unassigned 1 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.149 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Bus\[3\]~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~85 Bus[3]~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 3.956 ns Bus\[3\]~12 5 COMB Unassigned 1 " "Info: 5: + IC(0.441 ns) + CELL(0.366 ns) = 3.956 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Bus[3]~11 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.650 ns) 5.438 ns Bus\[3\]~13 6 COMB Unassigned 6 " "Info: 6: + IC(0.832 ns) + CELL(0.650 ns) = 5.438 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.108 ns) 7.342 ns General_REG:inst8\|regB\[3\] 7 REG Unassigned 2 " "Info: 7: + IC(1.796 ns) + CELL(0.108 ns) = 7.342 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 37.35 % ) " "Info: Total cell delay = 2.742 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 62.65 % ) " "Info: Total interconnect delay = 4.600 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.342 ns register register " "Info: Estimated most critical path is register to register delay of 7.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[3\] 1 REG LAB_X19_Y7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y7; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 1.527 ns ALU:inst9\|Result\[3\]~83 2 COMB LAB_X19_Y6 1 " "Info: 2: + IC(0.903 ns) + CELL(0.624 ns) = 1.527 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[3\]~83'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.338 ns ALU:inst9\|Result\[3\]~85 3 COMB LAB_X19_Y6 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 2.338 ns; Loc. = LAB_X19_Y6; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[3\]~85'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.149 ns Bus\[3\]~11 4 COMB LAB_X19_Y6 1 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.149 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'Bus\[3\]~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~85 Bus[3]~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 3.956 ns Bus\[3\]~12 5 COMB LAB_X19_Y6 1 " "Info: 5: + IC(0.441 ns) + CELL(0.366 ns) = 3.956 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Bus[3]~11 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.650 ns) 5.438 ns Bus\[3\]~13 6 COMB LAB_X21_Y6 6 " "Info: 6: + IC(0.832 ns) + CELL(0.650 ns) = 5.438 ns; Loc. = LAB_X21_Y6; Fanout = 6; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.108 ns) 7.342 ns General_REG:inst8\|regB\[3\] 7 REG LAB_X19_Y7 2 " "Info: 7: + IC(1.796 ns) + CELL(0.108 ns) = 7.342 ns; Loc. = LAB_X19_Y7; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 37.35 % ) " "Info: Total cell delay = 2.742 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 62.65 % ) " "Info: Total interconnect delay = 4.600 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 23:33:51 2019 " "Info: Processing ended: Fri Dec 20 23:33:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 23:33:52 2019 " "Info: Processing started: Fri Dec 20 23:33:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off myCPU -c myCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 23:33:53 2019 " "Info: Processing ended: Fri Dec 20 23:33:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 23:33:54 2019 " "Info: Processing started: Fri Dec 20 23:33:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myCPU -c myCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myCPU -c myCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[0\] " "Warning: Node \"General_REG:inst8\|oB\[0\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[1\] " "Warning: Node \"General_REG:inst8\|oB\[1\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[2\] " "Warning: Node \"General_REG:inst8\|oB\[2\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[3\] " "Warning: Node \"General_REG:inst8\|oB\[3\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[4\] " "Warning: Node \"General_REG:inst8\|oB\[4\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[5\] " "Warning: Node \"General_REG:inst8\|oB\[5\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[6\] " "Warning: Node \"General_REG:inst8\|oB\[6\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[7\] " "Warning: Node \"General_REG:inst8\|oB\[7\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[0\] " "Warning: Node \"General_REG:inst8\|oA\[0\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[1\] " "Warning: Node \"General_REG:inst8\|oA\[1\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[2\] " "Warning: Node \"General_REG:inst8\|oA\[2\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[3\] " "Warning: Node \"General_REG:inst8\|oA\[3\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[4\] " "Warning: Node \"General_REG:inst8\|oA\[4\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[5\] " "Warning: Node \"General_REG:inst8\|oA\[5\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[6\] " "Warning: Node \"General_REG:inst8\|oA\[6\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[7\] " "Warning: Node \"General_REG:inst8\|oA\[7\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[3\] " "Warning: Node \"ALU:inst9\|tmp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[1\] " "Warning: Node \"ALU:inst9\|tmp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[7\] " "Warning: Node \"ALU:inst9\|tmp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[2\] " "Warning: Node \"ALU:inst9\|tmp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[4\] " "Warning: Node \"ALU:inst9\|tmp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[5\] " "Warning: Node \"ALU:inst9\|tmp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[6\] " "Warning: Node \"ALU:inst9\|tmp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[0\] " "Warning: Node \"ALU:inst9\|tmp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[8\] " "Warning: Node \"ALU:inst9\|tmp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~7 " "Info: Detected gated clock \"CLogic:inst16\|WE~7\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|M~2 " "Info: Detected gated clock \"CLogic:inst16\|M~2\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|M~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~4 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~4\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|tmp\[1\]~3 " "Info: Detected gated clock \"ALU:inst9\|tmp\[1\]~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|tmp\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|M~3 " "Info: Detected gated clock \"CLogic:inst16\|M~3\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|M~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~5 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~5\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|Equal3~0 " "Info: Detected gated clock \"ALU:inst9\|Equal3~0\" as buffer" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~6 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~6\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~9 " "Info: Detected gated clock \"CLogic:inst16\|WE~9\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~2 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~2\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|Result\[0\]~61 " "Info: Detected gated clock \"ALU:inst9\|Result\[0\]~61\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|Result\[0\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~7 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~7\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~6 " "Info: Detected gated clock \"CLogic:inst16\|WE~6\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSL " "Info: Detected gated clock \"IDecoder:inst15\|RSL\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~8 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~8\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[3\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[3\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[2\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[2\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[6\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[6\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[5\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[5\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[4\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[4\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|MOVA~8 " "Info: Detected gated clock \"IDecoder:inst15\|MOVA~8\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|MOVA~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst12\|pre " "Info: Detected ripple clock \"SM:inst12\|pre\" as buffer" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst12\|pre" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|MOVA~9 " "Info: Detected gated clock \"IDecoder:inst15\|MOVA~9\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|MOVA~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "General_REG:inst8\|Equal2~0 " "Info: Detected gated clock \"General_REG:inst8\|Equal2~0\" as buffer" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "General_REG:inst8\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[1\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[1\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[0\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[0\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[7\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[7\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|IN0~3 " "Info: Detected gated clock \"IDecoder:inst15\|IN0~3\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|IN0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register General_REG:inst8\|oB\[3\] register General_REG:inst8\|regA\[2\] 28.39 MHz 35.226 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.39 MHz between source register \"General_REG:inst8\|oB\[3\]\" and destination register \"General_REG:inst8\|regA\[2\]\" (period= 35.226 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.516 ns + Longest register register " "Info: + Longest register to register delay is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[3\] 1 REG LCCOMB_X19_Y7_N12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 0.592 ns ALU:inst9\|Result\[3\]~84 2 COMB LCCOMB_X19_Y7_N16 1 " "Info: 2: + IC(0.386 ns) + CELL(0.206 ns) = 0.592 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[3\]~84'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~84 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.370 ns) 2.041 ns ALU:inst9\|Result\[3\]~85 3 COMB LCCOMB_X19_Y6_N22 3 " "Info: 3: + IC(1.079 ns) + CELL(0.370 ns) = 2.041 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[3\]~85'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { ALU:inst9|Result[3]~84 ALU:inst9|Result[3]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.206 ns) 3.666 ns Bus\[2\]~9 4 COMB LCCOMB_X21_Y7_N10 1 " "Info: 4: + IC(1.419 ns) + CELL(0.206 ns) = 3.666 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 1; COMB Node = 'Bus\[2\]~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { ALU:inst9|Result[3]~85 Bus[2]~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 4.947 ns Bus\[2\]~10 5 COMB LCCOMB_X22_Y6_N18 6 " "Info: 5: + IC(1.075 ns) + CELL(0.206 ns) = 4.947 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 6; COMB Node = 'Bus\[2\]~10'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { Bus[2]~9 Bus[2]~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.460 ns) 6.516 ns General_REG:inst8\|regA\[2\] 6 REG LCFF_X25_Y6_N17 2 " "Info: 6: + IC(1.109 ns) + CELL(0.460 ns) = 6.516 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 2; REG Node = 'General_REG:inst8\|regA\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Bus[2]~10 General_REG:inst8|regA[2] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 22.22 % ) " "Info: Total cell delay = 1.448 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.068 ns ( 77.78 % ) " "Info: Total interconnect delay = 5.068 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~84 ALU:inst9|Result[3]~85 Bus[2]~9 Bus[2]~10 General_REG:inst8|regA[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { General_REG:inst8|oB[3] {} ALU:inst9|Result[3]~84 {} ALU:inst9|Result[3]~85 {} Bus[2]~9 {} Bus[2]~10 {} General_REG:inst8|regA[2] {} } { 0.000ns 0.386ns 1.079ns 1.419ns 1.075ns 1.109ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.137 ns - Smallest " "Info: - Smallest clock skew is -11.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns General_REG:inst8\|regA\[2\] 3 REG LCFF_X25_Y6_N17 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 2; REG Node = 'General_REG:inst8\|regA\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl General_REG:inst8|regA[2] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl General_REG:inst8|regA[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regA[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.873 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.970 ns) 4.023 ns SM:inst12\|pre 2 REG LCFF_X25_Y7_N17 19 " "Info: 2: + IC(1.953 ns) + CELL(0.970 ns) = 4.023 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 19; REG Node = 'SM:inst12\|pre'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clk SM:inst12|pre } "NODE_NAME" } } { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.624 ns) 5.829 ns IDecoder:inst15\|MOVA~8 3 COMB LCCOMB_X24_Y6_N18 4 " "Info: 3: + IC(1.182 ns) + CELL(0.624 ns) = 5.829 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 4; COMB Node = 'IDecoder:inst15\|MOVA~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { SM:inst12|pre IDecoder:inst15|MOVA~8 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.651 ns) 7.225 ns IDecoder:inst15\|IN0~3 4 COMB LCCOMB_X24_Y6_N2 10 " "Info: 4: + IC(0.745 ns) + CELL(0.651 ns) = 7.225 ns; Loc. = LCCOMB_X24_Y6_N2; Fanout = 10; COMB Node = 'IDecoder:inst15\|IN0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 7.819 ns IDecoder:inst15\|RSL 5 COMB LCCOMB_X24_Y6_N30 5 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 7.819 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 5; COMB Node = 'IDecoder:inst15\|RSL'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { IDecoder:inst15|IN0~3 IDecoder:inst15|RSL } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.366 ns) 8.809 ns CLogic:inst16\|WE~8 6 COMB LCCOMB_X25_Y6_N0 1 " "Info: 6: + IC(0.624 ns) + CELL(0.366 ns) = 8.809 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { IDecoder:inst15|RSL CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 9.822 ns CLogic:inst16\|WE~9 7 COMB LCCOMB_X25_Y6_N6 1 " "Info: 7: + IC(0.389 ns) + CELL(0.624 ns) = 9.822 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.651 ns) 10.860 ns CLogic:inst16\|WE~6 8 COMB LCCOMB_X25_Y6_N20 4 " "Info: 8: + IC(0.387 ns) + CELL(0.651 ns) = 10.860 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 12.351 ns CLogic:inst16\|WE~6clkctrl 9 COMB CLKCTRL_G4 16 " "Info: 9: + IC(1.491 ns) + CELL(0.000 ns) = 12.351 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.206 ns) 13.873 ns General_REG:inst8\|oB\[3\] 10 REG LCCOMB_X19_Y7_N12 6 " "Info: 10: + IC(1.316 ns) + CELL(0.206 ns) = 13.873 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.398 ns ( 38.91 % ) " "Info: Total cell delay = 5.398 ns ( 38.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.475 ns ( 61.09 % ) " "Info: Total interconnect delay = 8.475 ns ( 61.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.873 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.873 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[3] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.316ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl General_REG:inst8|regA[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regA[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.873 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.873 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[3] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.316ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~84 ALU:inst9|Result[3]~85 Bus[2]~9 Bus[2]~10 General_REG:inst8|regA[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { General_REG:inst8|oB[3] {} ALU:inst9|Result[3]~84 {} ALU:inst9|Result[3]~85 {} Bus[2]~9 {} Bus[2]~10 {} General_REG:inst8|regA[2] {} } { 0.000ns 0.386ns 1.079ns 1.419ns 1.075ns 1.109ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl General_REG:inst8|regA[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regA[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.873 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.873 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[3] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.316ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 100 " "Warning: Circuit may not operate. Detected 100 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "General_REG:inst8\|regC\[1\] General_REG:inst8\|oA\[1\] clk 9.205 ns " "Info: Found hold time violation between source  pin or register \"General_REG:inst8\|regC\[1\]\" and destination pin or register \"General_REG:inst8\|oA\[1\]\" for clock \"clk\" (Hold time is 9.205 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.150 ns + Largest " "Info: + Largest clock skew is 11.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.882 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.970 ns) 4.023 ns SM:inst12\|pre 2 REG LCFF_X25_Y7_N17 19 " "Info: 2: + IC(1.953 ns) + CELL(0.970 ns) = 4.023 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 19; REG Node = 'SM:inst12\|pre'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clk SM:inst12|pre } "NODE_NAME" } } { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.624 ns) 5.829 ns IDecoder:inst15\|MOVA~8 3 COMB LCCOMB_X24_Y6_N18 4 " "Info: 3: + IC(1.182 ns) + CELL(0.624 ns) = 5.829 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 4; COMB Node = 'IDecoder:inst15\|MOVA~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { SM:inst12|pre IDecoder:inst15|MOVA~8 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.651 ns) 7.225 ns IDecoder:inst15\|IN0~3 4 COMB LCCOMB_X24_Y6_N2 10 " "Info: 4: + IC(0.745 ns) + CELL(0.651 ns) = 7.225 ns; Loc. = LCCOMB_X24_Y6_N2; Fanout = 10; COMB Node = 'IDecoder:inst15\|IN0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 7.819 ns IDecoder:inst15\|RSL 5 COMB LCCOMB_X24_Y6_N30 5 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 7.819 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 5; COMB Node = 'IDecoder:inst15\|RSL'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { IDecoder:inst15|IN0~3 IDecoder:inst15|RSL } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.366 ns) 8.809 ns CLogic:inst16\|WE~8 6 COMB LCCOMB_X25_Y6_N0 1 " "Info: 6: + IC(0.624 ns) + CELL(0.366 ns) = 8.809 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { IDecoder:inst15|RSL CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 9.822 ns CLogic:inst16\|WE~9 7 COMB LCCOMB_X25_Y6_N6 1 " "Info: 7: + IC(0.389 ns) + CELL(0.624 ns) = 9.822 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.651 ns) 10.860 ns CLogic:inst16\|WE~6 8 COMB LCCOMB_X25_Y6_N20 4 " "Info: 8: + IC(0.387 ns) + CELL(0.651 ns) = 10.860 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 12.351 ns CLogic:inst16\|WE~6clkctrl 9 COMB CLKCTRL_G4 16 " "Info: 9: + IC(1.491 ns) + CELL(0.000 ns) = 12.351 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.206 ns) 13.882 ns General_REG:inst8\|oA\[1\] 10 REG LCCOMB_X20_Y7_N14 3 " "Info: 10: + IC(1.325 ns) + CELL(0.206 ns) = 13.882 ns; Loc. = LCCOMB_X20_Y7_N14; Fanout = 3; REG Node = 'General_REG:inst8\|oA\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[1] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.398 ns ( 38.88 % ) " "Info: Total cell delay = 5.398 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.484 ns ( 61.12 % ) " "Info: Total interconnect delay = 8.484 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.882 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.882 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oA[1] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.325ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns General_REG:inst8\|regC\[1\] 3 REG LCFF_X20_Y7_N7 2 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 2; REG Node = 'General_REG:inst8\|regC\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl General_REG:inst8|regC[1] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl General_REG:inst8|regC[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regC[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.882 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.882 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oA[1] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.325ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl General_REG:inst8|regC[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regC[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.641 ns - Shortest register register " "Info: - Shortest register to register delay is 1.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|regC\[1\] 1 REG LCFF_X20_Y7_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 2; REG Node = 'General_REG:inst8\|regC\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regC[1] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.206 ns) 0.651 ns General_REG:inst8\|oA~27 2 COMB LCCOMB_X20_Y7_N26 1 " "Info: 2: + IC(0.445 ns) + CELL(0.206 ns) = 0.651 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 1; COMB Node = 'General_REG:inst8\|oA~27'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { General_REG:inst8|regC[1] General_REG:inst8|oA~27 } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 1.641 ns General_REG:inst8\|oA\[1\] 3 REG LCCOMB_X20_Y7_N14 3 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 1.641 ns; Loc. = LCCOMB_X20_Y7_N14; Fanout = 3; REG Node = 'General_REG:inst8\|oA\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { General_REG:inst8|oA~27 General_REG:inst8|oA[1] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 50.58 % ) " "Info: Total cell delay = 0.830 ns ( 50.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 49.42 % ) " "Info: Total interconnect delay = 0.811 ns ( 49.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { General_REG:inst8|regC[1] General_REG:inst8|oA~27 General_REG:inst8|oA[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.641 ns" { General_REG:inst8|regC[1] {} General_REG:inst8|oA~27 {} General_REG:inst8|oA[1] {} } { 0.000ns 0.445ns 0.366ns } { 0.000ns 0.206ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.882 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.882 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oA[1] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.325ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl General_REG:inst8|regC[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regC[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { General_REG:inst8|regC[1] General_REG:inst8|oA~27 General_REG:inst8|oA[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.641 ns" { General_REG:inst8|regC[1] {} General_REG:inst8|oA~27 {} General_REG:inst8|oA[1] {} } { 0.000ns 0.445ns 0.366ns } { 0.000ns 0.206ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\|ram_block1a0~porta_datain_reg6 IN_Addr\[6\] clk 7.455 ns memory " "Info: tsu for memory \"RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\|ram_block1a0~porta_datain_reg6\" (data pin = \"IN_Addr\[6\]\", clock pin = \"clk\") is 7.455 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.242 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns IN_Addr\[6\] 1 PIN PIN_51 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'IN_Addr\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[6] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.921 ns) + CELL(0.623 ns) 8.488 ns Bus\[6\]~4 2 COMB LCCOMB_X20_Y6_N12 6 " "Info: 2: + IC(6.921 ns) + CELL(0.623 ns) = 8.488 ns; Loc. = LCCOMB_X20_Y6_N12; Fanout = 6; COMB Node = 'Bus\[6\]~4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.544 ns" { IN_Addr[6] Bus[6]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.128 ns) 10.242 ns RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(1.626 ns) + CELL(0.128 ns) = 10.242 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { Bus[6]~4 RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4l91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_4l91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.695 ns ( 16.55 % ) " "Info: Total cell delay = 1.695 ns ( 16.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.547 ns ( 83.45 % ) " "Info: Total interconnect delay = 8.547 ns ( 83.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { IN_Addr[6] Bus[6]~4 RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { IN_Addr[6] {} IN_Addr[6]~combout {} Bus[6]~4 {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 6.921ns 1.626ns } { 0.000ns 0.944ns 0.623ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4l91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_4l91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.833 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.833 ns RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4l91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_4l91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.27 % ) " "Info: Total cell delay = 1.934 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { IN_Addr[6] Bus[6]~4 RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { IN_Addr[6] {} IN_Addr[6]~combout {} Bus[6]~4 {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 6.921ns 1.626ns } { 0.000ns 0.944ns 0.623ns 0.128ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4l91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[2\] General_REG:inst8\|oB\[2\] 20.801 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[2\]\" through register \"General_REG:inst8\|oB\[2\]\" is 20.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.881 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.970 ns) 4.023 ns SM:inst12\|pre 2 REG LCFF_X25_Y7_N17 19 " "Info: 2: + IC(1.953 ns) + CELL(0.970 ns) = 4.023 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 19; REG Node = 'SM:inst12\|pre'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clk SM:inst12|pre } "NODE_NAME" } } { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.624 ns) 5.829 ns IDecoder:inst15\|MOVA~8 3 COMB LCCOMB_X24_Y6_N18 4 " "Info: 3: + IC(1.182 ns) + CELL(0.624 ns) = 5.829 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 4; COMB Node = 'IDecoder:inst15\|MOVA~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { SM:inst12|pre IDecoder:inst15|MOVA~8 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.651 ns) 7.225 ns IDecoder:inst15\|IN0~3 4 COMB LCCOMB_X24_Y6_N2 10 " "Info: 4: + IC(0.745 ns) + CELL(0.651 ns) = 7.225 ns; Loc. = LCCOMB_X24_Y6_N2; Fanout = 10; COMB Node = 'IDecoder:inst15\|IN0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 7.819 ns IDecoder:inst15\|RSL 5 COMB LCCOMB_X24_Y6_N30 5 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 7.819 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 5; COMB Node = 'IDecoder:inst15\|RSL'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { IDecoder:inst15|IN0~3 IDecoder:inst15|RSL } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.366 ns) 8.809 ns CLogic:inst16\|WE~8 6 COMB LCCOMB_X25_Y6_N0 1 " "Info: 6: + IC(0.624 ns) + CELL(0.366 ns) = 8.809 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { IDecoder:inst15|RSL CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 9.822 ns CLogic:inst16\|WE~9 7 COMB LCCOMB_X25_Y6_N6 1 " "Info: 7: + IC(0.389 ns) + CELL(0.624 ns) = 9.822 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.651 ns) 10.860 ns CLogic:inst16\|WE~6 8 COMB LCCOMB_X25_Y6_N20 4 " "Info: 8: + IC(0.387 ns) + CELL(0.651 ns) = 10.860 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 12.351 ns CLogic:inst16\|WE~6clkctrl 9 COMB CLKCTRL_G4 16 " "Info: 9: + IC(1.491 ns) + CELL(0.000 ns) = 12.351 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.206 ns) 13.881 ns General_REG:inst8\|oB\[2\] 10 REG LCCOMB_X22_Y6_N22 6 " "Info: 10: + IC(1.324 ns) + CELL(0.206 ns) = 13.881 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[2] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.398 ns ( 38.89 % ) " "Info: Total cell delay = 5.398 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.483 ns ( 61.11 % ) " "Info: Total interconnect delay = 8.483 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.881 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.881 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[2] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.324ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.920 ns + Longest register pin " "Info: + Longest register to pin delay is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[2\] 1 REG LCCOMB_X22_Y6_N22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[2] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.684 ns) + CELL(3.236 ns) 6.920 ns LED\[2\] 2 PIN PIN_113 0 " "Info: 2: + IC(3.684 ns) + CELL(3.236 ns) = 6.920 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { General_REG:inst8|oB[2] LED[2] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 46.76 % ) " "Info: Total cell delay = 3.236 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 53.24 % ) " "Info: Total interconnect delay = 3.684 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { General_REG:inst8|oB[2] LED[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { General_REG:inst8|oB[2] {} LED[2] {} } { 0.000ns 3.684ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.881 ns" { clk SM:inst12|pre IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 IDecoder:inst15|RSL CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.881 ns" { clk {} clk~combout {} SM:inst12|pre {} IDecoder:inst15|MOVA~8 {} IDecoder:inst15|IN0~3 {} IDecoder:inst15|RSL {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[2] {} } { 0.000ns 0.000ns 1.953ns 1.182ns 0.745ns 0.388ns 0.624ns 0.389ns 0.387ns 1.491ns 1.324ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.651ns 0.206ns 0.366ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { General_REG:inst8|oB[2] LED[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { General_REG:inst8|oB[2] {} LED[2] {} } { 0.000ns 3.684ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "General_REG:inst8\|regB\[1\] IN_Addr\[1\] clk -0.182 ns register " "Info: th for register \"General_REG:inst8\|regB\[1\]\" (data pin = \"IN_Addr\[1\]\", clock pin = \"clk\") is -0.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.734 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.734 ns General_REG:inst8\|regB\[1\] 3 REG LCFF_X21_Y7_N21 2 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X21_Y7_N21; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clk~clkctrl General_REG:inst8|regB[1] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.59 % ) " "Info: Total cell delay = 1.766 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.968 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clk clk~clkctrl General_REG:inst8|regB[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regB[1] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.222 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IN_Addr\[1\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'IN_Addr\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[1] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.646 ns) 3.114 ns Bus\[1\]~25 2 COMB LCCOMB_X21_Y7_N20 6 " "Info: 2: + IC(1.358 ns) + CELL(0.646 ns) = 3.114 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 6; COMB Node = 'Bus\[1\]~25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { IN_Addr[1] Bus[1]~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.222 ns General_REG:inst8\|regB\[1\] 3 REG LCFF_X21_Y7_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.222 ns; Loc. = LCFF_X21_Y7_N21; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Bus[1]~25 General_REG:inst8|regB[1] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.864 ns ( 57.85 % ) " "Info: Total cell delay = 1.864 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.358 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.358 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { IN_Addr[1] Bus[1]~25 General_REG:inst8|regB[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { IN_Addr[1] {} IN_Addr[1]~combout {} Bus[1]~25 {} General_REG:inst8|regB[1] {} } { 0.000ns 0.000ns 1.358ns 0.000ns } { 0.000ns 1.110ns 0.646ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clk clk~clkctrl General_REG:inst8|regB[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regB[1] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { IN_Addr[1] Bus[1]~25 General_REG:inst8|regB[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { IN_Addr[1] {} IN_Addr[1]~combout {} Bus[1]~25 {} General_REG:inst8|regB[1] {} } { 0.000ns 0.000ns 1.358ns 0.000ns } { 0.000ns 1.110ns 0.646ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 23:33:54 2019 " "Info: Processing ended: Fri Dec 20 23:33:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Info: Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
