#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov 27 10:43:49 2020
# Process ID: 18332
# Current directory: C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20064 C:\Users\Administrator\Desktop\VE370\Projects\project3\project3_2a\project_1\project_1.xpr
# Log file: C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 770.324 ; gain = 96.598
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_2a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache2a
INFO: [VRFC 10-311] analyzing module main_memory
INFO: [VRFC 10-311] analyzing module hierarchy_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sim_1/new/sim_2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_2a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3ff0935030a64c16856107269683ed6b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_2a_behav xil_defaultlib.sim_2a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache2a
Compiling module xil_defaultlib.main_memory
Compiling module xil_defaultlib.hierarchy_mem
Compiling module xil_defaultlib.sim_2a
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_2a_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.sim/sim_1/behav/xsim.dir/sim_2a_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 27 10:45:10 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 817.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_2a_behav -key {Behavioral:sim_1:Functional:sim_2a} -tclbatch {sim_2a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source sim_2a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
count=          0 MainMemory[0] = 0x00000000
count=          0 dirty = 0x0
----------------------------------------------------------
count=          1 MainMemory[0] = 0x00000000
count=          1 dirty = 0x0
----------------------------------------------------------
count=          2 MainMemory[0] = 0x00000000
count=          2 dirty = 0x1
----------------------------------------------------------
count=          3 MainMemory[0] = 0x00000000
count=          3 dirty = 0x1
----------------------------------------------------------
count=          4 MainMemory[0] = 0x00000000
count=          4 dirty = 0x1
----------------------------------------------------------
count=          5 MainMemory[0] = 0x00000000
count=          5 dirty = 0x1
----------------------------------------------------------
count=          6 MainMemory[0] = 0x000000ff
count=          6 dirty = 0x0
----------------------------------------------------------
count=          7 MainMemory[0] = 0x000000ff
count=          7 dirty = 0x0
----------------------------------------------------------
count=          8 MainMemory[0] = 0x000000ff
count=          8 dirty = 0x0
----------------------------------------------------------
count=          9 MainMemory[0] = 0x000000ff
count=          9 dirty = 0x0
----------------------------------------------------------
count=         10 MainMemory[0] = 0x000000ff
count=         10 dirty = 0x0
----------------------------------------------------------
count=         11 MainMemory[0] = 0x000000ff
count=         11 dirty = 0x0
----------------------------------------------------------
count=         12 MainMemory[0] = 0x000000ff
count=         12 dirty = 0x0
----------------------------------------------------------
count=         13 MainMemory[0] = 0x000000ff
count=         13 dirty = 0x0
----------------------------------------------------------
count=         14 MainMemory[0] = 0x000000ff
count=         14 dirty = 0x0
----------------------------------------------------------
count=         15 MainMemory[0] = 0x000000ff
count=         15 dirty = 0x0
----------------------------------------------------------
count=         16 MainMemory[0] = 0x000000ff
count=         16 dirty = 0x0
----------------------------------------------------------
count=         17 MainMemory[0] = 0x000000ff
count=         17 dirty = 0x0
----------------------------------------------------------
count=         18 MainMemory[0] = 0x000000ff
count=         18 dirty = 0x0
----------------------------------------------------------
count=         19 MainMemory[0] = 0x000000ff
count=         19 dirty = 0x0
----------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_2a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 817.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 859.246 ; gain = 4.355
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 27 11:04:41 2020...
