Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 09:40:20 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.838        0.000                      0                  474        0.098        0.000                      0                  474        4.020        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.838        0.000                      0                  474        0.098        0.000                      0                  474        4.020        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 2.604ns (56.181%)  route 2.031ns (43.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[15]
                         net (fo=4, routed)           1.387     4.814    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[15]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.150     4.964 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_14/O
                         net (fo=1, routed)           0.644     5.608    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[15]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.443    10.446    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 2.606ns (59.147%)  route 1.800ns (40.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[5]
                         net (fo=2, routed)           1.024     4.451    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[5]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.152     4.603 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_24/O
                         net (fo=1, routed)           0.776     5.379    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[5]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.465    10.424    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.578ns (58.350%)  route 1.840ns (41.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[0]
                         net (fo=2, routed)           1.331     4.758    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[0]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.124     4.882 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_29/O
                         net (fo=1, routed)           0.510     5.391    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[0]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.578ns (60.291%)  route 1.698ns (39.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[12]
                         net (fo=2, routed)           1.111     4.538    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[12]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.662 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_17/O
                         net (fo=1, routed)           0.587     5.249    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[12]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 2.607ns (64.312%)  route 1.447ns (35.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.944     4.371    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     4.524 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_28/O
                         net (fo=1, routed)           0.503     5.027    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[1]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.448    10.441    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 2.604ns (66.297%)  route 1.324ns (33.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[7]
                         net (fo=2, routed)           1.024     4.451    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[7]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.150     4.601 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_22/O
                         net (fo=1, routed)           0.299     4.901    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[7]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.472    10.417    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.607ns (66.280%)  route 1.326ns (33.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[14]
                         net (fo=2, routed)           1.026     4.453    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[14]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.153     4.606 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_15/O
                         net (fo=1, routed)           0.300     4.906    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[14]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.448    10.441    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.573ns (66.595%)  route 1.291ns (33.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[6]
                         net (fo=2, routed)           0.802     4.229    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[6]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.119     4.348 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_23/O
                         net (fo=1, routed)           0.489     4.837    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[6]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.472    10.417    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.002ns (25.569%)  route 2.917ns (74.431%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=55, routed)          0.906     2.397    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.152     2.549 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/zext_ln48_reg_185[2]_i_1/O
                         net (fo=15, routed)          1.379     3.928    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/c_address0[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.332     4.260 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_15/O
                         net (fo=1, routed)           0.632     4.892    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/A[0]
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.578ns (63.835%)  route 1.461ns (36.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[9]
                         net (fo=2, routed)           1.165     4.592    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[9]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.716 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_20/O
                         net (fo=1, routed)           0.296     5.012    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[9]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[12]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y[12]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[12]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           0.079     0.630    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[14]/Q
                         net (fo=1, routed)           0.114     0.689    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y[14]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.734 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.734    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[14]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[8]/Q
                         net (fo=1, routed)           0.114     0.689    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y[8]
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.734 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.734    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[8]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.128     0.538 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=3, routed)           0.085     0.623    bd_0_i/hls_inst/inst/fir_io_s_axi_U/Q[2]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.099     0.722 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.722    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, routed)           0.133     0.684    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.045     0.729 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_2/O
                         net (fo=1, routed)           0.000     0.729    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_2_n_0
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_read_reg_141_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.273%)  route 0.157ns (52.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[2]/Q
                         net (fo=3, routed)           0.157     0.708    bd_0_i/hls_inst/inst/x[2]
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/x_read_reg_141_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/x_read_reg_141_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/x_read_reg_141_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter3_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_clk
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=1, routed)           0.176     0.728    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter2
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_clk
    SLICE_X35Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter3_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter3_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[3]/Q
                         net (fo=3, routed)           0.148     0.699    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[15]_0[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.744 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.744    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[3]
    SLICE_X37Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.208%)  route 0.127ns (37.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X34Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[13]/Q
                         net (fo=3, routed)           0.127     0.701    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[15]_0[13]
    SLICE_X35Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.746    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[13]_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21   bd_0_i/hls_inst/inst/mul_ln44_reg_136_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y20   bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y22   bd_0_i/hls_inst/inst/mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_0_U/p_reg_reg__0/CLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X39Y57  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[11]
                                                                      r  s_axi_fir_io_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[12]
                                                                      r  s_axi_fir_io_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[14]
                                                                      r  s_axi_fir_io_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[15]
                                                                      r  s_axi_fir_io_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[2]
                                                                      r  s_axi_fir_io_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[4]
                                                                      r  s_axi_fir_io_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[5]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[5]
                                                                      r  s_axi_fir_io_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[6]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[6]
                                                                      r  s_axi_fir_io_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.973     2.464    s_axi_fir_io_rdata[7]
                                                                      r  s_axi_fir_io_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_fir_io_rvalid
                                                                      r  s_axi_fir_io_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=4, unset)            0.410     0.961    s_axi_fir_io_arready
                                                                      r  s_axi_fir_io_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.410     0.961    s_axi_fir_io_awready
                                                                      r  s_axi_fir_io_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.410     0.961    s_axi_fir_io_bvalid
                                                                      r  s_axi_fir_io_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_fir_io_rdata[0]
                                                                      r  s_axi_fir_io_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_fir_io_rdata[10]
                                                                      r  s_axi_fir_io_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.961    s_axi_fir_io_rdata[13]
                                                                      r  s_axi_fir_io_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.410     0.961    s_axi_fir_io_rdata[1]
                                                                      r  s_axi_fir_io_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.410     0.961    s_axi_fir_io_rdata[3]
                                                                      r  s_axi_fir_io_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=6, unset)            0.410     0.961    s_axi_fir_io_wready
                                                                      r  s_axi_fir_io_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 0.124ns (3.471%)  route 3.449ns (96.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.476     3.573    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 0.124ns (3.471%)  route 3.449ns (96.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.476     3.573    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 0.124ns (3.471%)  route 3.449ns (96.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.476     3.573    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_isr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_isr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_isr_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_isr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_isr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_isr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[14]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.124ns (3.472%)  route 3.447ns (96.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X35Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=79, routed)          2.474     3.571    bd_0_i/hls_inst/inst/fir_io_s_axi_U/SR[0]
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924     0.924    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X36Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_fir_io_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_awaddr[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWADDR[0]
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_fir_io_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_awaddr[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWADDR[1]
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_fir_io_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_awaddr[4] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWADDR[2]
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_fir_io_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_awaddr[5] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWADDR[3]
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 s_axi_fir_io_rready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_fir_io_rready (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_RREADY
    SLICE_X39Y57         LUT4 (Prop_lut4_I2_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/C

Slack:                    inf
  Source:                 s_axi_fir_io_wdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_wdata[15] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_WDATA[15]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x[15]_i_2/O
                         net (fo=2, routed)           0.000     0.454    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_WDATA[15][15]
    SLICE_X35Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X35Y56         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[15]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X32Y53         LUT4 (Prop_lut4_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_0
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 s_axi_fir_io_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_fir_io_arvalid (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARVALID
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate[1]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C

Slack:                    inf
  Source:                 s_axi_fir_io_awvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_fir_io_awvalid (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWVALID
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_2/O
                         net (fo=1, routed)           0.000     0.455    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_2_n_0
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C

Slack:                    inf
  Source:                 s_axi_fir_io_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_fir_io_wvalid (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_WVALID
    SLICE_X39Y60         LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.455    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.432     0.432    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/C





