#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  for (uint i0 = 0; (i0 < 3); i0 = (i0 + 1)) {
    for (uint i1 = 0; (i1 < 3); i1 = (i1 + 1)) {
      if (((WaveGetLaneIndex() & 1) == 1)) {
        result = (result + WaveActiveMax(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((24 << 6) | (i0 << 4)) | (i1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      switch ((WaveGetLaneIndex() % 2)) {
      case 0: {
          if ((WaveGetLaneIndex() < 8)) {
            result = (result + WaveActiveSum(1));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (((34 << 6) | (i0 << 4)) | (i1 << 2));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          break;
        }
      case 1: {
          if (((WaveGetLaneIndex() % 2) == 0)) {
            result = (result + WaveActiveSum(2));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (((43 << 6) | (i0 << 4)) | (i1 << 2));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          break;
        }
      default: {
          result = (result + WaveActiveSum(99));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((47 << 6) | (i0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
          break;
        }
      }
      if ((i1 == 1)) {
        continue;
      }
    }
    if ((WaveGetLaneIndex() < 7)) {
      result = (result + WaveActiveSum(7));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((57 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    if ((i0 == 1)) {
      continue;
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 1206
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 2176, 85, 0, 2176, 85, 0, 2176, 85, 0, 2176, 85, 0, 2180, 85, 0, 2180, 85, 0, 2180, 85, 0, 2180, 85, 0, 2184, 85, 0, 2184, 85, 0, 2184, 85, 0, 2184, 85, 0, 2192, 85, 0, 2192, 85, 0, 2192, 85, 0, 2192, 85, 0, 2196, 85, 0, 2196, 85, 0, 2196, 85, 0, 2196, 85, 0, 2200, 85, 0, 2200, 85, 0, 2200, 85, 0, 2200, 85, 0, 2208, 85, 0, 2208, 85, 0, 2208, 85, 0, 2208, 85, 0, 2212, 85, 0, 2212, 85, 0, 2212, 85, 0, 2212, 85, 0, 2216, 85, 0, 2216, 85, 0, 2216, 85, 0, 2216, 85, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1536, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1540, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1544, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1552, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1556, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1560, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1568, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1572, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 1576, 2863311530, 0, 2176, 85, 0, 2176, 85, 0, 2176, 85, 0, 2176, 85, 0, 2180, 85, 0, 2180, 85, 0, 2180, 85, 0, 2180, 85, 0, 2184, 85, 0, 2184, 85, 0, 2184, 85, 0, 2184, 85, 0, 2192, 85, 0, 2192, 85, 0, 2192, 85, 0, 2192, 85, 0, 2196, 85, 0, 2196, 85, 0, 2196, 85, 0, 2196, 85, 0, 2200, 85, 0, 2200, 85, 0, 2200, 85, 0, 2200, 85, 0, 2208, 85, 0, 2208, 85, 0, 2208, 85, 0, 2208, 85, 0, 2212, 85, 0, 2212, 85, 0, 2212, 85, 0, 2212, 85, 0, 2216, 85, 0, 2216, 85, 0, 2216, 85, 0, 2216, 85, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3648, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3664, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0, 3680, 127, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
