Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/test_zero_test_zero_sch_tb_isim_translate.exe -prj C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/test_zero_test_zero_sch_tb_translate.prj work.test_zero_test_zero_sch_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/netgen/translate/test_zero_translate.v" into library work
Analyzing Verilog file "C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/test_zero_vtest.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_IPAD
Compiling module X_OR2
Compiling module X_OR4
Compiling module X_ZERO
Compiling module X_OBUF
Compiling module X_INV
Compiling module test_zero
Compiling module test_zero_test_zero_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/test_zero_test_zero_sch_tb_isim_translate.exe
Fuse Memory Usage: 27680 KB
Fuse CPU Usage: 514 ms
