; generated by Component: ARM Compiler 5.05 update 1 (build 106) Tool: ArmCC [4d0efa]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -o.\objects\system_stm32f0xx.o --depend=.\objects\system_stm32f0xx.d --cpu=Cortex-M0 --apcs=interwork -O0 --diag_suppress=9931 -IC:\Users\Tom\Documents\Projects\Scopy_MVP_Platform\scopy-fpga\mcuapp_stm32f0\RTE -IC:\Users\Tom\Documents\Projects\Scopy_MVP_Platform\scopy-fpga\mcuapp_stm32f0\RTE\Device\STM32F071VBTx -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.4.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0 -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\CMSIS\Device\ST\STM32F0xx\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\STM32F0xx_HAL_Driver\Inc -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\STM32F0xx_HAL_Driver\Inc\Legacy -D__UVISION_VERSION=514 -D_RTE_ -DSTM32F071xB --omf_browse=.\objects\system_stm32f0xx.crf RTE\Device\STM32F071VBTx\system_stm32f0xx.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.SystemCoreClockUpdate||, CODE, READONLY, ALIGN=2

SystemCoreClockUpdate PROC
        PUSH     {r3-r7,lr}
        MOVS     r5,#0
        MOVS     r4,#0
        MOVS     r6,#0
        MOVS     r7,#0
        LDR      r0,|L1.164|
        LDR      r0,[r0,#4]
        MOVS     r1,#0xc
        ANDS     r0,r0,r1
        MOV      r5,r0
        CMP      r5,#0
        BEQ      |L1.34|
        CMP      r5,#4
        BEQ      |L1.42|
        CMP      r5,#8
        BNE      |L1.128|
        B        |L1.50|
|L1.34|
        LDR      r0,|L1.168|
        LDR      r1,|L1.172|
        STR      r0,[r1,#0]  ; SystemCoreClock
        B        |L1.136|
|L1.42|
        LDR      r0,|L1.168|
        LDR      r1,|L1.172|
        STR      r0,[r1,#0]  ; SystemCoreClock
        B        |L1.136|
|L1.50|
        LDR      r0,|L1.164|
        LDR      r0,[r0,#4]
        MOVS     r1,#0xf
        LSLS     r1,r1,#18
        ANDS     r0,r0,r1
        MOV      r4,r0
        LDR      r0,|L1.164|
        LDR      r0,[r0,#4]
        MOVS     r1,#3
        LSLS     r1,r1,#15
        ANDS     r0,r0,r1
        MOV      r6,r0
        LSRS     r0,r4,#18
        ADDS     r4,r0,#2
        LDR      r0,|L1.164|
        LDR      r0,[r0,#0x2c]
        LSLS     r0,r0,#28
        LSRS     r0,r0,#28
        ADDS     r7,r0,#1
        MOVS     r0,#1
        LSLS     r0,r0,#16
        CMP      r6,r0
        BNE      |L1.112|
        MOV      r1,r7
        LDR      r0,|L1.168|
        BL       __aeabi_uidivmod
        MULS     r0,r4,r0
        LDR      r1,|L1.172|
        STR      r0,[r1,#0]  ; SystemCoreClock
        B        |L1.126|
|L1.112|
        MOV      r1,r7
        LDR      r0,|L1.168|
        BL       __aeabi_uidivmod
        MULS     r0,r4,r0
        LDR      r1,|L1.172|
        STR      r0,[r1,#0]  ; SystemCoreClock
|L1.126|
        B        |L1.136|
|L1.128|
        LDR      r0,|L1.168|
        LDR      r1,|L1.172|
        STR      r0,[r1,#0]  ; SystemCoreClock
        NOP      
|L1.136|
        NOP      
        LDR      r0,|L1.164|
        LDR      r0,[r0,#4]
        MOVS     r1,#0xf0
        ANDS     r0,r0,r1
        LSRS     r0,r0,#4
        LDR      r1,|L1.176|
        LDRB     r5,[r1,r0]
        LDR      r0,|L1.172|
        LDR      r0,[r0,#0]  ; SystemCoreClock
        LSRS     r0,r0,r5
        LDR      r1,|L1.172|
        STR      r0,[r1,#0]  ; SystemCoreClock
        POP      {r3-r7,pc}
        ENDP

|L1.164|
        DCD      0x40021000
|L1.168|
        DCD      0x007a1200
|L1.172|
        DCD      SystemCoreClock
|L1.176|
        DCD      AHBPrescTable

        AREA ||i.SystemInit||, CODE, READONLY, ALIGN=2

SystemInit PROC
        LDR      r0,|L2.104|
        LDR      r0,[r0,#0]
        MOVS     r1,#1
        ORRS     r0,r0,r1
        LDR      r1,|L2.104|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#4]
        LDR      r1,|L2.108|
        ANDS     r0,r0,r1
        LDR      r1,|L2.104|
        STR      r0,[r1,#4]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,|L2.112|
        ANDS     r0,r0,r1
        LDR      r1,|L2.104|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        MOVS     r1,#1
        LSLS     r1,r1,#18
        BICS     r0,r0,r1
        LDR      r1,|L2.104|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#4]
        MOVS     r1,#0x3f
        LSLS     r1,r1,#16
        BICS     r0,r0,r1
        LDR      r1,|L2.104|
        STR      r0,[r1,#4]
        MOV      r0,r1
        LDR      r0,[r0,#0x2c]
        LSRS     r0,r0,#4
        LSLS     r0,r0,#4
        STR      r0,[r1,#0x2c]
        MOV      r0,r1
        LDR      r0,[r0,#0x30]
        LDR      r1,|L2.116|
        ANDS     r0,r0,r1
        LDR      r1,|L2.104|
        STR      r0,[r1,#0x30]
        MOV      r0,r1
        LDR      r0,[r0,#0x34]
        LSRS     r0,r0,#1
        LSLS     r0,r0,#1
        STR      r0,[r1,#0x34]
        MOVS     r0,#0
        STR      r0,[r1,#8]
        BX       lr
        ENDP

        DCW      0x0000
|L2.104|
        DCD      0x40021000
|L2.108|
        DCD      0x08ffb80c
|L2.112|
        DCD      0xfef6ffff
|L2.116|
        DCD      0xffffceac

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

        AREA ||.constdata||, DATA, READONLY, ALIGN=0

AHBPrescTable
        DCB      0x00,0x00,0x00,0x00
        DCB      0x00,0x00,0x00,0x00
        DCB      0x01,0x02,0x03,0x04
        DCB      0x06,0x07,0x08,0x09
APBPrescTable
        DCB      0x00,0x00,0x00,0x00
        DCB      0x01,0x02,0x03,0x04

        AREA ||.data||, DATA, ALIGN=2

SystemCoreClock
        DCD      0x007a1200

;*** Start embedded assembler ***

#line 1 "RTE\\Device\\STM32F071VBTx\\system_stm32f0xx.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___18_system_stm32f0xx_c_5d646a67____REV16|
#line 463 "C:\\Keil_v5\\ARM\\PACK\\ARM\\CMSIS\\5.4.0\\CMSIS\\Core\\Include\\cmsis_armcc.h"
|__asm___18_system_stm32f0xx_c_5d646a67____REV16| PROC
#line 464

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___18_system_stm32f0xx_c_5d646a67____REVSH|
#line 478
|__asm___18_system_stm32f0xx_c_5d646a67____REVSH| PROC
#line 479

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT SystemCoreClockUpdate [CODE]
        EXPORT SystemInit [CODE]
        EXPORT AHBPrescTable [DATA,SIZE=16]
        EXPORT APBPrescTable [DATA,SIZE=8]
        EXPORT SystemCoreClock [DATA,SIZE=4]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT __aeabi_uidivmod [CODE]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.06"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
