###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:33 2015
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin SDController/LoadFIFO/rollover_flag_reg/CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.452
- Setup                         0.151
+ Phase Shift                 100.000
= Required Time               100.301
- Arrival Time                  6.251
= Slack Time                   94.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.084 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.244 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.494 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.144 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   95.937 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.903 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.646 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.804 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.024 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.118 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.274 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   98.655 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |   99.581 | 
     | SDController/LoadFIFO/U135              | A v -> Y ^   | NAND3X1 | 0.412 | 0.604 |   6.135 |  100.185 | 
     | SDController/LoadFIFO/U153              | B ^ -> Y v   | OAI22X1 | 0.265 | 0.116 |   6.250 |  100.301 | 
     | SDController/LoadFIFO/rollover_flag_reg | D v          | DFFSR   | 0.265 | 0.000 |   6.251 |  100.301 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.017 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.857 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -93.606 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^      | DFFSR | 0.314 | 0.008 |   0.452 |  -93.599 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.472
- Setup                         0.161
+ Phase Shift                 100.000
= Required Time               100.312
- Arrival Time                  6.215
= Slack Time                   94.097
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.130 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.290 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.541 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.191 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   95.984 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.950 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.693 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.851 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.070 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.425 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.098 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.392 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.635 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.135 | 
     | myFIFO/WriteCnt/U88               | A ^ -> Y v   | OAI22X1 | 0.301 | 0.176 |   6.215 |  100.311 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | D v          | DFFSR   | 0.301 | 0.000 |   6.215 |  100.312 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.063 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.903 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.656 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |  -93.624 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.472
- Setup                         0.158
+ Phase Shift                 100.000
= Required Time               100.314
- Arrival Time                  6.203
= Slack Time                   94.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.144 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.305 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.555 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.205 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   95.998 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.964 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.707 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.865 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.085 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.439 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.113 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.406 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.649 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.149 | 
     | myFIFO/WriteCnt/U84               | A ^ -> Y v   | OAI22X1 | 0.293 | 0.164 |   6.203 |  100.314 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | D v          | DFFSR   | 0.293 | 0.000 |   6.203 |  100.314 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.078 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.917 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.670 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.335 | 0.031 |   0.472 |  -93.639 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.474
- Setup                         0.158
+ Phase Shift                 100.000
= Required Time               100.316
- Arrival Time                  6.202
= Slack Time                   94.113
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.147 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.307 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.557 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.207 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.000 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.967 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.709 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.867 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.087 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.442 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.115 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.409 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.652 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.152 | 
     | myFIFO/WriteCnt/U82               | A ^ -> Y v   | OAI22X1 | 0.293 | 0.164 |   6.202 |  100.316 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | D v          | DFFSR   | 0.293 | 0.000 |   6.202 |  100.316 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.080 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.920 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.673 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.335 | 0.033 |   0.474 |  -93.640 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
- Setup                         0.159
+ Phase Shift                 100.000
= Required Time               100.326
- Arrival Time                  6.211
= Slack Time                   94.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.148 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.309 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.559 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.209 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.002 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.968 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.711 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.869 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.088 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.443 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.001 |   99.116 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.410 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.653 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.153 | 
     | myFIFO/WriteCnt/U80               | A ^ -> Y v   | OAI22X1 | 0.297 | 0.172 |   6.211 |  100.326 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | D v          | DFFSR   | 0.297 | 0.000 |   6.211 |  100.326 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.082 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.921 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.674 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.485 |  -93.630 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
- Setup                         0.158
+ Phase Shift                 100.000
= Required Time               100.320
- Arrival Time                  6.204
= Slack Time                   94.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^        |         | 0.080 |       |   0.033 |   94.149 | 
     | clk__L1_I0                         | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.309 | 
     | clk__L2_I2                         | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.560 | 
     | SDController/\state_reg[0]         | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.210 | 
     | SDController/U142                  | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.003 | 
     | SDController/U15                   | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.969 | 
     | SDController/U208                  | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.712 | 
     | SDController/U209                  | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.870 | 
     | SDController/U49                   | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.089 | 
     | SDController/U393                  | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.444 | 
     | myFIFO/U10                         | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.001 |   99.117 | 
     | myFIFO/WriteCnt/U71                | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.411 | 
     | myFIFO/WriteCnt/U34                | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.654 | 
     | myFIFO/WriteCnt/U29                | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.154 | 
     | myFIFO/WriteCnt/U89                | A ^ -> Y v   | OAI22X1 | 0.294 | 0.165 |   6.204 |  100.319 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | D v          | DFFSR   | 0.294 | 0.001 |   6.204 |  100.320 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^      |       | 0.080 |       |   0.033 |  -94.082 | 
     | clk__L1_I0                         | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.922 | 
     | clk__L2_I1                         | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.675 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.335 | 0.037 |   0.478 |  -93.637 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               100.321
- Arrival Time                  6.200
= Slack Time                   94.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.154 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.314 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.564 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.215 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.007 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.974 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.716 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.874 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.094 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.449 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.122 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.416 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.659 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.159 | 
     | myFIFO/WriteCnt/U85               | A ^ -> Y v   | OAI22X1 | 0.291 | 0.162 |   6.200 |  100.321 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | D v          | DFFSR   | 0.291 | 0.000 |   6.200 |  100.321 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.087 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.927 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.680 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.335 | 0.037 |   0.478 |  -93.642 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               100.328
- Arrival Time                  6.202
= Slack Time                   94.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.159 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.320 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.570 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.220 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.013 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.979 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.722 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.880 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.099 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.454 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.001 |   99.127 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.421 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.664 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.164 | 
     | myFIFO/WriteCnt/U91               | A ^ -> Y v   | OAI22X1 | 0.290 | 0.163 |   6.202 |  100.328 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | D v          | DFFSR   | 0.290 | 0.000 |   6.202 |  100.328 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.093 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.932 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.685 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.485 |  -93.641 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
- Setup                         0.156
+ Phase Shift                 100.000
= Required Time               100.330
- Arrival Time                  6.195
= Slack Time                   94.135
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.168 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.328 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.579 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.229 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.022 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   96.988 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.731 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.889 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.108 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.463 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.001 |   99.136 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.430 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.673 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.173 | 
     | myFIFO/WriteCnt/U78               | A ^ -> Y v   | OAI22X1 | 0.285 | 0.157 |   6.195 |  100.330 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | D v          | DFFSR   | 0.285 | 0.000 |   6.195 |  100.330 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.102 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.941 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.694 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.335 | 0.045 |   0.485 |  -93.649 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.483
- Setup                         0.155
+ Phase Shift                 100.000
= Required Time               100.329
- Arrival Time                  6.147
= Slack Time                   94.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.215 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.375 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.625 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.275 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.068 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.035 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.777 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.935 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.155 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.510 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.183 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.477 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.719 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.220 | 
     | myFIFO/WriteCnt/U74               | B ^ -> Y v   | OAI22X1 | 0.284 | 0.108 |   6.147 |  100.328 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | D v          | DFFSR   | 0.284 | 0.000 |   6.147 |  100.329 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.148 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.988 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.741 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.483 |  -93.698 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
- Setup                         0.154
+ Phase Shift                 100.000
= Required Time               100.330
- Arrival Time                  6.145
= Slack Time                   94.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.218 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.378 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.628 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.278 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.071 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.038 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.780 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.938 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.158 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.513 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.186 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.480 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.722 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.223 | 
     | myFIFO/WriteCnt/U87               | B ^ -> Y v   | OAI22X1 | 0.282 | 0.107 |   6.145 |  100.329 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | D v          | DFFSR   | 0.282 | 0.000 |   6.145 |  100.330 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.151 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.991 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.743 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |  -93.700 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.480
- Setup                         0.153
+ Phase Shift                 100.000
= Required Time               100.327
- Arrival Time                  6.141
= Slack Time                   94.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.220 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.380 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.630 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.280 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.073 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.039 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   97.782 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   97.940 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.160 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.484 | 0.355 |   4.328 |   98.515 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.883 | 0.673 |   5.002 |   99.188 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.255 | 0.294 |   5.295 |   99.482 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.083 | 0.243 |   5.538 |   99.724 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.701 | 0.500 |   6.038 |  100.225 | 
     | myFIFO/WriteCnt/U76               | B ^ -> Y v   | OAI22X1 | 0.279 | 0.102 |   6.140 |  100.327 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | D v          | DFFSR   | 0.279 | 0.000 |   6.141 |  100.327 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.153 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -93.993 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.745 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.039 |   0.480 |  -93.706 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.465
- Setup                         0.196
+ Phase Shift                 100.000
= Required Time               100.268
- Arrival Time                  5.973
= Slack Time                   94.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.329 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.489 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.740 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.390 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.183 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.149 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.537 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.674 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.917 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.784 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.301 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.507 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.063 | 
     | myFIFO/ReadCnt/U80               | A ^ -> Y v   | OAI22X1 | 0.406 | 0.205 |   5.972 |  100.268 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | D v          | DFFSR   | 0.406 | 0.001 |   5.973 |  100.268 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.262 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.102 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.855 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.334 | 0.024 |   0.465 |  -93.831 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.454
- Setup                         0.195
+ Phase Shift                 100.000
= Required Time               100.259
- Arrival Time                  5.950
= Slack Time                   94.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.342 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.503 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.753 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.403 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.196 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.162 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.551 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.687 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.930 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.797 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.314 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.521 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.076 | 
     | myFIFO/ReadCnt/U72               | A ^ -> Y v   | OAI22X1 | 0.392 | 0.182 |   5.949 |  100.258 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | D v          | DFFSR   | 0.392 | 0.000 |   5.950 |  100.259 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.276 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.115 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -93.869 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.299 | 0.013 |   0.454 |  -93.855 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.192
+ Phase Shift                 100.000
= Required Time               100.268
- Arrival Time                  5.958
= Slack Time                   94.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.343 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.503 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.753 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.404 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.196 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.163 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.551 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.688 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.931 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.798 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.315 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.521 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.077 | 
     | myFIFO/ReadCnt/U84               | A ^ -> Y v   | OAI22X1 | 0.394 | 0.191 |   5.958 |  100.267 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v          | DFFSR   | 0.394 | 0.001 |   5.958 |  100.268 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.276 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.116 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.869 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.332 | 0.020 |   0.460 |  -93.849 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.458
- Setup                         0.197
+ Phase Shift                 100.000
= Required Time               100.261
- Arrival Time                  5.952
= Slack Time                   94.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.343 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.503 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.753 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.404 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.196 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.163 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.551 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.688 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.931 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.798 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.315 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.521 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.077 | 
     | myFIFO/ReadCnt/U76               | A ^ -> Y v   | OAI22X1 | 0.396 | 0.184 |   5.951 |  100.261 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | D v          | DFFSR   | 0.396 | 0.001 |   5.952 |  100.261 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.276 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.116 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -93.869 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.458 |  -93.852 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.458
- Setup                         0.197
+ Phase Shift                 100.000
= Required Time               100.261
- Arrival Time                  5.950
= Slack Time                   94.311
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.344 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.504 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.755 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.405 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.198 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.164 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.552 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.689 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.932 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.799 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.316 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.522 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.078 | 
     | myFIFO/ReadCnt/U91               | A ^ -> Y v   | OAI22X1 | 0.397 | 0.183 |   5.950 |  100.261 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | D v          | DFFSR   | 0.397 | 0.001 |   5.950 |  100.261 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.278 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.117 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -93.870 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.458 |  -93.853 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
- Setup                         0.196
+ Phase Shift                 100.000
= Required Time               100.288
- Arrival Time                  5.966
= Slack Time                   94.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.355 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.516 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.766 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.416 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.209 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.175 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.563 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.700 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.943 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.810 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.327 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.534 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.089 | 
     | myFIFO/ReadCnt/U74               | A ^ -> Y v   | OAI22X1 | 0.406 | 0.198 |   5.965 |  100.287 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v          | DFFSR   | 0.406 | 0.001 |   5.966 |  100.288 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.289 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.128 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.881 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.484 |  -93.837 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.469
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time               100.280
- Arrival Time                  5.948
= Slack Time                   94.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.365 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.526 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.776 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.426 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.219 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.185 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.573 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.710 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.953 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.820 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.337 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.544 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.099 | 
     | myFIFO/ReadCnt/U83               | A ^ -> Y v   | OAI22X1 | 0.384 | 0.181 |   5.948 |  100.280 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | D v          | DFFSR   | 0.384 | 0.000 |   5.948 |  100.280 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.299 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.138 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.891 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.335 | 0.028 |   0.469 |  -93.863 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.448
- Setup                         0.190
+ Phase Shift                 100.000
= Required Time               100.257
- Arrival Time                  5.923
= Slack Time                   94.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   94.367 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.528 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.778 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.428 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.221 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.187 | 
     | SDController/U379                 | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.576 | 
     | SDController/U392                 | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.712 | 
     | U22                               | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.955 | 
     | myFIFO/ReadCnt/U48                | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.822 | 
     | myFIFO/ReadCnt/U24                | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.339 | 
     | myFIFO/ReadCnt/U70                | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.546 | 
     | myFIFO/ReadCnt/U49                | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.101 | 
     | myFIFO/ReadCnt/U89                | A ^ -> Y v   | OAI22X1 | 0.379 | 0.156 |   5.923 |  100.257 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | D v          | DFFSR   | 0.379 | 0.000 |   5.923 |  100.257 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -94.301 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.140 | 
     | clk__L2_I0                        | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -93.894 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.448 |  -93.886 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.447
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time               100.258
- Arrival Time                  5.924
= Slack Time                   94.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.367 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.528 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.778 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.428 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.221 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.187 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.576 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.712 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.955 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.822 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.339 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.546 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.101 | 
     | myFIFO/ReadCnt/U78               | A ^ -> Y v   | OAI22X1 | 0.376 | 0.156 |   5.923 |  100.258 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v          | DFFSR   | 0.376 | 0.000 |   5.924 |  100.258 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.301 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.141 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -93.894 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.447 |  -93.887 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
- Setup                         0.191
+ Phase Shift                 100.000
= Required Time               100.292
- Arrival Time                  5.955
= Slack Time                   94.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.371 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.531 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.781 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.431 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.224 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.191 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.579 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.715 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.958 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.826 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.342 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.549 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.104 | 
     | myFIFO/ReadCnt/U86               | A ^ -> Y v   | OAI22X1 | 0.392 | 0.187 |   5.954 |  100.292 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v          | DFFSR   | 0.392 | 0.001 |   5.955 |  100.292 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.304 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.144 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.896 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |  -93.854 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.298
- Arrival Time                  5.935
= Slack Time                   94.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   94.396 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.556 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.806 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.457 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.249 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.216 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.352 | 0.388 |   3.241 |   97.604 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.160 | 0.137 |   3.378 |   97.741 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.128 | 0.243 |   3.621 |   97.984 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.088 | 0.867 |   4.488 |   98.851 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.340 | 0.517 |   5.005 |   99.368 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.178 | 0.207 |   5.212 |   99.574 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.795 | 0.556 |   5.767 |  100.130 | 
     | myFIFO/ReadCnt/U87               | A ^ -> Y v   | OAI22X1 | 0.378 | 0.168 |   5.935 |  100.297 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v          | DFFSR   | 0.378 | 0.000 |   5.935 |  100.298 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -94.329 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.169 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -93.922 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |  -93.878 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[13] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.504
- Setup                         0.220
+ Phase Shift                 100.000
= Required Time               100.284
- Arrival Time                  5.822
= Slack Time                   94.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   94.496 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.656 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.906 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.556 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.349 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.316 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.058 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.216 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.436 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.530 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.686 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.067 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |   99.993 | 
     | SDController/LoadFIFO/U102               | C v -> Y ^   | OAI22X1 | 0.476 | 0.290 |   5.821 |  100.283 | 
     | SDController/LoadFIFO/\count_out_reg[13] | D ^          | DFFSR   | 0.476 | 0.001 |   5.822 |  100.284 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -94.429 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.269 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.019 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^      | DFFSR | 0.340 | 0.060 |   0.504 |  -93.959 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[14] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.508
- Setup                         0.219
+ Phase Shift                 100.000
= Required Time               100.289
- Arrival Time                  5.819
= Slack Time                   94.470
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   94.503 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.663 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.913 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.564 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.356 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.323 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.065 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.223 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.443 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.537 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.693 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.074 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.000 | 
     | SDController/LoadFIFO/U108               | C v -> Y ^   | OAI22X1 | 0.474 | 0.288 |   5.819 |  100.288 | 
     | SDController/LoadFIFO/\count_out_reg[14] | D ^          | DFFSR   | 0.474 | 0.001 |   5.819 |  100.289 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -94.436 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.276 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.026 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^      | DFFSR | 0.340 | 0.064 |   0.508 |  -93.962 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[2] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
- Setup                         0.215
+ Phase Shift                 100.000
= Required Time               100.263
- Arrival Time                  5.781
= Slack Time                   94.482
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.515 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.676 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.926 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.576 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.369 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.335 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.078 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.236 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.456 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.549 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.706 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.086 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.013 | 
     | SDController/LoadFIFO/U126              | C v -> Y ^   | OAI22X1 | 0.456 | 0.250 |   5.781 |  100.263 | 
     | SDController/LoadFIFO/\count_out_reg[2] | D ^          | DFFSR   | 0.456 | 0.001 |   5.781 |  100.263 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.449 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.288 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.038 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -94.004 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[12] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.502
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time               100.290
- Arrival Time                  5.786
= Slack Time                   94.503
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   94.537 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.697 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.947 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.597 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.390 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.357 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.099 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.257 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.477 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.571 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.727 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.108 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.034 | 
     | SDController/LoadFIFO/U103               | C v -> Y ^   | OAI22X1 | 0.452 | 0.255 |   5.786 |  100.289 | 
     | SDController/LoadFIFO/\count_out_reg[12] | D ^          | DFFSR   | 0.452 | 0.001 |   5.786 |  100.290 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -94.470 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.310 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.060 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^      | DFFSR | 0.339 | 0.059 |   0.502 |  -94.001 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[5] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.490
- Setup                         0.211
+ Phase Shift                 100.000
= Required Time               100.279
- Arrival Time                  5.773
= Slack Time                   94.505
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.539 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.699 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.949 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.599 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.392 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.359 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.101 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.259 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.479 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.573 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.729 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.110 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.036 | 
     | SDController/LoadFIFO/U105              | C v -> Y ^   | OAI22X1 | 0.446 | 0.242 |   5.773 |  100.278 | 
     | SDController/LoadFIFO/\count_out_reg[5] | D ^          | DFFSR   | 0.446 | 0.000 |   5.773 |  100.279 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.472 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.312 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.062 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^      | DFFSR | 0.336 | 0.046 |   0.490 |  -94.016 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[10] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.514
- Setup                         0.214
+ Phase Shift                 100.000
= Required Time               100.301
- Arrival Time                  5.795
= Slack Time                   94.506
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   94.539 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.700 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.950 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.600 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.393 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.359 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.102 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.260 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.480 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.573 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.730 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.110 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.037 | 
     | SDController/LoadFIFO/U122               | C v -> Y ^   | OAI22X1 | 0.455 | 0.263 |   5.794 |  100.300 | 
     | SDController/LoadFIFO/\count_out_reg[10] | D ^          | DFFSR   | 0.455 | 0.001 |   5.795 |  100.301 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -94.473 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.312 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.062 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.514 |  -93.992 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[7] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.494
- Setup                         0.211
+ Phase Shift                 100.000
= Required Time               100.284
- Arrival Time                  5.774
= Slack Time                   94.510
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.543 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.704 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.954 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.604 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.397 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.363 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.106 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.264 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.484 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.577 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.734 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.114 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.041 | 
     | SDController/LoadFIFO/U113              | C v -> Y ^   | OAI22X1 | 0.444 | 0.242 |   5.773 |  100.283 | 
     | SDController/LoadFIFO/\count_out_reg[7] | D ^          | DFFSR   | 0.444 | 0.001 |   5.774 |  100.284 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.477 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.316 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.066 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^      | DFFSR | 0.338 | 0.051 |   0.494 |  -94.016 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[9] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.515
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time               100.302
- Arrival Time                  5.790
= Slack Time                   94.513
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.546 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.706 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.956 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.607 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.399 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.366 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.108 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.267 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.486 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.580 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.736 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.117 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.043 | 
     | SDController/LoadFIFO/U116              | C v -> Y ^   | OAI22X1 | 0.451 | 0.258 |   5.789 |  100.302 | 
     | SDController/LoadFIFO/\count_out_reg[9] | D ^          | DFFSR   | 0.451 | 0.001 |   5.790 |  100.302 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.479 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.319 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.069 | 
     | SDController/LoadFIFO/\count_out_reg[9] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |  -93.998 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[11] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.510
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time               100.299
- Arrival Time                  5.785
= Slack Time                   94.514
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   94.547 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.708 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.958 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.608 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.401 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.367 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.110 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.268 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.488 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.582 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.738 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.118 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.045 | 
     | SDController/LoadFIFO/U121               | C v -> Y ^   | OAI22X1 | 0.448 | 0.253 |   5.784 |  100.298 | 
     | SDController/LoadFIFO/\count_out_reg[11] | D ^          | DFFSR   | 0.448 | 0.001 |   5.785 |  100.299 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -94.481 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.321 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.070 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^      | DFFSR | 0.340 | 0.067 |   0.510 |  -94.004 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[6] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.492
- Setup                         0.210
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  5.768
= Slack Time                   94.515
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.548 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.709 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.959 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.609 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.402 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.368 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.111 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.269 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.488 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.582 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.739 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.119 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.046 | 
     | SDController/LoadFIFO/U110              | C v -> Y ^   | OAI22X1 | 0.440 | 0.236 |   5.767 |  100.282 | 
     | SDController/LoadFIFO/\count_out_reg[6] | D ^          | DFFSR   | 0.440 | 0.001 |   5.768 |  100.283 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.482 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.321 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.071 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^      | DFFSR | 0.337 | 0.048 |   0.492 |  -94.023 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[1] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time               100.263
- Arrival Time                  5.745
= Slack Time                   94.518
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.551 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.712 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.962 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.612 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.405 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.371 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.114 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.272 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.492 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.586 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.742 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.122 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.049 | 
     | SDController/LoadFIFO/U120              | C v -> Y ^   | OAI22X1 | 0.429 | 0.214 |   5.745 |  100.263 | 
     | SDController/LoadFIFO/\count_out_reg[1] | D ^          | DFFSR   | 0.429 | 0.000 |   5.745 |  100.263 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.485 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.324 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.074 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^      | DFFSR | 0.324 | 0.026 |   0.470 |  -94.048 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[3] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.488
- Setup                         0.210
+ Phase Shift                 100.000
= Required Time               100.279
- Arrival Time                  5.760
= Slack Time                   94.519
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.552 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.713 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.963 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.613 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.406 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.372 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.115 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.273 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.493 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.586 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.743 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.123 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.050 | 
     | SDController/LoadFIFO/U124              | C v -> Y ^   | OAI22X1 | 0.440 | 0.228 |   5.759 |  100.278 | 
     | SDController/LoadFIFO/\count_out_reg[3] | D ^          | DFFSR   | 0.440 | 0.001 |   5.760 |  100.279 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.486 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.325 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.075 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.488 |  -94.031 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[0] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.459
- Setup                         0.120
+ Phase Shift                 100.000
= Required Time               100.338
- Arrival Time                  5.794
= Slack Time                   94.544
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.578 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.738 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.988 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.638 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.431 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.397 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.825 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.038 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.526 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.826 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   98.896 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.534 | 
     | ShiftRegister/U20                            | B ^ -> Y v   | AOI22X1 | 0.370 | 0.299 |   5.289 |   99.833 | 
     | ShiftRegister/U11                            | A v -> Y ^   | NAND2X1 | 0.212 | 0.250 |   5.539 |  100.084 | 
     | ShiftRegister/shift_out/U20                  | B ^ -> Y v   | MUX2X1  | 0.154 | 0.124 |   5.664 |  100.208 | 
     | ShiftRegister/shift_out/U17                  | B v -> Y ^   | NAND2X1 | 0.126 | 0.130 |   5.794 |  100.338 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | D ^          | DFFSR   | 0.126 | 0.000 |   5.794 |  100.338 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.511 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.351 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.104 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.459 |  -94.086 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[8] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.515
- Setup                         0.206
+ Phase Shift                 100.000
= Required Time               100.308
- Arrival Time                  5.760
= Slack Time                   94.548
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.581 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.742 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   94.992 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.642 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.435 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.401 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.772 | 0.743 |   3.596 |   98.144 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.239 | 0.158 |   3.754 |   98.302 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.372 | 0.220 |   3.974 |   98.522 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.186 | 0.094 |   4.067 |   98.616 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.152 | 0.156 |   4.224 |   98.772 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.490 | 0.380 |   4.604 |   99.152 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 1.025 | 0.926 |   5.531 |  100.079 | 
     | SDController/LoadFIFO/U115              | C v -> Y ^   | OAI22X1 | 0.430 | 0.229 |   5.760 |  100.308 | 
     | SDController/LoadFIFO/\count_out_reg[8] | D ^          | DFFSR   | 0.430 | 0.000 |   5.760 |  100.308 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.515 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.354 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.104 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |  -94.034 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[1] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.462
- Setup                         0.139
+ Phase Shift                 100.000
= Required Time               100.324
- Arrival Time                  5.671
= Slack Time                   94.652
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.685 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.846 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.096 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.746 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.539 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.505 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.933 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.146 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.634 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.934 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.004 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.642 | 
     | ShiftRegister/U22                            | D ^ -> Y v   | AOI22X1 | 0.269 | 0.162 |   5.152 |   99.804 | 
     | ShiftRegister/U23                            | C v -> Y ^   | OAI21X1 | 0.213 | 0.198 |   5.349 |  100.002 | 
     | ShiftRegister/shift_out/U23                  | B ^ -> Y v   | NAND2X1 | 0.190 | 0.144 |   5.493 |  100.145 | 
     | ShiftRegister/shift_out/U24                  | C v -> Y ^   | NAND3X1 | 0.214 | 0.178 |   5.671 |  100.323 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | D ^          | DFFSR   | 0.214 | 0.001 |   5.671 |  100.324 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.619 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.458 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.212 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | CLK ^      | DFFSR | 0.304 | 0.022 |   0.463 |  -94.190 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[2] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.463
- Setup                         0.137
+ Phase Shift                 100.000
= Required Time               100.326
- Arrival Time                  5.667
= Slack Time                   94.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.692 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.852 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.102 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.753 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.545 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.512 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.939 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.152 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.640 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.940 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.010 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.649 | 
     | ShiftRegister/U25                            | D ^ -> Y v   | AOI22X1 | 0.299 | 0.182 |   5.172 |   99.831 | 
     | ShiftRegister/U26                            | C v -> Y ^   | OAI21X1 | 0.218 | 0.213 |   5.385 |  100.044 | 
     | ShiftRegister/shift_out/U27                  | A ^ -> Y v   | NAND2X1 | 0.186 | 0.111 |   5.496 |  100.154 | 
     | ShiftRegister/shift_out/U28                  | C v -> Y ^   | NAND3X1 | 0.206 | 0.170 |   5.666 |  100.325 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | D ^          | DFFSR   | 0.206 | 0.001 |   5.667 |  100.326 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.625 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.465 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.218 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^      | DFFSR | 0.304 | 0.023 |   0.463 |  -94.195 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[3] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.466
- Setup                         0.134
+ Phase Shift                 100.000
= Required Time               100.332
- Arrival Time                  5.636
= Slack Time                   94.696
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.730 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.890 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.140 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.791 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.583 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.550 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.977 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.190 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.678 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.978 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.048 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.687 | 
     | ShiftRegister/U28                            | D ^ -> Y v   | AOI22X1 | 0.303 | 0.187 |   5.177 |   99.874 | 
     | ShiftRegister/U29                            | C v -> Y ^   | OAI21X1 | 0.208 | 0.203 |   5.380 |  100.076 | 
     | ShiftRegister/shift_out/U31                  | A ^ -> Y v   | NAND2X1 | 0.176 | 0.102 |   5.482 |  100.178 | 
     | ShiftRegister/shift_out/U32                  | C v -> Y ^   | NAND3X1 | 0.189 | 0.153 |   5.635 |  100.332 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | D ^          | DFFSR   | 0.189 | 0.001 |   5.636 |  100.332 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.663 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.503 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.256 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | CLK ^      | DFFSR | 0.305 | 0.026 |   0.466 |  -94.230 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[7] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
- Setup                         0.131
+ Phase Shift                 100.000
= Required Time               100.339
- Arrival Time                  5.641
= Slack Time                   94.698
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.731 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.892 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.142 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.792 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.585 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.551 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.979 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.191 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.680 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.980 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.050 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.688 | 
     | ShiftRegister/U40                            | D ^ -> Y v   | AOI22X1 | 0.337 | 0.179 |   5.169 |   99.867 | 
     | ShiftRegister/U41                            | C v -> Y ^   | OAI21X1 | 0.241 | 0.225 |   5.393 |  100.091 | 
     | ShiftRegister/shift_out/U47                  | A ^ -> Y v   | NAND2X1 | 0.180 | 0.104 |   5.497 |  100.195 | 
     | ShiftRegister/shift_out/U48                  | C v -> Y ^   | NAND3X1 | 0.174 | 0.144 |   5.641 |  100.339 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | D ^          | DFFSR   | 0.174 | 0.000 |   5.641 |  100.339 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.665 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.504 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.257 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | CLK ^      | DFFSR | 0.306 | 0.030 |   0.470 |  -94.228 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[6] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
- Setup                         0.136
+ Phase Shift                 100.000
= Required Time               100.337
- Arrival Time                  5.626
= Slack Time                   94.711
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.745 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.905 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.155 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.805 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.598 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.564 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.992 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.205 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.693 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.993 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.063 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.701 | 
     | ShiftRegister/U37                            | D ^ -> Y v   | AOI22X1 | 0.309 | 0.216 |   5.206 |   99.917 | 
     | ShiftRegister/U38                            | C v -> Y ^   | OAI21X1 | 0.212 | 0.179 |   5.385 |  100.096 | 
     | ShiftRegister/shift_out/U43                  | A ^ -> Y v   | NAND2X1 | 0.161 | 0.086 |   5.471 |  100.182 | 
     | ShiftRegister/shift_out/U44                  | C v -> Y ^   | NAND3X1 | 0.197 | 0.154 |   5.625 |  100.336 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | D ^          | DFFSR   | 0.197 | 0.001 |   5.626 |  100.337 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.678 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.518 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.271 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^      | DFFSR | 0.306 | 0.032 |   0.473 |  -94.238 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[5] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.468
- Setup                         0.131
+ Phase Shift                 100.000
= Required Time               100.336
- Arrival Time                  5.623
= Slack Time                   94.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.747 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.907 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.157 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.807 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.600 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.567 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   97.994 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.207 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.695 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   98.995 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.065 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.704 | 
     | ShiftRegister/U34                            | D ^ -> Y v   | AOI22X1 | 0.297 | 0.187 |   5.177 |   99.891 | 
     | ShiftRegister/U35                            | C v -> Y ^   | OAI21X1 | 0.240 | 0.211 |   5.388 |  100.102 | 
     | ShiftRegister/shift_out/U39                  | A ^ -> Y v   | NAND2X1 | 0.170 | 0.094 |   5.482 |  100.196 | 
     | ShiftRegister/shift_out/U40                  | C v -> Y ^   | NAND3X1 | 0.174 | 0.140 |   5.623 |  100.336 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | D ^          | DFFSR   | 0.174 | 0.000 |   5.623 |  100.336 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.680 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.520 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -94.273 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | CLK ^      | DFFSR | 0.305 | 0.027 |   0.468 |  -94.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[4] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.467
- Setup                         0.133
+ Phase Shift                 100.000
= Required Time               100.334
- Arrival Time                  5.598
= Slack Time                   94.737
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   94.770 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.930 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.180 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.831 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.623 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.590 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.104 | 0.428 |   3.281 |   98.018 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.256 | 0.213 |   3.494 |   98.230 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.598 | 0.488 |   3.982 |   98.718 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.273 | 0.300 |   4.282 |   99.019 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.221 | 0.070 |   4.352 |   99.089 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.849 | 0.638 |   4.990 |   99.727 | 
     | ShiftRegister/U31                            | D ^ -> Y v   | AOI22X1 | 0.279 | 0.165 |   5.155 |   99.892 | 
     | ShiftRegister/U32                            | C v -> Y ^   | OAI21X1 | 0.242 | 0.207 |   5.362 |  100.099 | 
     | ShiftRegister/shift_out/U35                  | A ^ -> Y v   | NAND2X1 | 0.166 | 0.091 |   5.453 |  100.189 | 
     | ShiftRegister/shift_out/U36                  | C v -> Y ^   | NAND3X1 | 0.182 | 0.145 |   5.597 |  100.334 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | D ^          | DFFSR   | 0.182 | 0.000 |   5.598 |  100.334 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |  -94.703 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.543 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -94.296 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^      | DFFSR | 0.305 | 0.026 |   0.467 |  -94.270 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[15] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.499
- Setup                         0.215
+ Phase Shift                 100.000
= Required Time               100.284
- Arrival Time                  5.487
= Slack Time                   94.797
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   94.831 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.991 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.241 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.891 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.684 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.651 | 
     | SDController/U60                         | B v -> Y ^   | NAND3X1 | 0.601 | 0.650 |   3.503 |   98.300 | 
     | SDController/U376                        | D ^ -> Y v   | OAI22X1 | 0.278 | 0.233 |   3.736 |   98.534 | 
     | SDController/U126                        | B v -> Y v   | OR2X2   | 0.209 | 0.319 |   4.055 |   98.853 | 
     | SDController/LoadFIFO/U98                | C v -> Y ^   | AOI21X1 | 0.139 | 0.114 |   4.169 |   98.966 | 
     | SDController/LoadFIFO/U32                | B ^ -> Y ^   | AND2X2  | 0.082 | 0.154 |   4.323 |   99.120 | 
     | SDController/LoadFIFO/U21                | A ^ -> Y v   | INVX2   | 1.133 | 0.808 |   5.131 |   99.929 | 
     | SDController/LoadFIFO/U128               | A v -> Y ^   | OAI22X1 | 0.459 | 0.355 |   5.486 |  100.284 | 
     | SDController/LoadFIFO/\count_out_reg[15] | D ^          | DFFSR   | 0.459 | 0.001 |   5.487 |  100.284 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -94.764 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.604 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.354 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^      | DFFSR | 0.339 | 0.056 |   0.499 |  -94.298 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[0] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.459
- Setup                         0.211
+ Phase Shift                 100.000
= Required Time               100.248
- Arrival Time                  5.448
= Slack Time                   94.800
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.833 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   94.994 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.244 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.894 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.687 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.653 | 
     | SDController/U60                        | B v -> Y ^   | NAND3X1 | 0.601 | 0.650 |   3.503 |   98.303 | 
     | SDController/U376                       | D ^ -> Y v   | OAI22X1 | 0.278 | 0.233 |   3.736 |   98.536 | 
     | SDController/U126                       | B v -> Y v   | OR2X2   | 0.209 | 0.319 |   4.055 |   98.855 | 
     | SDController/LoadFIFO/U98               | C v -> Y ^   | AOI21X1 | 0.139 | 0.114 |   4.169 |   98.969 | 
     | SDController/LoadFIFO/U32               | B ^ -> Y ^   | AND2X2  | 0.082 | 0.154 |   4.323 |   99.123 | 
     | SDController/LoadFIFO/U21               | A ^ -> Y v   | INVX2   | 1.133 | 0.808 |   5.131 |   99.931 | 
     | SDController/LoadFIFO/U118              | A v -> Y ^   | OAI22X1 | 0.440 | 0.317 |   5.448 |  100.248 | 
     | SDController/LoadFIFO/\count_out_reg[0] | D ^          | DFFSR   | 0.440 | 0.001 |   5.448 |  100.248 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.767 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.606 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.356 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^      | DFFSR | 0.319 | 0.015 |   0.459 |  -94.341 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[4] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.480
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time               100.273
- Arrival Time                  5.436
= Slack Time                   94.837
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   94.870 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   95.031 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.281 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   95.931 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   96.724 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   97.690 | 
     | SDController/U60                        | B v -> Y ^   | NAND3X1 | 0.601 | 0.650 |   3.503 |   98.340 | 
     | SDController/U376                       | D ^ -> Y v   | OAI22X1 | 0.278 | 0.233 |   3.736 |   98.573 | 
     | SDController/U126                       | B v -> Y v   | OR2X2   | 0.209 | 0.319 |   4.055 |   98.893 | 
     | SDController/LoadFIFO/U98               | C v -> Y ^   | AOI21X1 | 0.139 | 0.114 |   4.169 |   99.006 | 
     | SDController/LoadFIFO/U32               | B ^ -> Y ^   | AND2X2  | 0.082 | 0.154 |   4.323 |   99.160 | 
     | SDController/LoadFIFO/U21               | A ^ -> Y v   | INVX2   | 1.133 | 0.808 |   5.131 |   99.968 | 
     | SDController/LoadFIFO/U107              | A v -> Y ^   | OAI22X1 | 0.430 | 0.304 |   5.435 |  100.272 | 
     | SDController/LoadFIFO/\count_out_reg[4] | D ^          | DFFSR   | 0.430 | 0.000 |   5.436 |  100.273 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -94.804 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -94.643 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.393 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^      | DFFSR | 0.329 | 0.036 |   0.480 |  -94.357 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
- Setup                         0.173
+ Phase Shift                 100.000
= Required Time               100.306
- Arrival Time                  4.923
= Slack Time                   95.383
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.080 |       |   0.033 |   95.416 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   95.577 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.827 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   96.477 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   97.270 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   98.236 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.601 | 0.650 |   3.503 |   98.886 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.416 | 0.276 |   3.779 |   99.162 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.187 | 0.129 |   3.907 |   99.290 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.157 | 0.098 |   4.006 |   99.389 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.260 | 0.128 |   4.134 |   99.517 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.204 | 0.198 |   4.332 |   99.714 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.413 | 0.353 |   4.685 |  100.068 | 
     | SDController/U79           | A ^ -> Y v   | INVX2   | 0.151 | 0.114 |   4.798 |  100.181 | 
     | SDController/U323          | D v -> Y ^   | AOI22X1 | 0.317 | 0.124 |   4.922 |  100.305 | 
     | SDController/\state_reg[0] | D ^          | DFFSR   | 0.317 | 0.000 |   4.923 |  100.306 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -95.350 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -95.189 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.939 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -94.905 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
- Setup                         0.135
+ Phase Shift                 100.000
= Required Time               100.343
- Arrival Time                  4.929
= Slack Time                   95.414
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.080 |       |   0.033 |   95.448 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   95.608 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.858 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   96.508 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   97.301 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   98.268 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.601 | 0.650 |   3.503 |   98.917 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.416 | 0.276 |   3.779 |   99.193 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.187 | 0.129 |   3.907 |   99.322 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.157 | 0.098 |   4.006 |   99.420 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.260 | 0.128 |   4.134 |   99.548 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.204 | 0.198 |   4.331 |   99.746 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.413 | 0.353 |   4.685 |  100.099 | 
     | SDController/U374          | B ^ -> Y v   | OAI21X1 | 0.232 | 0.094 |   4.778 |  100.193 | 
     | SDController/U375          | B v -> Y ^   | NAND2X1 | 0.170 | 0.150 |   4.928 |  100.343 | 
     | SDController/\state_reg[4] | D ^          | DFFSR   | 0.170 | 0.001 |   4.929 |  100.343 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -95.381 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -95.221 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.970 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -94.936 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               100.351
- Arrival Time                  4.913
= Slack Time                   95.439
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.080 |       |   0.033 |   95.472 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   95.632 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   95.882 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.272 | 0.650 |   1.094 |   96.533 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.946 | 0.793 |   1.887 |   97.325 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.745 | 0.966 |   2.853 |   98.292 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.601 | 0.650 |   3.503 |   98.942 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.416 | 0.276 |   3.779 |   99.217 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.187 | 0.129 |   3.907 |   99.346 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.157 | 0.098 |   4.006 |   99.444 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.260 | 0.128 |   4.134 |   99.572 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.204 | 0.198 |   4.331 |   99.770 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.413 | 0.353 |   4.685 |  100.123 | 
     | SDController/U324          | B ^ -> Y v   | OAI21X1 | 0.161 | 0.090 |   4.775 |  100.213 | 
     | SDController/U346          | A v -> Y ^   | NAND2X1 | 0.132 | 0.137 |   4.912 |  100.351 | 
     | SDController/\state_reg[3] | D ^          | DFFSR   | 0.132 | 0.000 |   4.913 |  100.351 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -95.405 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -95.245 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -94.995 | 
     | SDController/\state_reg[3] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -94.960 | 
     +--------------------------------------------------------------------------------------+ 

