
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sonqo/Desktop/Diplom/traces_gap/bfs-3.trace.gz
CPU 0 Bimodal branch predictor
CPU 0 STLB -- Sequential Prefetcher (SP)

Warmup complete CPU 0 instructions: 1000001 cycles: 517706 (Simulation time: 0 hr 0 min 0 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 30821427 heartbeat IPC: 0.32445 cumulative IPC: 0.296993 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 73228217 heartbeat IPC: 0.235811 cumulative IPC: 0.26131 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 116012224 heartbeat IPC: 0.233732 cumulative IPC: 0.251094 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 158770671 heartbeat IPC: 0.233872 cumulative IPC: 0.246441 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 208266341 heartbeat IPC: 0.202038 cumulative IPC: 0.235862 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 262442435 heartbeat IPC: 0.184583 cumulative IPC: 0.225256 (Simulation time: 0 hr 1 min 30 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 295920419 heartbeat IPC: 0.298704 cumulative IPC: 0.233579 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 306314206 heartbeat IPC: 0.962113 cumulative IPC: 0.258342 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 328778988 heartbeat IPC: 0.445141 cumulative IPC: 0.271125 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 371281643 heartbeat IPC: 0.235279 cumulative IPC: 0.267016 (Simulation time: 0 hr 2 min 22 sec) 
Finished CPU 0 instructions: 100000002 cycles: 375859513 cumulative IPC: 0.266057 (Simulation time: 0 hr 2 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.266057 instructions: 100000002 cycles: 375859513
L1D TOTAL     ACCESS:   21828324  HIT:   18514404  MISS:    3313920
L1D LOAD      ACCESS:   18164093  HIT:   15007184  MISS:    3156909
L1D RFO       ACCESS:    3664231  HIT:    3507220  MISS:     157011
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 87.6706 cycles
L1I TOTAL     ACCESS:   28584960  HIT:   28584906  MISS:         54
L1I LOAD      ACCESS:   28584960  HIT:   28584906  MISS:         54
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 222.296 cycles
L2C TOTAL     ACCESS:    3741500  HIT:    1829742  MISS:    1911758
L2C LOAD      ACCESS:    3156963  HIT:    1395997  MISS:    1760966
L2C RFO       ACCESS:     157011  HIT:       6229  MISS:     150782
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     427526  HIT:     427516  MISS:         10
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: 130.796 cycles
ITLB TOTAL     ACCESS:   19482017  HIT:   19482016  MISS:          1
ITLB LOAD      ACCESS:   19482017  HIT:   19482016  MISS:          1
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB AVERAGE MISS LATENCY: 233 cycles
DTLB TOTAL     ACCESS:   21776019  HIT:   21648008  MISS:     128011
DTLB LOAD      ACCESS:   18051121  HIT:   17927613  MISS:     123508
DTLB RFO       ACCESS:    3724898  HIT:    3720395  MISS:       4503
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB AVERAGE MISS LATENCY: 56.6302 cycles
STLB TOTAL     ACCESS:     128012  HIT:     100918  MISS:      27094
STLB LOAD      ACCESS:     123509  HIT:      97548  MISS:      25961
STLB RFO       ACCESS:       4503  HIT:       3370  MISS:       1133
STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
STLB PREFETCH  REQUESTED:      27411  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB AVERAGE MISS LATENCY: 224.778 cycles
LLC TOTAL     ACCESS:    2332111  HIT:     590818  MISS:    1741293
LLC LOAD      ACCESS:    1760966  HIT:     166509  MISS:    1594457
LLC RFO       ACCESS:     150782  HIT:       6811  MISS:     143971
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     420363  HIT:     417498  MISS:       2865
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 123.546 cycles
Major fault: 0 Minor fault: 27438

*******************************************
CPU 0 STLB -- Sequential L2-TLB Prefetcher final stats
*******************************************

-------------------------------------------
D-STLB MISSES: 27093
I-STLB MISSES: 1
-------------------------------------------

-------------------------------------------
PQ hits: 0
PQ misses: 27093
-------------------------------------------

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     746017  ROW_BUFFER_MISS:     992393
 DBUS_CONGESTED:     208362
 WQ ROW_BUFFER_HIT:     156633  ROW_BUFFER_MISS:     220782  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 83.6327% MPKI: 34.7609 Average ROB Occupancy at Mispredict: 7.71822

Branch types
NOT_BRANCH: 78762028 78.762%
BRANCH_DIRECT_JUMP: 2041 0.002041%
BRANCH_INDIRECT: 1 1e-06%
BRANCH_CONDITIONAL: 21235645 21.2356%
BRANCH_DIRECT_CALL: 141 0.000141%
BRANCH_INDIRECT_CALL: 3 3e-06%
BRANCH_RETURN: 143 0.000143%
BRANCH_OTHER: 0 0%

