$date
	Sun Oct 23 02:59:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#579449
b1010 !
1"
#579450
b1010 &
b1010 %
1$
#579451
0"
#579454
b101 &
b101 %
#579458
b10000 &
b10000 %
#579462
b1000 &
b1000 %
#579466
b100 &
b100 %
#579470
b10 &
b10 %
#579474
b1 &
b1 %
1#
#579478
b0 &
0#
b0 %
0$
#1608971
b1101 !
1"
#1608974
b1101 &
b1101 %
1$
#1608975
0"
#1608978
b101000 &
b101000 %
#1608982
b10100 &
b10100 %
#1608986
b1010 &
b1010 %
#1608990
b101 &
b101 %
#1608994
b10000 &
b10000 %
#1608998
b1000 &
b1000 %
#1609002
b100 &
b100 %
#1609006
b10 &
b10 %
#1609010
b1 &
b1 %
1#
#1609014
b0 &
0#
b0 %
0$
#2576898
b1010 &
b1010 %
1$
b1010 !
1"
#2576899
0"
#2576902
b101 &
b101 %
#2576906
b10000 &
b10000 %
#2576910
b1000 &
b1000 %
#2576914
b100 &
b100 %
#2576918
b10 &
b10 %
#2576922
b1 &
b1 %
1#
#2576926
b0 &
0#
b0 %
0$
#4500012
