
---------- Begin Simulation Statistics ----------
final_tick                               574863840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701652                       # Number of bytes of host memory used
host_op_rate                                    77868                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7892.27                       # Real time elapsed on the host
host_tick_rate                               72838830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612516300                       # Number of instructions simulated
sim_ops                                     614553902                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.574864                       # Number of seconds simulated
sim_ticks                                574863840000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.762773                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77835389                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91827327                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7127058                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123330380                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12598604                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12758720                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          160116                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159208556                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061545                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018197                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4976727                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143200303                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19806211                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058513                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62021313                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580254340                       # Number of instructions committed
system.cpu0.commit.committedOps             581273837                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1021221096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.569195                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396660                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    751784708     73.62%     73.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160549205     15.72%     89.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37868159      3.71%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33263535      3.26%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11033225      1.08%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1933328      0.19%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1930594      0.19%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3052131      0.30%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19806211      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1021221096                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887407                       # Number of function calls committed.
system.cpu0.commit.int_insts                561252511                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179947996                       # Number of loads committed
system.cpu0.commit.membars                    2037600                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037609      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322213717     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180966181     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70902642     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581273837                       # Class of committed instruction
system.cpu0.commit.refs                     251868858                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580254340                       # Number of Instructions Simulated
system.cpu0.committedOps                    581273837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.963884                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.963884                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168822276                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2160422                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77083438                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             656316387                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               395633230                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                458740130                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4983622                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7107340                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3837405                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159208556                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114334884                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    633029993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2648957                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     667665297                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          258                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14267988                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139712                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         391852190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90433993                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.585901                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1032016663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.647941                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885783                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               552630283     53.55%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               357938864     34.68%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72813261      7.06%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36860578      3.57%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6640640      0.64%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3850851      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  256737      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021892      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3557      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1032016663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      107535577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5043442                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150619547                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559219                       # Inst execution rate
system.cpu0.iew.exec_refs                   286128895                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80112960                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              142690020                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205464493                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021597                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2621085                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81061184                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          643282883                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206015935                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3828007                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            637258952                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1097487                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2261456                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4983622                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4525125                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11265908                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26527                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7087                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4112204                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25516497                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9140322                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7087                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       844466                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4198976                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269079640                       # num instructions consuming a value
system.cpu0.iew.wb_count                    629843627                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853030                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229533003                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552711                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629920574                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               775735525                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403767600                       # number of integer regfile writes
system.cpu0.ipc                              0.509195                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509195                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038505      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346402225     54.03%     54.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139046      0.65%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018075      0.16%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208122054     32.46%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79366988     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             641086960                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1232074                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001922                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 215632     17.50%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                885934     71.91%     89.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               130505     10.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             640280459                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2315484175                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    629843560                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        705298182                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 640223451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                641086960                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059432                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62009042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            61656                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           919                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13140580                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1032016663                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.621198                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819188                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          567479314     54.99%     54.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323432305     31.34%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114632048     11.11%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20337613      1.97%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4071056      0.39%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1521896      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             364144      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             127144      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              51143      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1032016663                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562578                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9516666                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1890501                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205464493                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81061184                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1139552240                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10176412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              154066994                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370555445                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6546875                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               401402101                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3692427                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7823                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            793379763                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             650811421                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419092215                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                456258621                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4622544                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4983622                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15107680                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48536765                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       793379707                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        197645                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2869                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14035345                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2868                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1644699011                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1297395877                       # The number of ROB writes
system.cpu0.timesIdled                       12213782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.585079                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4440836                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6034968                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           812339                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7637088                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            262296                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         392913                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          130617                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8594978                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3201                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           481385                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095339                       # Number of branches committed
system.cpu1.commit.bw_lim_events               738922                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4041492                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261960                       # Number of instructions committed
system.cpu1.commit.committedOps              33280065                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    179884415                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185008                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.841402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165834025     92.19%     92.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7104623      3.95%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2393708      1.33%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2081663      1.16%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       526999      0.29%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       175184      0.10%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       957292      0.53%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71999      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       738922      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    179884415                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320760                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046810                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248501                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081857     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266429     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895668      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280065                       # Class of committed instruction
system.cpu1.commit.refs                      12162109                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261960                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280065                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.607160                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.607160                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            159798167                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334234                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4298044                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39284255                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5244272                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13137751                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                481591                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               593701                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2034191                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8594978                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4911632                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174476354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                53304                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      39888699                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1625102                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047513                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5406995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4703132                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220504                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         180695972                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226387                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673356                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               156336029     86.52%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14046847      7.77%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5850857      3.24%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3148857      1.74%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  983366      0.54%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  201742      0.11%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128082      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           180695972                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         202014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511240                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7668885                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199467                       # Inst execution rate
system.cpu1.iew.exec_refs                    12897947                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2940200                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139796718                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10026239                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018662                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           593014                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2966968                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37315319                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9957747                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           580814                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36083263                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1034096                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1100949                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                481591                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3284680                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15933                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          104108                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3140                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          197                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       777738                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        53360                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           156                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89099                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422141                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20809352                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35838167                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.880794                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18328756                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.198113                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35845785                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44370836                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24410984                       # number of integer regfile writes
system.cpu1.ipc                              0.178343                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178343                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036091      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21661820     59.08%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11036839     30.10%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1929184      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36664077                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1084901                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029590                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 189007     17.42%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                805464     74.24%     91.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                90427      8.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35712872                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         255169242                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35838155                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41350670                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34260567                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36664077                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054752                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4035253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60242                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           302                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1266869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    180695972                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202905                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.663282                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          158221106     87.56%     87.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14650465      8.11%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4400111      2.44%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1491142      0.83%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1396480      0.77%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             204084      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219360      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              88328      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24896      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      180695972                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202678                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6158492                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          533580                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10026239                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2966968                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       180897986                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968823611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              149822215                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412157                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6563420                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6581208                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                766083                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3396                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47357025                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38419931                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26454742                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13488888                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2906225                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                481591                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10296016                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4042585                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47357013                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26054                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12928103                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216466738                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75456330                       # The number of ROB writes
system.cpu1.timesIdled                           3411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3909584                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1006                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3920177                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                135693                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4993482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9946840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88859                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        52365                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36249879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2819933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72474927                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2872298                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3777351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1668355                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3284914                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              388                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1215323                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1215314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3777351                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           238                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14939505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14939505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    426305280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               426305280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4993571                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4993571    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4993571                       # Request fanout histogram
system.membus.respLayer1.occupancy        25842830923                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17857315977                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   574863840000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   574863840000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    848034833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   934798645.632452                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2349500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2413217500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   569775631000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5088209000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98444774                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98444774                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98444774                       # number of overall hits
system.cpu0.icache.overall_hits::total       98444774                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15890110                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15890110                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15890110                       # number of overall misses
system.cpu0.icache.overall_misses::total     15890110                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220875100492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220875100492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220875100492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220875100492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114334884                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114334884                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114334884                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114334884                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138979                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138979                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138979                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138979                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13900.161830                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13900.161830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13900.161830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13900.161830                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2113                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.813559                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14861127                       # number of writebacks
system.cpu0.icache.writebacks::total         14861127                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1028949                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1028949                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1028949                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1028949                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14861161                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14861161                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14861161                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14861161                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 196446324994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 196446324994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 196446324994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 196446324994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129979                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129979                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129979                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129979                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13218.773755                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13218.773755                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13218.773755                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13218.773755                       # average overall mshr miss latency
system.cpu0.icache.replacements              14861127                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98444774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98444774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15890110                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15890110                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220875100492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220875100492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114334884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114334884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13900.161830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13900.161830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1028949                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1028949                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14861161                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14861161                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 196446324994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 196446324994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129979                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129979                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13218.773755                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13218.773755                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113305527                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14861127                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.624289                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        243530927                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       243530927                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232761965                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232761965                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232761965                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232761965                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28517144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28517144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28517144                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28517144                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 618685499962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 618685499962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 618685499962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 618685499962                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261279109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261279109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261279109                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261279109                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109144                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109144                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109144                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109144                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21695.212535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21695.212535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21695.212535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21695.212535                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3117819                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        67846                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            78430                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            912                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.752888                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.392544                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20287052                       # number of writebacks
system.cpu0.dcache.writebacks::total         20287052                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8624099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8624099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8624099                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8624099                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19893045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19893045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19893045                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19893045                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 342791056729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 342791056729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 342791056729                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 342791056729                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076137                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076137                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076137                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076137                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17231.703680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17231.703680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17231.703680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17231.703680                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20287052                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168130903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168130903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22247395                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22247395                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 414475579000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 414475579000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190378298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190378298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18630.297120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18630.297120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5029008                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5029008                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17218387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17218387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 259273011000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 259273011000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090443                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090443                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15057.915181                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15057.915181                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64631062                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64631062                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6269749                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6269749                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 204209920962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 204209920962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70900811                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70900811                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.088430                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.088430                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32570.669250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32570.669250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3595091                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3595091                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2674658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2674658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83518045729                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83518045729                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31225.691557                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31225.691557                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          784                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          784                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63253500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63253500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413066                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413066                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 80680.484694                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80680.484694                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       852500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       852500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007903                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007903                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       640500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       640500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1854                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1854                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078749                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078749                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4386.986301                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4386.986301                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.077670                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.077670                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3454.861111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3454.861111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611540                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611540                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406657                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406657                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30285617500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30285617500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018197                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018197                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399389                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399389                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 74474.600216                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 74474.600216                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406657                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406657                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  29878960500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  29878960500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399389                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399389                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 73474.600216                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 73474.600216                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950905                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253671253                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20299394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.496494                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950905                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544901542                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544901542                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14704678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19158482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              328796                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34194833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14704678                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19158482                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2877                       # number of overall hits
system.l2.overall_hits::.cpu1.data             328796                       # number of overall hits
system.l2.overall_hits::total                34194833                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            156481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1126680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            743043                       # number of demand (read+write) misses
system.l2.demand_misses::total                2027935                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           156481                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1126680                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1731                       # number of overall misses
system.l2.overall_misses::.cpu1.data           743043                       # number of overall misses
system.l2.overall_misses::total               2027935                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12834376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104051692499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  75028826999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     192075840998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12834376500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104051692499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160945000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  75028826999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    192075840998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14861159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20285162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1071839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36222768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14861159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20285162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1071839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36222768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.375651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.693241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.375651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.693241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82018.753075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92352.480295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92978.047371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100975.080849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94714.988892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82018.753075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92352.480295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92978.047371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100975.080849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94714.988892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2460485                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1668355                       # number of writebacks
system.l2.writebacks::total                   1668355                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         123554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              178802                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        123554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             178802                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       156407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1003126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       687889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1849133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       156407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1003126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       687889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3284886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5134019                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11265547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85344716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    142682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  63593014999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160345960999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11265547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85344716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    142682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  63593014999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 257404483649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 417750444648                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.049451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.371311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.641784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051049                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.049451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.371311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.641784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141735                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72027.127942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85078.760295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83391.291642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92446.622928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86714.130892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72027.127942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85078.760295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83391.291642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92446.622928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78360.248620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81369.088164                       # average overall mshr miss latency
system.l2.replacements                        7677894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4995905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4995905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4995905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4995905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31142206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31142206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31142206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31142206                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3284886                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3284886                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 257404483649                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 257404483649                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78360.248620                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78360.248620                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1244500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1244500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.846847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.798319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13239.361702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        13100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1887000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1906500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.846847                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.798319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20074.468085                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20068.421053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.681818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       286500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       306000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20464.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20400                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2358605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           148683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2507288                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         708573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         597698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1306271                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  67413732000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60264938000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127678670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3067178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       746381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3813559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.231018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.800795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.342533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95140.136584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100828.408327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97742.864995                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        28335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92152                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       644756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       569363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1214119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  56191005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52233106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 108424112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.210211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.762832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.318369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87150.806662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91739.551920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89302.705913                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14704678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14707555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       156481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           158212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12834376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160945000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12995321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14861159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14865767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.375651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82018.753075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92978.047371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82138.658888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            94                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       156407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1711                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       158118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11265547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    142682500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11408229500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.371311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72027.127942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83391.291642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72150.099925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16799877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       180113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16979990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       418107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       145345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          563452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36637960499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14763888999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  51401849498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17217984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17543442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.446586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87628.192063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101578.237979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91226.669704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59737                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26819                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        86556                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       358370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       118526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       476896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  29153711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11359908499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40513619499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.364182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81350.869213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95843.177860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84952.734976                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          495                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               509                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          309                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             343                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4163500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1168000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5331500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          804                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           48                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           852                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.384328                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.708333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.402582                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13474.110032                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34352.941176                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15543.731778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           88                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          221                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          236                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4377998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4681998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.274876                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.312500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.276995                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19809.945701                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20266.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19838.974576                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999865                       # Cycle average of tags in use
system.l2.tags.total_refs                    75326055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7678508                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.809986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.047410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.756930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.287336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.211148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.685376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 586573556                       # Number of tag accesses
system.l2.tags.data_accesses                586573556                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10010048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64300160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        109504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44047872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    201062976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319530560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10010048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       109504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10119552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106774720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106774720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         156407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1004690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         688248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3141609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4992665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1668355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1668355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17412903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111852852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           190487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76623139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    349757563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             555836944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17412903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       190487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17603389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185739148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185739148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185739148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17412903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111852852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          190487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76623139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    349757563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            741576092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1622705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    156407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    947449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    673593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3123649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003266454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        99345                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        99345                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9705648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1528719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4992665                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1668355                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4992665                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1668355                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  89856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 45650                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            194817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            212191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            346184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            508051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            477594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            495606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            395616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            410861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            308736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           276184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           231302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           226400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           210038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           220740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           196624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            151540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            199229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            151185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 150527017267                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24514045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            242454686017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30702.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49452.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3800729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1042924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4992665                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1668355                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1151969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1025998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1059736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  583034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  468651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  332256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   51773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 105050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 113451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1681822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.318654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.253136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.059060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       462163     27.48%     27.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       765174     45.50%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       130097      7.74%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       122041      7.26%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53595      3.19%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25545      1.52%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24181      1.44%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16191      0.96%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82835      4.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1681822                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        99345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.349409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.702292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        99340     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         99345                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        99345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85220     85.78%     85.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1661      1.67%     87.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8062      8.12%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2933      2.95%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1011      1.02%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              293      0.29%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              105      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         99345                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              313779776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5750784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103851648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319530560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106774720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       545.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    555.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  574863741500                       # Total gap between requests
system.mem_ctrls.avgGap                      86302.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10010048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60636736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       109504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43109952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    199913536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103851648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17412902.505748141557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105480170.747911363840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 190486.846415666019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74991587.573154717684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 347758063.892138361931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180654340.687005102634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       156407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1004690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       688248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3141609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1668355                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4816287005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44182799321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70755974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35062503216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 158322340501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13705004028080                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30793.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43976.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41353.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50944.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50395.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8214680.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5593847280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2973169980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14857518900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3719307420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45378871200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106661324100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130927652160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       310111691040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.452422                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 339275140540                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19195800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216392899460                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6414476040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3409344510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20148537360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4751092620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45378871200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176213629830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72357289440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328673241000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.741025                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 186325704630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19195800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 369342335370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5628829744.186047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27529133769.577888                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     96.51%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221912882000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90784482000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484079358000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4905785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4905785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4905785                       # number of overall hits
system.cpu1.icache.overall_hits::total        4905785                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5847                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5847                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5847                       # number of overall misses
system.cpu1.icache.overall_misses::total         5847                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    261411500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    261411500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    261411500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    261411500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4911632                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4911632                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4911632                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4911632                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001190                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001190                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001190                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001190                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 44708.654011                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44708.654011                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 44708.654011                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44708.654011                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4576                       # number of writebacks
system.cpu1.icache.writebacks::total             4576                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1239                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1239                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1239                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1239                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4608                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4608                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    200136500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    200136500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    200136500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    200136500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000938                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000938                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43432.400174                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43432.400174                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43432.400174                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43432.400174                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4576                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4905785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4905785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    261411500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    261411500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4911632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4911632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001190                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001190                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 44708.654011                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44708.654011                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1239                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1239                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    200136500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    200136500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43432.400174                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43432.400174                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.195896                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4665454                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4576                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1019.548514                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335546000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.195896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9827872                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9827872                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9296579                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9296579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9296579                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9296579                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2398765                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2398765                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2398765                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2398765                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 147139651593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 147139651593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 147139651593                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 147139651593                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11695344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11695344                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11695344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11695344                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205104                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205104                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205104                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205104                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61339.752578                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61339.752578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61339.752578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61339.752578                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       807850                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        28111                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17792                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            300                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.405238                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.703333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1071356                       # number of writebacks
system.cpu1.dcache.writebacks::total          1071356                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1739339                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1739339                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1739339                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1739339                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       659426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       659426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       659426                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       659426                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46103449510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46103449510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46103449510                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46103449510                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056384                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056384                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056384                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056384                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69914.515821                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69914.515821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69914.515821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69914.515821                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1071356                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8415897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8415897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1384206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1384206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  74160352000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  74160352000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9800103                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9800103                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53576.094888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53576.094888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1057802                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1057802                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       326404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       326404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17460337000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17460337000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53493.023983                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53493.023983                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       880682                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        880682                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1014559                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1014559                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72979299593                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72979299593                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.535319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.535319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71932.041008                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71932.041008                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       681537                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       681537                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       333022                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       333022                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28643112510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28643112510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86009.670562                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86009.670562                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5116500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5116500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30822.289157                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30822.289157                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           10                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.020747                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020747                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         4950                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4950                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          295                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          295                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       981500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       981500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.315545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.315545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7216.911765                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7216.911765                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       846500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       846500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.313225                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.313225                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6270.370370                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6270.370370                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425621                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425621                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35111842000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35111842000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418125                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418125                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82495.558255                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82495.558255                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425621                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425621                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34686221000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34686221000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418125                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418125                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81495.558255                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81495.558255                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.042348                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10973657                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084913                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.114781                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335557500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.042348                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26513311                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26513311                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 574863840000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32410573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6664260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31228195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6009539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5044329                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             408                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            686                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3838708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3838708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14865768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17544806                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          852                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44583445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60872995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3228465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108698697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1902226240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2596621696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       587776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137164800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4636600512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12749299                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108472704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         48973048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45986188     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2934495      5.99%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52365      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           48973048                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72461572482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30450015575                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22303016399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1628369737                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6933457                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24010                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2631554409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60793                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703508                       # Number of bytes of host memory used
host_op_rate                                    60853                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40602.13                       # Real time elapsed on the host
host_tick_rate                               50654752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468335299                       # Number of instructions simulated
sim_ops                                    2470767473                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.056691                       # Number of seconds simulated
sim_ticks                                2056690569000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.609014                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              162986513                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163626269                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13064712                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        184593798                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            304325                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         321537                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17212                       # Number of indirect misses.
system.cpu0.branchPred.lookups              194650663                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10976                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        198787                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13046126                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124107184                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33583844                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         602495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      241743860                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           928076546                       # Number of instructions committed
system.cpu0.commit.committedOps             928275075                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4063500580                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228442                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.153342                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3839613340     94.49%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     77732521      1.91%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     19107760      0.47%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9054451      0.22%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8553664      0.21%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5865691      0.14%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36975345      0.91%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     33013964      0.81%     99.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33583844      0.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4063500580                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317774096                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              674982                       # Number of function calls committed.
system.cpu0.commit.int_insts                761090334                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246383079                       # Number of loads committed
system.cpu0.commit.membars                     393985                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       394996      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468236578     50.44%     50.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13495      0.00%     50.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117826141     12.69%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36677431      3.95%     67.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8405519      0.91%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12266723      1.32%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141143925     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        709991      0.08%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105437941     11.36%     97.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25017218      2.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        928275075                       # Class of committed instruction
system.cpu0.commit.refs                     272309075                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  928076546                       # Number of Instructions Simulated
system.cpu0.committedOps                    928275075                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.431663                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.431663                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3627007688                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                18893                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142471751                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1272201302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99198830                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                295009884                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13866212                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                29676                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             67002922                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  194650663                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 77538843                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4003272681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1686321                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          501                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1451725980                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1113                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27769938                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.047327                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          84926058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163290838                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.352967                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4102085536                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.353970                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.950809                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3265113789     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               600792786     14.65%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43516195      1.06%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130684903      3.19%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5919183      0.14%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  573293      0.01%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42818833      1.04%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12652316      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4102085536                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358011813                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314538115                       # number of floating regfile writes
system.cpu0.idleCycles                       10837060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15085137                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               145458033                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.379661                       # Inst execution rate
system.cpu0.iew.exec_refs                   825346433                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27766658                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1525406710                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            307866058                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            253700                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17719648                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32432514                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1168188825                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            797579775                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12894475                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1561515958                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12420184                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1176133581                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13866212                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1201426837                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52732479                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          390280                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1026683                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61482979                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6506518                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1026683                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7070767                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8014370                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                814490636                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1027719541                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840418                       # average fanout of values written-back
system.cpu0.iew.wb_producers                684512896                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.249876                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1031554341                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1614153450                       # number of integer regfile reads
system.cpu0.int_regfile_writes              544166417                       # number of integer regfile writes
system.cpu0.ipc                              0.225649                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225649                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           397775      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            538654688     34.21%     34.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14010      0.00%     34.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2288      0.00%     34.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124531174      7.91%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                997      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47403855      3.01%     45.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8838329      0.56%     45.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     45.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.77%     46.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13572729      0.86%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           490616955     31.16%     78.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725136      0.05%     78.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      310591237     19.73%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      26919130      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1574410432                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              643344233                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1187863856                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341192350                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         508938486                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  201344428                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.127886                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6270945      3.11%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                60569      0.03%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                67148      0.03%      3.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               45771      0.02%      3.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             65187197     32.38%     35.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              200212      0.10%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              95718643     47.54%     83.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10187      0.01%     83.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         33777336     16.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6420      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1132012852                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6268306048                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    686527191                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        900189429                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1167452292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1574410432                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             736533                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      239913753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3919075                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        134038                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    195292846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4102085536                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.383807                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.121581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3490127521     85.08%     85.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          236817530      5.77%     90.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          113044193      2.76%     93.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           71109421      1.73%     95.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          109501314      2.67%     98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           53068562      1.29%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12838615      0.31%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            6830543      0.17%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8747837      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4102085536                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.382796                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17216073                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10501103                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           307866058                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32432514                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363084619                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             187318937                       # number of misc regfile writes
system.cpu0.numCycles                      4112922596                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      458712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2925555358                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            778487772                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             159817068                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               130437550                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             619736491                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9998057                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1733631571                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1225778730                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1028889567                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                315848251                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1849944                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13866212                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            715903955                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               250401800                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        487836136                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1245795435                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        474210                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11154                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                402362015                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11123                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5199888546                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2378669556                       # The number of ROB writes
system.cpu0.timesIdled                         158897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2591                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.700366                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              162329437                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           162817293                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12695728                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        183097316                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            270527                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         279114                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8587                       # Number of indirect misses.
system.cpu1.branchPred.lookups              192849065                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3287                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        193678                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12686384                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124009715                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33122746                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         590863                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      235420155                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           927742453                       # Number of instructions committed
system.cpu1.commit.committedOps             927938496                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4060848182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.154739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3838347365     94.52%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     76615350      1.89%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     18735315      0.46%     96.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8915187      0.22%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8457605      0.21%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5778386      0.14%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36730959      0.90%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     34145269      0.84%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33122746      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4060848182                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317144679                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              603846                       # Number of function calls committed.
system.cpu1.commit.int_insts                761490819                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246656650                       # Number of loads committed
system.cpu1.commit.membars                     388011                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       388011      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469063398     50.55%     50.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117854835     12.70%     63.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36178688      3.90%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8220721      0.89%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12017824      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140887765     15.18%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        452995      0.05%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105962563     11.42%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24767968      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        927938496                       # Class of committed instruction
system.cpu1.commit.refs                     272071291                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  927742453                       # Number of Instructions Simulated
system.cpu1.committedOps                    927938496                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.420131                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.420131                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3630530466                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 9393                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           142113580                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1262882205                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                94687659                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                292932867                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13473862                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19071                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             66785543                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  192849065                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75340606                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4005044724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1615528                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1438485610                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26966412                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047028                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79882467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         162599964                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.350787                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4098410397                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.351057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.943374                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3265285624     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               599126020     14.62%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43047018      1.05%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               130770296      3.19%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5763733      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543294      0.01%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41651435      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12218838      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4098410397                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                356253412                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               313607019                       # number of floating regfile writes
system.cpu1.idleCycles                        2332880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14669305                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144771199                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.378661                       # Inst execution rate
system.cpu1.iew.exec_refs                   818962533                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27206268                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1545255776                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            306557412                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            247773                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17072073                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            31733734                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1161545061                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            791756265                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12531993                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1552791244                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12582444                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1166786965                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13473862                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1192243064                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52298793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          375034                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       983755                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     59900762                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6319093                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        983755                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6845649                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7823656                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                813091494                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1024550862                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841863                       # average fanout of values written-back
system.cpu1.iew.wb_producers                684511384                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.249845                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1028314182                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1606509610                       # number of integer regfile reads
system.cpu1.int_regfile_writes              543062949                       # number of integer regfile writes
system.cpu1.ipc                              0.226238                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226238                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           389911      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            537454191     34.34%     34.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 983      0.00%     34.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124400321      7.95%     42.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           46609057      2.98%     45.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8635857      0.55%     45.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     46.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13301586      0.85%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           486063021     31.05%     78.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             457798      0.03%     78.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      309241429     19.76%     98.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26626331      1.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1565323237                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              640010225                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1181472151                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    339969842                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         503222997                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  200080432                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.127821                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6343275      3.17%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                57625      0.03%      3.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                69345      0.03%      3.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               48126      0.02%      3.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             65181137     32.58%     35.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              190471      0.10%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              94683463     47.32%     83.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  130      0.00%     83.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         33501089     16.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            5771      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1125003533                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6251489923                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    684581020                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        892910888                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1160821706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1565323237                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             723355                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      233606565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3824771                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        132492                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    190463515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4098410397                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.381934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.119535                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3489959069     85.15%     85.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          235501063      5.75%     90.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          112552648      2.75%     93.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           70912921      1.73%     95.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          108438694      2.65%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52551976      1.28%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           12800006      0.31%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            6888737      0.17%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8805283      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4098410397                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.381717                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16815149                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10270834                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           306557412                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           31733734                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              361380509                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186414148                       # number of misc regfile writes
system.cpu1.numCycles                      4100743277                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12540422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2931496230                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            778724048                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             158715075                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               125678998                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             617680132                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9684341                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1722036886                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1217472446                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1022462788                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                313900287                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1892593                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13473862                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            713459146                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               243738740                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        482326174                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1239710712                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        401874                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             10907                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                400941078                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         10908                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5191053953                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2364325602                       # The number of ROB writes
system.cpu1.timesIdled                          32654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        222706460                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               811399                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           227788728                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 21                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5679904                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    289118822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     573221339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8595515                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4945908                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139710690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    125751574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279253799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      130697482                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          287951462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4443800                       # Transaction distribution
system.membus.trans_dist::CleanEvict        279659468                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           265494                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4483                       # Transaction distribution
system.membus.trans_dist::ReadExReq            896626                       # Transaction distribution
system.membus.trans_dist::ReadExResp           894946                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     287951468                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    862067747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              862067747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  18770573312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             18770573312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           243378                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         289118071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               289118071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           289118071                       # Request fanout histogram
system.membus.respLayer1.occupancy       1472970284027                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        681979920882                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              33.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1122                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          561                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    409334.224599                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   204208.229611                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          561    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1618500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            561                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2056460932500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    229636500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     77374413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        77374413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     77374413                       # number of overall hits
system.cpu0.icache.overall_hits::total       77374413                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164429                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164429                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164429                       # number of overall misses
system.cpu0.icache.overall_misses::total       164429                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9071067989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9071067989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9071067989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9071067989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     77538842                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     77538842                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     77538842                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     77538842                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002121                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002121                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002121                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002121                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 55167.081166                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55167.081166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 55167.081166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55167.081166                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7550                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              161                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.894410                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150268                       # number of writebacks
system.cpu0.icache.writebacks::total           150268                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14161                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14161                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14161                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14161                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150268                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150268                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150268                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150268                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8189602489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8189602489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8189602489                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8189602489                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001938                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001938                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001938                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001938                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54499.976635                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54499.976635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54499.976635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54499.976635                       # average overall mshr miss latency
system.cpu0.icache.replacements                150268                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     77374413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       77374413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164429                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164429                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9071067989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9071067989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     77538842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     77538842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002121                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002121                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 55167.081166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55167.081166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14161                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14161                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150268                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150268                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8189602489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8189602489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54499.976635                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54499.976635                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           77525087                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150300                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           515.802309                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        155227952                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       155227952                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    164229980                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       164229980                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    164229980                       # number of overall hits
system.cpu0.dcache.overall_hits::total      164229980                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    139854808                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     139854808                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    139854808                       # number of overall misses
system.cpu0.dcache.overall_misses::total    139854808                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11248537545863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11248537545863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11248537545863                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11248537545863                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    304084788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    304084788                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    304084788                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    304084788                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.459920                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.459920                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.459920                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.459920                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80430.109674                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80430.109674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80430.109674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80430.109674                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2869742894                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       560032                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53585893                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8812                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.554074                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.553336                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69567709                       # number of writebacks
system.cpu0.dcache.writebacks::total         69567709                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     70081655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     70081655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     70081655                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     70081655                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69773153                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69773153                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69773153                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69773153                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6932919185879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6932919185879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6932919185879                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6932919185879                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.229453                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.229453                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.229453                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.229453                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99363.707784                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99363.707784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99363.707784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99363.707784                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69567640                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    143899772                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      143899772                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    134463928                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    134463928                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11016865949000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11016865949000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278363700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278363700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.483051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.483051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81931.757557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81931.757557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     66059976                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     66059976                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68403952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68403952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6877812539000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6877812539000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100547.005515                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100547.005515                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     20330208                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      20330208                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5390880                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5390880                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 231671596863                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 231671596863                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25721088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25721088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.209590                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.209590                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42974.727106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42974.727106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4021679                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4021679                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1369201                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1369201                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55106646879                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55106646879                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40247.302536                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40247.302536                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5439                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5439                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1465                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1465                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70926000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70926000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.212196                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.212196                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48413.651877                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48413.651877                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1363                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1363                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       614500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       614500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6024.509804                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6024.509804                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4041                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4041                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2033                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2033                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13796500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13796500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6074                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6074                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.334705                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.334705                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6786.276439                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6786.276439                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2011                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2011                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11787500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11787500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.331083                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.331083                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5861.511686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5861.511686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6540                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6540                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       192247                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       192247                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2588154996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2588154996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       198787                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       198787                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.967100                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.967100                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13462.654793                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13462.654793                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       192247                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       192247                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2395907996                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2395907996                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.967100                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.967100                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12462.654793                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12462.654793                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          234347685                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69832207                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.355868                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952393                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        678425281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       678425281                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               68808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11097508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17774                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11121516                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22305606                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              68808                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11097508                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17774                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11121516                       # number of overall hits
system.l2.overall_hits::total                22305606                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58476427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58157861                       # number of demand (read+write) misses
system.l2.demand_misses::total              116734316                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81461                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58476427                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18567                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58157861                       # number of overall misses
system.l2.overall_misses::total             116734316                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7213951490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6672254770570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1679541990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6629097402892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     13310245666942                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7213951490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6672254770570                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1679541990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6629097402892                       # number of overall miss cycles
system.l2.overall_miss_latency::total    13310245666942                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69573935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69279377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139039922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69573935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69279377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139039922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.542101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.840493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.510911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839574                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.542101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.840493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.510911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839574                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88557.119235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114101.615179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90458.447245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113984.546352                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114021.704354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88557.119235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114101.615179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90458.447245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113984.546352                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114021.704354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           34385718                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1615890                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.279739                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 176916704                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4443800                       # number of writebacks
system.l2.writebacks::total                   4443800                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            667                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        9643190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            515                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        9808859                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            19453231                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           667                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       9643190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           515                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       9808859                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           19453231                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        80794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48833237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48349002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          97281085                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        80794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48833237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48349002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    198232775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        295513860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6367498494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5498907646146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1476357491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5449275245476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10956026747607                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6367498494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5498907646146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1476357491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5449275245476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 18826925926104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 29782952673711                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.537662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.701890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.496739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.697884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.699663                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.537662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.701890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.496739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.697884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.125389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78811.526772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112605.839464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81783.596887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112707.088462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112622.374099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78811.526772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112605.839464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81783.596887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112707.088462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94973.830266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100783.606812                       # average overall mshr miss latency
system.l2.replacements                      407364878                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5312943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5312943                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5312943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5312943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    125546756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125546756                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    125546756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125546756                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    198232775                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      198232775                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 18826925926104                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 18826925926104                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94973.830266                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94973.830266                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           35881                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           35727                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                71608                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         13835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13514                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              27349                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    148296500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    153340499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    301636999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49716                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            98957                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.278281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.274446                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.276373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10718.937477                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11346.788442                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11029.178361                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          171                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          160                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             331                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        13664                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13354                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         27018                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    277613868                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    271247861                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    548861729                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.274841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.271197                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.273028                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20317.174180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.105811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20314.669072                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           148                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                221                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              274                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.702041                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.408000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.553535                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          172                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          274                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3511000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5692500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.702041                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.408000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.553535                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20412.790698                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21387.254902                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20775.547445                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           800382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           768322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1568704                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         521697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         500603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1022300                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  44123319978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  42148081991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   86271401969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1322079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1268925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2591004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.394603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.394510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84576.526179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84194.625264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84389.515767                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63343                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        63690                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           127033                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       458354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       436913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         895267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  36216063478                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34415133992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70631197470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.346692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.344317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79013.302989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78768.848700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78894.003096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         68808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              86582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           100028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7213951490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1679541990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8893493480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.542101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.510911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.536027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88557.119235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90458.447245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88910.039989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          667                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          515                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1182                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        80794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6367498494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1476357491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7843855985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.537662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.496739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.529693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78811.526772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81783.596887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79354.308571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10297126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10353194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20650320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57954730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57657258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       115611988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6628131450592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6586949320901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13215080771493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68251856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68010452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136262308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.849130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114367.394181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114243.194168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114305.453959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      9579847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      9745169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     19325016                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48374883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     47912089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     96286972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5462691582668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5414860111484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10877551694152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.708770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.704481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.706630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112924.130125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113016.573155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112970.129481                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   442094144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 407364942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.085253                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.551456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.036440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.271995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.186829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.946832                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.289867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.483544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2567418374                       # Number of tag accesses
system.l2.tags.data_accesses               2567418374                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5170752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3135295744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1155328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3104239808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  12240308672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18486170304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5170752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1155328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6326080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    284403200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       284403200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          80793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48988996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48503747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    191254823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           288846411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4443800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4443800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2514113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1524437264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           561741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1509337309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5951458550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8988308977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2514113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       561741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3075854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      138281959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138281959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      138281959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2514113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1524437264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          561741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1509337309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5951458550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9126590935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3333943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     80794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48465179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  47981727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 190569653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003990087750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       205689                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       205689                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           342355960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3151246                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   288846414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4443800                       # Number of write requests accepted
system.mem_ctrls.readBursts                 288846414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4443800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1731009                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1109857                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           8607042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7345295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           6741334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           6343561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5569925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6276935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          55741570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          43644094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          40568368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          26775305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         19172590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16035189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         12593392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         11367051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9432450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         10901304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            239963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            245648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            285298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           286681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           172415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167979                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14239899576857                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1435577025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19623313420607                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49596.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68346.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                252943664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3056958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             288846414                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4443800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2858011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4105512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5962249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7602817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9745478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11934407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                14266091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                17154412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                20266964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                25068790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               42572025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               61743611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               30726095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               12016357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                9372265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                6543142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3786072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1244785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 122785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  23537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 113556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 170215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 198330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 221899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 223581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 216371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 214049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 212169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     34448736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.606388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   397.385351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.153859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1493583      4.34%      4.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11617668     33.72%     38.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2214688      6.43%     44.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3390615      9.84%     54.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2024573      5.88%     60.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1037836      3.01%     63.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1215326      3.53%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       963628      2.80%     69.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10490819     30.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     34448736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       205689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1395.872317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    237.804586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4225.812810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       179315     87.18%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        11318      5.50%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3662      1.78%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         2659      1.29%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1094      0.53%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1053      0.51%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1382      0.67%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          871      0.42%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          537      0.26%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          660      0.32%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          537      0.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          436      0.21%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          515      0.25%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          374      0.18%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          364      0.18%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          290      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          183      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          134      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          110      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           61      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           61      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           25      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        205689                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       205689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           188248     91.52%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4284      2.08%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5898      2.87%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3891      1.89%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2181      1.06%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              823      0.40%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              243      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              100      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        205689                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18375385920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               110784576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               213372736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18486170496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            284403200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8934.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8988.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    69.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2056690654000                       # Total gap between requests
system.mem_ctrls.avgGap                       7012.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5170816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3101771456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1155328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3070830528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  12196457792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    213372736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2514143.876545387786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1508137151.379138708115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 561741.283503692597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1493093114.873907804489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5930137462.501292228699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103745667.537993162870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        80794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48988996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48503747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    191254825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4443800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3014045920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3449784564285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    722886576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3420344336603                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 12749447587223                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51372178143911                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37305.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70419.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40044.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70517.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66662.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11560416.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         133418761140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          70913768475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1048477933860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8715108420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     162353468160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     929457998190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7067706720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2360404744965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1147.671303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10255806304                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  68677440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1977757322696                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         112545185340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          59819184645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1001526036420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8688105360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162353468160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     929541746580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6997181760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2281470908265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1109.292250                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9997873556                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  68677440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1978015255444                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2150                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5873111.524164                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6733391.523619                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1076    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     51761000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2050371101000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6319468000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75301927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75301927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75301927                       # number of overall hits
system.cpu1.icache.overall_hits::total       75301927                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38679                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38679                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38679                       # number of overall misses
system.cpu1.icache.overall_misses::total        38679                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2083522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2083522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2083522500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2083522500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75340606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75340606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75340606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75340606                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000513                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000513                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000513                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000513                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53867.020864                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53867.020864                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53867.020864                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53867.020864                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36341                       # number of writebacks
system.cpu1.icache.writebacks::total            36341                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2338                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2338                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2338                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2338                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36341                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36341                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1930990500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1930990500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1930990500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1930990500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000482                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000482                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53135.315484                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53135.315484                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53135.315484                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53135.315484                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36341                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75301927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75301927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38679                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38679                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2083522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2083522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75340606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75340606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000513                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53867.020864                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53867.020864                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2338                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2338                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1930990500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1930990500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53135.315484                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53135.315484                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           75583207                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36373                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2078.003107                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        150717553                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       150717553                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    162256102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       162256102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    162256102                       # number of overall hits
system.cpu1.dcache.overall_hits::total      162256102                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    140675970                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     140675970                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    140675970                       # number of overall misses
system.cpu1.dcache.overall_misses::total    140675970                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11264445044125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11264445044125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11264445044125                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11264445044125                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    302932072                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    302932072                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    302932072                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    302932072                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.464381                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.464381                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.464381                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.464381                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80073.697335                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80073.697335                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80073.697335                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80073.697335                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2845239714                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       576083                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53146430                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8762                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.535858                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.747889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69268929                       # number of writebacks
system.cpu1.dcache.writebacks::total         69268929                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     71186363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     71186363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     71186363                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     71186363                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69489607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69489607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69489607                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69489607                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6888648427491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6888648427491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6888648427491                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6888648427491                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229390                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229390                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229390                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229390                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99132.067728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99132.067728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99132.067728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99132.067728                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69268892                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    142324311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      142324311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    135394072                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    135394072                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11037283568000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11037283568000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    277718383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    277718383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.487523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.487523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81519.695840                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81519.695840                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     67218715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     67218715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68175357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68175357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6836533894000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6836533894000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100278.666586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100278.666586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     19931791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19931791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5281898                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5281898                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 227161476125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 227161476125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25213689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25213689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.209485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.209485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 43007.546932                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43007.546932                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3967648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3967648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1314250                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1314250                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52114533491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52114533491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 39653.439978                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39653.439978                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1522                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1522                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78529000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78529000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.190155                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190155                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51595.926413                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51595.926413                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          302                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4483.443709                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4483.443709                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4379                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4379                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2697                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2697                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15348500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15348500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.381148                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.381148                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5690.952911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5690.952911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2695                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2695                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12653500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12653500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.380865                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.380865                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4695.176252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4695.176252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4093                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4093                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       189585                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       189585                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3027110998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3027110998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       193678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       193678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.978867                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.978867                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15967.038521                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15967.038521                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       189585                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       189585                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2837525998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2837525998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.978867                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.978867                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14967.038521                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14967.038521                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.938977                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          232101491                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69538172                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.337757                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.938977                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        675819804                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       675819804                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2056690569000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136764665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9756743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133709942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       402921078                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        304007393                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          336446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         341150                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2792367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2792367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136578057                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       450805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209188885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       109023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208311925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418060638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19234304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8905058816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4651648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8867087232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17796032000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       712131278                       # Total snoops (count)
system.tol2bus.snoopTraffic                 317510976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        851376568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390746                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              711635205     83.59%     83.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1              134795455     15.83%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4945908      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          851376568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278823955968                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105108989851                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         225773755                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104677599767                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54833854                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           292638                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
