C:/lscc/diamond/3.13/bin/nt64/moduleparser.exe -PROJ timingModelTestbench -pf C:/lscc/diamond/3.13/cae_library/synthesis/vhdl/machxo3l.vhd -lib machxo3l -pf C:/lscc/diamond/3.13/cae_library/synthesis/verilog/machxo3l.v -pkg C:/lscc/diamond/3.13/cae_library/vhdl_packages/vdbs -lst C:/Users/Duncan/git/ForthCPU/timingModel/test/timingModelTestbench/source_files.lst