# Loading project ca1
# Compile of 1.sv was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 14:55:49 on Nov 07,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.q1
run -all
# ** Note: $stop    : /home/mvajhi/code/digital-system/ca1/tb.sv(107)
#    Time: 500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/mvajhi/code/digital-system/ca1/tb.sv line 107
add wave -position end sim:/tb/*
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $stop    : /home/mvajhi/code/digital-system/ca1/tb.sv(107)
#    Time: 500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/mvajhi/code/digital-system/ca1/tb.sv line 107
# Compile of 1.sv was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of 1.sv was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.q1
run -all
# ** Note: $stop    : /home/mvajhi/code/digital-system/ca1/tb.sv(107)
#    Time: 300 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/mvajhi/code/digital-system/ca1/tb.sv line 107
