

================================================================
== Synthesis Summary Report of 'counter'
================================================================
+ General Information: 
    * Date:           Sun Jun  2 23:18:16 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        4bitcounter
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ counter  |     -|  5.88|        0|   0.000|         -|        1|     -|        no|     -|   -|  5 (~0%)|  47 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| out_r | ap_vld  | out       | 4        |
| reset | ap_none | in        | 1        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| reset    | in        | ap_uint<1>& |
| out      | out       | ap_uint<4>& |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| reset    | reset        | port    |
| out      | out_r        | port    |
| out      | out_r_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------+-----+--------+----------+-----+--------+---------+
| Name                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------+-----+--------+----------+-----+--------+---------+
| + counter           | 0   |        |          |     |        |         |
|   add_ln14_fu_69_p2 |     |        | add_ln14 | add | fabric | 0       |
+---------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

