(pcb "/home/jannik/Projekte/210304-Rack_Z80/schematics/RackZ80_Processor/RackZ80_Processor_dry.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.9-73d0e3b20d~88~ubuntu20.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  226800 -138215  66800 -138215  66800 -38215  226800 -38215
            226800 -138215)
    )
    (plane GND (polygon B.Cu 0  228800 -140215  64800 -140215  64800 -36215  228800 -36215
            228800 -140215))
    (plane +5V (polygon F.Cu 0  229800 -141215  63800 -141215  63800 -35215  229800 -35215
            229800 -141215))
    (keepout "" (polygon F.Cu 0  226580 -126365  217690 -126365  217690 -50165  226580 -50165
            226580 -126365))
    (via_keepout "" (polygon F.Cu 0  172605 -133350  153555 -133350  153555 -81280  172605 -81280
            172605 -133350))
    (via_keepout "" (polygon F.Cu 0  140855 -123190  121805 -123190  121805 -81280  140855 -81280
            140855 -123190))
    (via_keepout "" (polygon F.Cu 0  115455 -118110  96405 -118110  96405 -81280  115455 -81280
            115455 -118110))
    (via_keepout "" (polygon F.Cu 0  205625 -134620  194195 -134620  194195 -44450  205625 -44450
            205625 -134620))
    (via "Via[0-1]_1600:800_um")
    (rule
      (width 300)
      (clearance 317.6)
      (clearance 317.6 (type default_smd))
      (clearance 79.375 (type smd_smd))
    )
  )
  (placement
    (component "rackz80_footprints:DIP-28_Socket_Wide"
      (place U2 98310 -83185 front 0 (PN 28C256))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C7 197450 -42545 front 0 (PN 100nF))
      (place C13 174510 -43815 front 0 (PN 100nF))
      (place C6 156730 -43815 front 0 (PN 100nF))
      (place C5 138950 -43815 front 0 (PN 100nF))
      (place C4 121170 -43815 front 0 (PN 100nF))
      (place C3 103390 -43815 front 0 (PN 100nF))
      (place C2 85610 -43815 front 0 (PN 100nF))
      (place C12 103390 -78105 front 0 (PN 100nF))
      (place C11 128790 -78105 front 0 (PN 100nF))
      (place C10 162445 -78105 front 0 (PN 100nF))
      (place C8 197450 -74295 front 0 (PN 100nF))
      (place C9 202450 -106045 front 180 (PN 100nF))
    )
    (component "rackz80_footprints:DIP-14_Oscillator_Socket"
      (place X1 107200 -125095 front 270 (PN 4MHz))
    )
    (component "rackz80_footprints:DIP-20_Socket"
      (place U12 155460 -48895 front 0 (PN 74HC273))
      (place U6 196100 -109855 front 0 (PN 74HC245))
      (place U5 196100 -78105 front 0 (PN 74HC245))
      (place U1 196100 -46355 front 0 (PN 74HC245))
    )
    (component "rackz80_footprints:DIP-14_Socket"
      (place U11 173240 -48895 front 0 (PN 74LS08))
      (place U10 137680 -48895 front 0 (PN 74LS08))
      (place U9 119900 -48895 front 0 (PN 74LS32))
      (place U8 84340 -48895 front 0 (PN 74LS14))
    )
    (component "rackz80_footprints:DIP-16_Socket"
      (place U7 102120 -48895 front 0 (PN 74LS138))
    )
    (component "rackz80_footprints:DIP-40_Socket_Wide"
      (place U4 155460 -83185 front 0 (PN Z80CPU))
    )
    (component "rackz80_footprints:DIP-32_Socket_Wide"
      (place U3 123710 -83185 front 0 (PN 628512))
    )
    (component rackz80_footprints:Eurocard_DIN41612_C64
      (place J1 226800 -138215 front 0 (PN ECB_Kontron))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R6 77990 -43815 front 270 (PN 1k))
      (place R5 77990 -57785 front 270 (PN 1k))
      (place R4 77990 -81915 front 90 (PN 1k))
      (place R8 85610 -71755 front 270 (PN 100k))
      (place R7 81800 -81915 front 90 (PN 4.7k))
      (place R3 136410 -125095 front 180 (PN 1k))
      (place R2 136410 -132715 front 180 (PN 1k))
      (place R1 136410 -128905 front 180 (PN 1k))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O6.35mm_Z9.0mm
      (place D3 74180 -51435 front 270 (PN Power))
      (place D2 74180 -61595 front 270 (PN Reset))
      (place D1 74180 -71755 front 270 (PN Halt))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place SW2 74180 -114935 front 180 (PN SW_Reset))
      (place SW1 74180 -97155 front 180 (PN ExtClock))
    )
    (component rackz80_footprints:Eurocard_FrontPanel
      (place REF** 66800 -138215 front 0 (PN Eurocard_FrontPanel))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 90690 -71755 front 270 (PN 10uF))
    )
  )
  (library
    (image "rackz80_footprints:DIP-28_Socket_Wide"
      (outline (path signal 120  16764 1016  -1524 1016))
      (outline (path signal 120  16764 -34036  16764 1016))
      (outline (path signal 120  -1524 -34036  16764 -34036))
      (outline (path signal 120  -1524 1016  -1524 -34036))
      (outline (path signal 120  1524 1016  1524 -34036))
      (outline (path signal 120  13716 -34036  13716 1016))
      (pin Oval[A]Pad_3000x1600_um 28 15240 0)
      (pin Oval[A]Pad_3000x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_3000x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_3000x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_3000x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_3000x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_3000x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_3000x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_3000x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_3000x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_3000x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_3000x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_3000x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_3000x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_3000x1600_um 14 0 -33020)
      (pin Oval[A]Pad_3000x1600_um 13 0 -30480)
      (pin Oval[A]Pad_3000x1600_um 12 0 -27940)
      (pin Oval[A]Pad_3000x1600_um 11 0 -25400)
      (pin Oval[A]Pad_3000x1600_um 10 0 -22860)
      (pin Oval[A]Pad_3000x1600_um 9 0 -20320)
      (pin Oval[A]Pad_3000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "rackz80_footprints:DIP-14_Oscillator_Socket"
      (outline (path signal 120  -2540 -18288  -2540 3048))
      (outline (path signal 120  10160 -18288  -2540 -18288))
      (outline (path signal 120  10160 3048  10160 -18288))
      (outline (path signal 120  -2540 3048  10160 3048))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  -1524 1016  -1524 -16256))
      (outline (path signal 120  -1524 -16256  9144 -16256))
      (outline (path signal 120  9144 -16256  9144 1016))
      (pin Oval[A]Pad_3000x1600_um 14 7620 0)
      (pin Oval[A]Pad_3000x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_3000x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_3000x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_3000x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image "rackz80_footprints:DIP-20_Socket"
      (outline (path signal 120  7112 1016  508 1016))
      (outline (path signal 120  7112 -23876  7112 1016))
      (outline (path signal 120  508 -23876  7112 -23876))
      (outline (path signal 120  508 1016  508 -23876))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  9144 -23876  9144 1016))
      (outline (path signal 120  -1524 -23876  9144 -23876))
      (outline (path signal 120  -1524 1016  -1524 -23876))
      (outline (path signal 120  6096 -23876  6096 1016))
      (outline (path signal 120  1524 1016  1524 -23876))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  9144 -23876  9144 1016))
      (outline (path signal 120  -1524 -23876  9144 -23876))
      (outline (path signal 120  -1524 1016  -1524 -23876))
      (pin Oval[A]Pad_3000x1600_um 20 7620 0)
      (pin Oval[A]Pad_3000x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_3000x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_3000x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_3000x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_3000x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_3000x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_3000x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_3000x1600_um 10 0 -22860)
      (pin Oval[A]Pad_3000x1600_um 9 0 -20320)
      (pin Oval[A]Pad_3000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image "rackz80_footprints:DIP-14_Socket"
      (outline (path signal 120  7112 1016  508 1016))
      (outline (path signal 120  7112 -16256  7112 1016))
      (outline (path signal 120  508 -16256  7112 -16256))
      (outline (path signal 120  508 1016  508 -16256))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  9144 -16256  9144 1016))
      (outline (path signal 120  -1524 -16256  9144 -16256))
      (outline (path signal 120  -1524 1016  -1524 -16256))
      (outline (path signal 120  -1524 1016  -1524 -16256))
      (outline (path signal 120  -1524 -16256  9144 -16256))
      (outline (path signal 120  9144 -16256  9144 1016))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  1524 1016  1524 -16256))
      (outline (path signal 120  6096 -16256  6096 1016))
      (pin Oval[A]Pad_3000x1600_um 14 7620 0)
      (pin Oval[A]Pad_3000x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_3000x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_3000x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_3000x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image "rackz80_footprints:DIP-16_Socket"
      (outline (path signal 120  7112 1016  508 1016))
      (outline (path signal 120  7112 -18796  7112 1016))
      (outline (path signal 120  508 -18796  7112 -18796))
      (outline (path signal 120  508 1016  508 -18796))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  9144 -18796  9144 1016))
      (outline (path signal 120  -1524 -18796  9144 -18796))
      (outline (path signal 120  -1524 1016  -1524 -18796))
      (outline (path signal 120  6096 1016  6096 -18796))
      (outline (path signal 120  1524 1016  1524 -18796))
      (outline (path signal 120  9144 1016  -1524 1016))
      (outline (path signal 120  9144 -18796  9144 1016))
      (outline (path signal 120  -1524 -18796  9144 -18796))
      (outline (path signal 120  -1524 1016  -1524 -18796))
      (pin Oval[A]Pad_3000x1600_um 16 7620 0)
      (pin Oval[A]Pad_3000x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_3000x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_3000x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_3000x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_3000x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_3000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image "rackz80_footprints:DIP-40_Socket_Wide"
      (outline (path signal 120  14732 1016  508 1016))
      (outline (path signal 120  14732 -49276  14732 1016))
      (outline (path signal 120  508 -49276  14732 -49276))
      (outline (path signal 120  508 1016  508 -49276))
      (outline (path signal 120  16764 1016  -1524 1016))
      (outline (path signal 120  16764 -49276  16764 1016))
      (outline (path signal 120  -1524 -49276  16764 -49276))
      (outline (path signal 120  -1524 1016  -1524 -49276))
      (outline (path signal 120  13716 -49276  13716 1016))
      (outline (path signal 120  1524 1016  1524 -49276))
      (outline (path signal 120  16764 1016  -1524 1016))
      (outline (path signal 120  16764 -49276  16764 1016))
      (outline (path signal 120  -1524 -49276  16764 -49276))
      (outline (path signal 120  -1524 1016  -1524 -49276))
      (pin Oval[A]Pad_3000x1600_um 40 15240 0)
      (pin Oval[A]Pad_3000x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_3000x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_3000x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_3000x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_3000x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_3000x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_3000x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_3000x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_3000x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_3000x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_3000x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_3000x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_3000x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_3000x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_3000x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_3000x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_3000x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_3000x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_3000x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_3000x1600_um 20 0 -48260)
      (pin Oval[A]Pad_3000x1600_um 19 0 -45720)
      (pin Oval[A]Pad_3000x1600_um 18 0 -43180)
      (pin Oval[A]Pad_3000x1600_um 17 0 -40640)
      (pin Oval[A]Pad_3000x1600_um 16 0 -38100)
      (pin Oval[A]Pad_3000x1600_um 15 0 -35560)
      (pin Oval[A]Pad_3000x1600_um 14 0 -33020)
      (pin Oval[A]Pad_3000x1600_um 13 0 -30480)
      (pin Oval[A]Pad_3000x1600_um 12 0 -27940)
      (pin Oval[A]Pad_3000x1600_um 11 0 -25400)
      (pin Oval[A]Pad_3000x1600_um 10 0 -22860)
      (pin Oval[A]Pad_3000x1600_um 9 0 -20320)
      (pin Oval[A]Pad_3000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image "rackz80_footprints:DIP-32_Socket_Wide"
      (outline (path signal 120  16764 1016  -1524 1016))
      (outline (path signal 120  16764 -39116  16764 1016))
      (outline (path signal 120  -1524 -39116  16764 -39116))
      (outline (path signal 120  -1524 1016  -1524 -39116))
      (outline (path signal 120  14732 1016  508 1016))
      (outline (path signal 120  14732 -39116  14732 1016))
      (outline (path signal 120  508 -39116  14732 -39116))
      (outline (path signal 120  508 1016  508 -39116))
      (outline (path signal 120  -1524 1016  -1524 -39116))
      (outline (path signal 120  -1524 -39116  16764 -39116))
      (outline (path signal 120  16764 -39116  16764 1016))
      (outline (path signal 120  16764 1016  -1524 1016))
      (outline (path signal 120  1524 1016  1524 -39116))
      (outline (path signal 120  13716 -39116  13716 1016))
      (pin Oval[A]Pad_3000x1600_um 32 15240 0)
      (pin Oval[A]Pad_3000x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_3000x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_3000x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_3000x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_3000x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_3000x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_3000x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_3000x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_3000x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_3000x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_3000x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_3000x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_3000x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_3000x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_3000x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_3000x1600_um 16 0 -38100)
      (pin Oval[A]Pad_3000x1600_um 15 0 -35560)
      (pin Oval[A]Pad_3000x1600_um 14 0 -33020)
      (pin Oval[A]Pad_3000x1600_um 13 0 -30480)
      (pin Oval[A]Pad_3000x1600_um 12 0 -27940)
      (pin Oval[A]Pad_3000x1600_um 11 0 -25400)
      (pin Oval[A]Pad_3000x1600_um 10 0 -22860)
      (pin Oval[A]Pad_3000x1600_um 9 0 -20320)
      (pin Oval[A]Pad_3000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
    )
    (image rackz80_footprints:Eurocard_DIN41612_C64
      (outline (path signal 120  -12285 9310  -12285 90590))
      (outline (path signal 120  -5935 9310  -12285 9310))
      (outline (path signal 120  -5935 2325  -5935 9310))
      (outline (path signal 120  8035 2325  -5935 2325))
      (outline (path signal 120  8035 97575  8035 2325))
      (outline (path signal 120  -5935 97575  8035 97575))
      (outline (path signal 120  -5935 90590  -5935 97575))
      (outline (path signal 120  -12285 90590  -5935 90590))
      (outline (path signal 120  -5300 2960  -220 2960))
      (outline (path signal 120  -5300 9310  -5300 2960))
      (outline (path signal 120  -5300 96940  -220 96940))
      (outline (path signal 120  -5300 90590  -5300 96940))
      (outline (path signal 120  7400 6135  1685 6135))
      (outline (path signal 120  7400 93765  7400 6135))
      (outline (path signal 120  1685 2960  1685 6135))
      (outline (path signal 120  -5300 2960  1685 2960))
      (outline (path signal 120  1685 93765  7400 93765))
      (outline (path signal 120  1685 96940  1685 93765))
      (outline (path signal 120  -5300 96940  1685 96940))
      (outline (path signal 120  -5300 96940  -5300 2960))
      (outline (path signal 120  -10000 0  0 0))
      (outline (path signal 120  0 0  0 100000))
      (outline (path signal 120  0 100000  -10000 100000))
      (outline (path signal 120  -5300 5500  -220 5500))
      (outline (path signal 120  -2760 420  -2760 99480))
      (outline (path signal 120  -220 94400  -5300 94400))
      (pin Oval[A]Pad_2400x1600_um 1C -10380 89320)
      (pin Oval[A]Pad_2400x1600_um 2C -10380 86780)
      (pin Oval[A]Pad_2400x1600_um 3C -10380 84240)
      (pin Oval[A]Pad_2400x1600_um 4C -10380 81700)
      (pin Oval[A]Pad_2400x1600_um 5C -10380 79160)
      (pin Oval[A]Pad_2400x1600_um 6C -10380 76620)
      (pin Oval[A]Pad_2400x1600_um 7C -10380 74080)
      (pin Oval[A]Pad_2400x1600_um 8C -10380 71540)
      (pin Oval[A]Pad_2400x1600_um 9C -10380 69000)
      (pin Oval[A]Pad_2400x1600_um 10C -10380 66460)
      (pin Oval[A]Pad_2400x1600_um 11C -10380 63920)
      (pin Oval[A]Pad_2400x1600_um 12C -10380 61380)
      (pin Oval[A]Pad_2400x1600_um 13C -10380 58840)
      (pin Oval[A]Pad_2400x1600_um 14C -10380 56300)
      (pin Oval[A]Pad_2400x1600_um 15C -10380 53760)
      (pin Oval[A]Pad_2400x1600_um 16C -10380 51220)
      (pin Oval[A]Pad_2400x1600_um 17C -10380 48680)
      (pin Oval[A]Pad_2400x1600_um 18C -10380 46140)
      (pin Oval[A]Pad_2400x1600_um 19C -10380 43600)
      (pin Oval[A]Pad_2400x1600_um 20C -10380 41060)
      (pin Oval[A]Pad_2400x1600_um 21C -10380 38520)
      (pin Oval[A]Pad_2400x1600_um 22C -10380 35980)
      (pin Oval[A]Pad_2400x1600_um 23C -10380 33440)
      (pin Oval[A]Pad_2400x1600_um 24C -10380 30900)
      (pin Oval[A]Pad_2400x1600_um 25C -10380 28360)
      (pin Oval[A]Pad_2400x1600_um 26C -10380 25820)
      (pin Oval[A]Pad_2400x1600_um 27C -10380 23280)
      (pin Oval[A]Pad_2400x1600_um 28C -10380 20740)
      (pin Oval[A]Pad_2400x1600_um 29C -10380 18200)
      (pin Oval[A]Pad_2400x1600_um 30C -10380 15660)
      (pin Rect[A]Pad_2400x1600_um 1A -5300 89320)
      (pin Oval[A]Pad_2400x1600_um 2A -5300 86780)
      (pin Oval[A]Pad_2400x1600_um 3A -5300 84240)
      (pin Oval[A]Pad_2400x1600_um 4A -5300 81700)
      (pin Oval[A]Pad_2400x1600_um 5A -5300 79160)
      (pin Oval[A]Pad_2400x1600_um 6A -5300 76620)
      (pin Oval[A]Pad_2400x1600_um 7A -5300 74080)
      (pin Oval[A]Pad_2400x1600_um 8A -5300 71540)
      (pin Oval[A]Pad_2400x1600_um 9A -5300 69000)
      (pin Oval[A]Pad_2400x1600_um 10A -5300 66460)
      (pin Oval[A]Pad_2400x1600_um 11A -5300 63920)
      (pin Oval[A]Pad_2400x1600_um 12A -5300 61380)
      (pin Oval[A]Pad_2400x1600_um 13A -5300 58840)
      (pin Oval[A]Pad_2400x1600_um 14A -5300 56300)
      (pin Oval[A]Pad_2400x1600_um 15A -5300 53760)
      (pin Oval[A]Pad_2400x1600_um 16A -5300 51220)
      (pin Oval[A]Pad_2400x1600_um 17A -5300 48680)
      (pin Oval[A]Pad_2400x1600_um 18A -5300 46140)
      (pin Oval[A]Pad_2400x1600_um 19A -5300 43600)
      (pin Oval[A]Pad_2400x1600_um 20A -5300 41060)
      (pin Oval[A]Pad_2400x1600_um 21A -5300 38520)
      (pin Oval[A]Pad_2400x1600_um 22A -5300 35980)
      (pin Oval[A]Pad_2400x1600_um 23A -5300 33440)
      (pin Oval[A]Pad_2400x1600_um 24A -5300 30900)
      (pin Oval[A]Pad_2400x1600_um 25A -5300 28360)
      (pin Oval[A]Pad_2400x1600_um 26A -5300 25820)
      (pin Oval[A]Pad_2400x1600_um 27A -5300 23280)
      (pin Oval[A]Pad_2400x1600_um 28A -5300 20740)
      (pin Oval[A]Pad_2400x1600_um 29A -5300 18200)
      (pin Oval[A]Pad_2400x1600_um 30A -5300 15660)
      (pin Oval[A]Pad_2400x1600_um 31A -5300 13120)
      (pin Oval[A]Pad_2400x1600_um 31C -10380 13120)
      (pin Oval[A]Pad_2400x1600_um 32C -10380 10580)
      (pin Oval[A]Pad_2400x1600_um 32A -5300 10580)
      (pin Round[A]Pad_4500_um @1 -2760 5500)
      (pin Round[A]Pad_4500_um @2 -2760 94400)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O6.35mm_Z9.0mm
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 50  4500 -15300  4500 1250))
      (outline (path signal 50  -1950 -15300  4500 -15300))
      (outline (path signal 50  -1950 1250  -1950 -15300))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2540 -6290  2540 -1080))
      (outline (path signal 120  2540 -6290  2540 -6290))
      (outline (path signal 120  2540 -1080  2540 -6290))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  0 -6290  0 -1080))
      (outline (path signal 120  0 -6290  0 -6290))
      (outline (path signal 120  0 -1080  0 -6290))
      (outline (path signal 120  3830 -6290  4230 -6290))
      (outline (path signal 120  3830 -7410  3830 -6290))
      (outline (path signal 120  4230 -7410  3830 -7410))
      (outline (path signal 120  4230 -6290  4230 -7410))
      (outline (path signal 120  -1290 -6290  3830 -6290))
      (outline (path signal 120  3830 -6290  3830 -12450))
      (outline (path signal 120  -1290 -6290  -1290 -12450))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 -6350  2540 0))
      (outline (path signal 100  2540 -6350  2540 -6350))
      (outline (path signal 100  2540 0  2540 -6350))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  0 -6350  0 0))
      (outline (path signal 100  0 -6350  0 -6350))
      (outline (path signal 100  0 0  0 -6350))
      (outline (path signal 100  3770 -6350  4170 -6350))
      (outline (path signal 100  3770 -7350  3770 -6350))
      (outline (path signal 100  4170 -7350  3770 -7350))
      (outline (path signal 100  4170 -6350  4170 -7350))
      (outline (path signal 100  -1230 -6350  3770 -6350))
      (outline (path signal 100  3770 -6350  3770 -12450))
      (outline (path signal 100  -1230 -6350  -1230 -12450))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image rackz80_footprints:Eurocard_FrontPanel
      (outline (path signal 120  6000 0  6000 9000))
      (outline (path signal 120  6000 100000  6000 91000))
      (outline (path signal 120  6000 91000  0 91000))
      (outline (path signal 120  0 100000  10000 100000))
      (outline (path signal 120  -4700 0  -4700 100000))
      (outline (path signal 120  -4700 100000  0 100000))
      (outline (path signal 120  0 0  -4700 0))
      (outline (path signal 120  -2200 0  -2200 100000))
      (outline (path signal 120  0 100000  0 0))
      (outline (path signal 120  0 0  10000 0))
      (outline (path signal 120  6000 9000  0 9000))
      (pin Round[A]Pad_4500_um @1 3600 94500)
      (pin Round[A]Pad_4500_um @2 3600 5500)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_4500_um
      (shape (circle F.Cu 4500))
      (shape (circle B.Cu 4500))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3000x1600_um
      (shape (path F.Cu 1600  -700 0  700 0))
      (shape (path B.Cu 1600  -700 0  700 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x1600_um
      (shape (rect F.Cu -1500 -800 1500 800))
      (shape (rect B.Cu -1500 -800 1500 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_1600:800_um"
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U2-14 C7-2 C13-2 C6-2 C5-2 C4-2 C3-2 C2-2 C12-2 C11-2 C10-2 C8-2 C9-2
        X1-7 U12-10 U11-7 U10-7 U9-7 U8-7 U7-8 U6-19 U6-10 U5-19 U5-10 U4-29 U3-16
        U1-19 U1-10 J1-32C J1-32A D3-1 D2-1 SW2-2 R8-2 C1-2)
    )
    (net /~RESET
      (pins U12-1 U8-6 U4-26 J1-31C)
    )
    (net +5V
      (pins U2-28 C7-1 C13-1 C6-1 C5-1 C4-1 C3-1 C2-1 C12-1 C11-1 C10-1 C8-1 C9-1
        X1-14 X1-1 U12-20 U11-14 U10-14 U9-14 U8-14 U7-16 U6-20 U6-1 U5-20 U5-1 U4-17
        U4-11 U3-32 U3-29 U1-20 J1-1C J1-1A R6-1 R4-1 R7-1 R3-2 R2-2 R1-2)
    )
    (net "Net-(J1-Pad10C)"
      (pins J1-10C)
    )
    (net /~IEI
      (pins J1-11C)
    )
    (net "Net-(J1-Pad12C)"
      (pins J1-12C)
    )
    (net "Net-(J1-Pad13C)"
      (pins J1-13C)
    )
    (net "Net-(J1-Pad15C)"
      (pins J1-15C)
    )
    (net "Net-(J1-Pad16C)"
      (pins J1-16C)
    )
    (net "Net-(J1-Pad19C)"
      (pins J1-19C)
    )
    (net "Net-(J1-Pad20C)"
      (pins J1-20C)
    )
    (net /~INT
      (pins U4-16 J1-21C R3-1)
    )
    (net "Net-(J1-Pad23C)"
      (pins J1-23C)
    )
    (net "Net-(J1-Pad26C)"
      (pins J1-26C)
    )
    (net /CLK
      (pins U4-6 J1-29C SW1-1)
    )
    (net /~WAIT
      (pins U4-24 J1-10A R2-1)
    )
    (net /~BUSRQ
      (pins U4-25 J1-11A R1-1)
    )
    (net "Net-(J1-Pad12A)"
      (pins J1-12A)
    )
    (net "Net-(J1-Pad13A)"
      (pins J1-13A)
    )
    (net "Net-(J1-Pad14A)"
      (pins J1-14A)
    )
    (net "Net-(J1-Pad15A)"
      (pins J1-15A)
    )
    (net "Net-(J1-Pad16A)"
      (pins J1-16A)
    )
    (net "Net-(J1-Pad17A)"
      (pins J1-17A)
    )
    (net "Net-(J1-Pad19A)"
      (pins J1-19A)
    )
    (net "Net-(J1-Pad21A)"
      (pins J1-21A)
    )
    (net "Net-(J1-Pad22A)"
      (pins J1-22A)
    )
    (net "Net-(J1-Pad24A)"
      (pins J1-24A)
    )
    (net "Net-(J1-Pad25A)"
      (pins J1-25A)
    )
    (net "Net-(J1-Pad26A)"
      (pins J1-26A)
    )
    (net /D7
      (pins U2-19 U4-13 U3-21 U1-5)
    )
    (net /D6
      (pins U2-18 U4-10 U3-20 U1-4)
    )
    (net /D5
      (pins U2-17 U4-9 U3-19 U1-2)
    )
    (net /D4
      (pins U2-16 U12-8 U4-7 U3-18 U1-8)
    )
    (net /D3
      (pins U2-15 U12-7 U4-8 U3-17 U1-6)
    )
    (net /D2
      (pins U2-13 U12-4 U4-12 U3-15 U1-7)
    )
    (net /D1
      (pins U2-12 U12-13 U4-15 U3-14 U1-9)
    )
    (net /D0
      (pins U2-11 U12-3 U4-14 U3-13 U1-3)
    )
    (net /~RD
      (pins U2-22 U11-2 U4-21 U3-24 J1-24C)
    )
    (net /~WR
      (pins U2-27 U4-22 J1-22C)
    )
    (net /A13
      (pins U2-26 U6-8 U4-3 U3-28)
    )
    (net /A8
      (pins U2-25 U6-2 U4-38 U3-27)
    )
    (net /A9
      (pins U2-24 U6-9 U4-39 U3-26)
    )
    (net /A0
      (pins U2-10 U5-2 U4-30 U3-12)
    )
    (net /A11
      (pins U2-23 U6-3 U4-1 U3-25)
    )
    (net /A1
      (pins U2-9 U5-6 U4-31 U3-11)
    )
    (net /A2
      (pins U2-8 U5-3 U4-32 U3-10)
    )
    (net /A10
      (pins U2-21 U6-5 U4-40 U3-23)
    )
    (net /A3
      (pins U2-7 U5-4 U4-33 U3-9)
    )
    (net "/Memory Logic/~ROM_CS"
      (pins U2-20 U9-6 U8-1)
    )
    (net /A4
      (pins U2-6 U7-1 U5-5 U4-34 U3-8)
    )
    (net /A5
      (pins U2-5 U7-2 U5-7 U4-35 U3-7)
    )
    (net /A6
      (pins U2-4 U7-3 U5-8 U4-36 U3-6)
    )
    (net /A7
      (pins U2-3 U7-5 U5-9 U4-37 U3-5)
    )
    (net /A12
      (pins U2-2 U6-6 U4-2 U3-4)
    )
    (net /A14
      (pins U2-1 U6-4 U4-4 U3-3)
    )
    (net /B0
      (pins U10-3 U3-31)
    )
    (net /B2
      (pins U10-11 U3-30)
    )
    (net "/Memory Logic/~RAM_CS"
      (pins U9-8 U3-22)
    )
    (net /B1
      (pins U10-8 U3-2)
    )
    (net /B3
      (pins U10-6 U3-1)
    )
    (net /~IORQ
      (pins U9-13 U7-4 U4-20 J1-27A)
    )
    (net /~MRQ
      (pins U9-10 U9-5 U4-19 J1-30C)
    )
    (net /~HALT
      (pins U4-18 J1-25C D1-1)
    )
    (net /~M1
      (pins U9-12 U7-6 U4-27 J1-20A)
    )
    (net /A15
      (pins U10-13 U10-10 U10-5 U10-2 U9-2 U6-7 U4-5)
    )
    (net /~BankCS
      (pins U12-11 U7-15)
    )
    (net "Net-(U10-Pad9)"
      (pins U12-12 U10-9)
    )
    (net "/Memory Logic/RomDisable"
      (pins U12-9 U9-1)
    )
    (net "Net-(U12-Pad14)"
      (pins U12-14)
    )
    (net "Net-(C1-Pad1)"
      (pins U8-3 SW2-1 R8-1 R7-2 C1-1)
    )
    (net "Net-(D1-Pad2)"
      (pins R4-2 D1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins R5-2 D2-2)
    )
    (net "Net-(SW1-Pad3)"
      (pins SW1-3)
    )
    (net "Net-(SW1-Pad2)"
      (pins X1-8 SW1-2)
    )
    (net /RESET
      (pins U8-5 U8-4 R5-1)
    )
    (net "Net-(U7-Pad10)"
      (pins U7-10)
    )
    (net "Net-(U12-Pad19)"
      (pins U12-19)
    )
    (net "Net-(U12-Pad18)"
      (pins U12-18)
    )
    (net "Net-(U12-Pad17)"
      (pins U12-17)
    )
    (net "Net-(U12-Pad16)"
      (pins U12-16)
    )
    (net "Net-(U12-Pad15)"
      (pins U12-15)
    )
    (net /~INTAK
      (pins U11-1 U9-11 J1-23A)
    )
    (net "Net-(U7-Pad12)"
      (pins U7-12)
    )
    (net "Net-(U7-Pad9)"
      (pins U7-9)
    )
    (net "Net-(D3-Pad2)"
      (pins R6-2 D3-2)
    )
    (net /BD0
      (pins U1-17 J1-2C)
    )
    (net /BD7
      (pins U1-15 J1-3C)
    )
    (net /BD2
      (pins U1-13 J1-4C)
    )
    (net /BA0
      (pins U5-18 J1-5C)
    )
    (net /BA3
      (pins U5-16 J1-6C)
    )
    (net /BA1
      (pins U5-14 J1-7C)
    )
    (net /BA8
      (pins U6-18 J1-8C)
    )
    (net /BA7
      (pins U5-11 J1-9C)
    )
    (net /BD1
      (pins U1-11 J1-14C)
    )
    (net /BA11
      (pins U6-17 J1-17C)
    )
    (net /BA10
      (pins U6-15 J1-18C)
    )
    (net /BA12
      (pins U6-14 J1-27C)
    )
    (net /BA15
      (pins U6-13 J1-28C)
    )
    (net /BD5
      (pins U1-18 J1-2A)
    )
    (net /BD6
      (pins U1-16 J1-3A)
    )
    (net /BD3
      (pins U1-14 J1-4A)
    )
    (net /BD4
      (pins U1-12 J1-5A)
    )
    (net /BA2
      (pins U5-17 J1-6A)
    )
    (net /BA4
      (pins U5-15 J1-7A)
    )
    (net /BA5
      (pins U5-13 J1-8A)
    )
    (net /BA6
      (pins U5-12 J1-9A)
    )
    (net /BA14
      (pins U6-16 J1-18A)
    )
    (net /BA13
      (pins U6-12 J1-29A)
    )
    (net /BA9
      (pins U6-11 J1-30A)
    )
    (net "Net-(U7-Pad7)"
      (pins U7-7)
    )
    (net "Net-(U7-Pad14)"
      (pins U7-14)
    )
    (net "Net-(U7-Pad13)"
      (pins U7-13)
    )
    (net "Net-(U7-Pad11)"
      (pins U7-11)
    )
    (net "Net-(U8-Pad2)"
      (pins U9-9 U8-2)
    )
    (net "Net-(U9-Pad3)"
      (pins U9-4 U9-3)
    )
    (net "Net-(U10-Pad12)"
      (pins U12-5 U10-12)
    )
    (net "Net-(U10-Pad4)"
      (pins U12-6 U10-4)
    )
    (net "Net-(U10-Pad1)"
      (pins U12-2 U10-1)
    )
    (net /~DIR
      (pins U11-3 U1-1)
    )
    (net "Net-(J1-Pad28A)"
      (pins J1-28A)
    )
    (net "Net-(J1-Pad31A)"
      (pins J1-31A)
    )
    (net "Net-(U4-Pad28)"
      (pins U4-28)
    )
    (net "Net-(U4-Pad23)"
      (pins U4-23)
    )
    (class kicad_default "" +5V /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2
      /A3 /A4 /A5 /A6 /A7 /A8 /A9 /B0 /B1 /B2 /B3 /BA0 /BA1 /BA10 /BA11 /BA12
      /BA13 /BA14 /BA15 /BA2 /BA3 /BA4 /BA5 /BA6 /BA7 /BA8 /BA9 /BD0 /BD1
      /BD2 /BD3 /BD4 /BD5 /BD6 /BD7 /CLK /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 "/Memory Logic/RomDisable"
      "/Memory Logic/~RAM_CS" "/Memory Logic/~ROM_CS" /RESET /~BUSRQ /~BankCS
      /~DIR /~HALT /~IEI /~INT /~INTAK /~IORQ /~M1 /~MRQ /~RD /~RESET /~WAIT
      /~WR GND "Net-(C1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(D3-Pad2)"
      "Net-(J1-Pad10C)" "Net-(J1-Pad12A)" "Net-(J1-Pad12C)" "Net-(J1-Pad13A)"
      "Net-(J1-Pad13C)" "Net-(J1-Pad14A)" "Net-(J1-Pad15A)" "Net-(J1-Pad15C)"
      "Net-(J1-Pad16A)" "Net-(J1-Pad16C)" "Net-(J1-Pad17A)" "Net-(J1-Pad19A)"
      "Net-(J1-Pad19C)" "Net-(J1-Pad20C)" "Net-(J1-Pad21A)" "Net-(J1-Pad22A)"
      "Net-(J1-Pad23C)" "Net-(J1-Pad24A)" "Net-(J1-Pad25A)" "Net-(J1-Pad26A)"
      "Net-(J1-Pad26C)" "Net-(J1-Pad28A)" "Net-(J1-Pad31A)" "Net-(SW1-Pad2)"
      "Net-(SW1-Pad3)" "Net-(U10-Pad1)" "Net-(U10-Pad12)" "Net-(U10-Pad4)"
      "Net-(U10-Pad9)" "Net-(U12-Pad14)" "Net-(U12-Pad15)" "Net-(U12-Pad16)"
      "Net-(U12-Pad17)" "Net-(U12-Pad18)" "Net-(U12-Pad19)" "Net-(U4-Pad23)"
      "Net-(U4-Pad28)" "Net-(U7-Pad10)" "Net-(U7-Pad11)" "Net-(U7-Pad12)"
      "Net-(U7-Pad13)" "Net-(U7-Pad14)" "Net-(U7-Pad7)" "Net-(U7-Pad9)" "Net-(U8-Pad2)"
      "Net-(U9-Pad3)"
      (circuit
        (use_via Via[0-1]_1600:800_um)
      )
      (rule
        (width 300)
        (clearance 317.6)
      )
    )
  )
  (wiring
  )
)
