{
  "name": "ostd::arch::irq::chip::ioapic::IoApicAccess::id",
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:199:5: 199:37",
  "mir": "fn ostd::arch::irq::chip::ioapic::IoApicAccess::id(_1: &mut arch::irq::chip::ioapic::IoApicAccess) -> u8 {\n    let mut _0: u8;\n    let mut _2: u32;\n    let mut _3: &u32;\n    let  _4: u32;\n    let mut _5: core::ops::Range<usize>;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = arch::irq::chip::ioapic::IoApicAccess::read(_1, arch::irq::chip::ioapic::IoApicAccess::IOAPICID) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = &_4;\n        StorageLive(_5);\n        _5 = Range(24_usize, 28_usize);\n        _2 = <u32 as bit_field::BitField>::get_bits::<core::ops::Range<usize>>(move _3, move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageDead(_3);\n        _0 = move _2 as u8;\n        StorageDead(_4);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}