// Seed: 3805515805
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    input uwire id_13,
    input wor id_14,
    output tri id_15,
    input tri id_16,
    input supply0 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri0 id_21
);
  wire id_23;
  assign id_8 = -1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3
);
  assign id_0 = !id_2;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.type_28 = 0;
  wire id_7;
endmodule
