Mips pipeline CPU, in verilog language.
Study project.
By a testing system requirement all modules was agglomirated within one file - CPU.v
The project included test commands, and 2 test programs, first will find the maximum number in array of numbers,
second is log with base  = 2.

