
---------- Begin Simulation Statistics ----------
final_tick                               288217257500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658960                       # Number of bytes of host memory used
host_op_rate                                   450711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   102.48                       # Real time elapsed on the host
host_tick_rate                             2812377957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25419003                       # Number of instructions simulated
sim_ops                                      46189581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.288217                       # Number of seconds simulated
sim_ticks                                288217257500                       # Number of ticks simulated
system.cpu.Branches                           2856959                       # Number of branches fetched
system.cpu.committedInsts                    25419003                       # Number of instructions committed
system.cpu.committedOps                      46189581                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        576434515                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               576434514.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             16054778                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            14367880                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      2850540                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               22548845                       # Number of float alu accesses
system.cpu.num_fp_insts                      22548845                       # number of float instructions
system.cpu.num_fp_register_reads             22549169                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 923                       # number of times the floating registers were written
system.cpu.num_func_calls                        4522                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              46230229                       # Number of integer alu accesses
system.cpu.num_int_insts                     46230229                       # number of integer instructions
system.cpu.num_int_register_reads           105840878                       # number of times the integer registers were read
system.cpu.num_int_register_writes           20646702                       # number of times the integer registers were written
system.cpu.num_load_insts                     1314562                       # Number of load instructions
system.cpu.num_mem_refs                      24041796                       # number of memory refs
system.cpu.num_store_insts                   22727234                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2571      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  22187800     47.99%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                      631      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     171      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      134      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     351      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                  1314474      2.84%     50.84% # Class of executed instruction
system.cpu.op_class::MemWrite                  179382      0.39%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  88      0.00%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           22547852     48.77%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46233555                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2812824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5629364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2813863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2815518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5630418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2815518                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     21181939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21181939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21181939                       # number of overall hits
system.cpu.dcache.overall_hits::total        21181939                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2815904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2815904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2815904                       # number of overall misses
system.cpu.dcache.overall_misses::total       2815904                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 231129517500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 231129517500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 231129517500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 231129517500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23997843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23997843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23997843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23997843                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.117340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117340                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.117340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117340                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82080.041614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82080.041614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82080.041614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82080.041614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2813728                       # number of writebacks
system.cpu.dcache.writebacks::total           2813728                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2815904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2815904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2815904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2815904                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 228313613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 228313613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 228313613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 228313613500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.117340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.117340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81080.041614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81080.041614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81080.041614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81080.041614                       # average overall mshr miss latency
system.cpu.dcache.replacements                2813856                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1314340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1314340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1314557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1314557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80423.963134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80423.963134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79423.963134                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79423.963134                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19867599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19867599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2815687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2815687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 231112065500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 231112065500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22683286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22683286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82080.169245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82080.169245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2815687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2815687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 228296378500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 228296378500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81080.169245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81080.169245                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2029.312813                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23997843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2815904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.522252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2029.312813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50811590                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50811590                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1314563                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22727235                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         87996                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     35854045                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35854045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35854045                       # number of overall hits
system.cpu.icache.overall_hits::total        35854045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          651                       # number of overall misses
system.cpu.icache.overall_misses::total           651                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51757500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51757500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51757500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51757500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     35854696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35854696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35854696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35854696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79504.608295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79504.608295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79504.608295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79504.608295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51106500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51106500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78504.608295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78504.608295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78504.608295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78504.608295                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     35854045                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35854045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51757500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51757500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79504.608295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79504.608295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51106500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51106500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78504.608295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78504.608295                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.509514                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35854696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55076.337942                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.509514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.239507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.239507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.314453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71710043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71710043                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35854696                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 288217257500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       15                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                      15                       # number of overall hits
system.l2.demand_misses::.cpu.inst                651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2815889                       # number of demand (read+write) misses
system.l2.demand_misses::total                2816540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               651                       # number of overall misses
system.l2.overall_misses::.cpu.data           2815889                       # number of overall misses
system.l2.overall_misses::total               2816540                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 224089599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     224139728500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50129000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 224089599500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    224139728500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2815904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2816555                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2815904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2816555                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999995                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999995                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77003.072197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79580.409420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79579.813708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77003.072197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79580.409420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79579.813708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2812689                       # number of writebacks
system.l2.writebacks::total                   2812689                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2815889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2816540                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2815889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2816540                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 195930709500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 195974328500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 195930709500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 195974328500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67003.072197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69580.409420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69579.813708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67003.072197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69580.409420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69579.813708                       # average overall mshr miss latency
system.l2.replacements                        5628216                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2813728                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2813728                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2813728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2813728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2815679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2815679                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 224072763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  224072763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2815687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2815687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79580.365340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79580.365340                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2815679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2815679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 195915973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 195915973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69580.365340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69580.365340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50129000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50129000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77003.072197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77003.072197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43619000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43619000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67003.072197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67003.072197                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.967742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80171.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80171.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14736000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14736000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.967742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70171.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70171.428571                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.566895                       # Cycle average of tags in use
system.l2.tags.total_refs                     5630292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5630264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000005                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     997.855303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.997565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1030.714027                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.503278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16891100                       # Number of tag accesses
system.l2.tags.data_accesses                 16891100                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2812689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2815889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007061368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       175743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       175743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8339665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2640954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2816540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2812689                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2816540                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2812689                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2816540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2812689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2816540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 175741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 175743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       175743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.026368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.008387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.271337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        175738    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        175743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       175743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.094262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           175351     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              391      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        175743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               180258560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180012096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    625.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    624.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  288217179500                       # Total gap between requests
system.mem_ctrls.avgGap                      51200.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    180216896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    180010944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 144557.617268979811                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 625281419.867788434029                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 624566847.805773735046                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          651                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2815889                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2812689                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17026000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  81160625500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7058591153250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26153.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28822.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2509552.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    180216896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     180258560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    180012096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    180012096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2815889                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2816540                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2812689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2812689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       144558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    625281420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        625425977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       144558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       144558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    624570845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       624570845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    624570845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       144558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    625281420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1249996822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2816540                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2812671                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       176145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       176010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       175936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       175942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       175941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       176071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       176116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       176039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       176005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       175976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       176012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       176074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       176116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       176071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       176018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       176068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       175872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       175820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       175764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       175752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       175750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       175878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       175863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       175823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       175801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       175650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       175708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       175764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       175810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       175809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       175848                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             28367526500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14082700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        81177651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10071.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28821.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2615931                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2614016                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       399261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   902.338911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   807.761470                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   263.524040                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13696      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10139      2.54%      5.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8087      2.03%      8.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7641      1.91%      9.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16946      4.24%     14.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6080      1.52%     15.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        12923      3.24%     18.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        27157      6.80%     25.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       296592     74.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       399261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             180258560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          180010944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              625.425977                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              624.566848                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1426586280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       758241000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10054548000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    7342044840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 22751514240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  90747635460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34256365440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  167336935260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   580.593045                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  86843202000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9624160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 191749895500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1424158680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       756954495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10055547600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    7340097780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 22751514240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  90585481860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34392915840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  167306670495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   580.488039                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  87201314000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9624160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 191391783500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                861                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2812689                       # Transaction distribution
system.membus.trans_dist::CleanEvict              135                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2815679                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2815679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           861                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8445904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      8445904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8445904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    360270656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    360270656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               360270656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2816540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2816540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2816540                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         16880122500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14809491500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5626417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2815655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2815687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2815687                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          217                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1309                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8445664                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8446973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        42112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    360296448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              360338560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5628216                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180012096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8444771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333404                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471429                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5629253     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2815518     33.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8444771                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 288217257500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5628944000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            976500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4223856000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
