// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xhoughlinesp_core.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XHoughlinesp_core_CfgInitialize(XHoughlinesp_core *InstancePtr, XHoughlinesp_core_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XHoughlinesp_core_Start(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL) & 0x80;
    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XHoughlinesp_core_IsDone(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XHoughlinesp_core_IsIdle(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XHoughlinesp_core_IsReady(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XHoughlinesp_core_EnableAutoRestart(XHoughlinesp_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL, 0x80);
}

void XHoughlinesp_core_DisableAutoRestart(XHoughlinesp_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_AP_CTRL, 0);
}

void XHoughlinesp_core_Set_rows(XHoughlinesp_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_ROWS_DATA, Data);
}

u32 XHoughlinesp_core_Get_rows(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_ROWS_DATA);
    return Data;
}

void XHoughlinesp_core_Set_cols(XHoughlinesp_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_COLS_DATA, Data);
}

u32 XHoughlinesp_core_Get_cols(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_COLS_DATA);
    return Data;
}

void XHoughlinesp_core_Set_thresh(XHoughlinesp_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_THRESH_DATA, Data);
}

u32 XHoughlinesp_core_Get_thresh(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_THRESH_DATA);
    return Data;
}

void XHoughlinesp_core_Set_lineGap(XHoughlinesp_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_LINEGAP_DATA, Data);
}

u32 XHoughlinesp_core_Get_lineGap(XHoughlinesp_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_LINEGAP_DATA);
    return Data;
}

void XHoughlinesp_core_InterruptGlobalEnable(XHoughlinesp_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_GIE, 1);
}

void XHoughlinesp_core_InterruptGlobalDisable(XHoughlinesp_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_GIE, 0);
}

void XHoughlinesp_core_InterruptEnable(XHoughlinesp_core *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_IER);
    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_IER, Register | Mask);
}

void XHoughlinesp_core_InterruptDisable(XHoughlinesp_core *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_IER);
    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_IER, Register & (~Mask));
}

void XHoughlinesp_core_InterruptClear(XHoughlinesp_core *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHoughlinesp_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_ISR, Mask);
}

u32 XHoughlinesp_core_InterruptGetEnabled(XHoughlinesp_core *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_IER);
}

u32 XHoughlinesp_core_InterruptGetStatus(XHoughlinesp_core *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XHoughlinesp_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XHOUGHLINESP_CORE_CTRL_ADDR_ISR);
}

