{"vcs1":{"timestamp_begin":1765037445.337831238, "rt":0.88, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1765037446.362085287, "rt":0.43, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1765037446.888885528, "rt":0.36, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765037444.871805210}
{"VCS_COMP_START_TIME": 1765037444.871805210}
{"VCS_COMP_END_TIME": 1765037447.862076049}
{"VCS_USER_OPTIONS": "-sverilog -f run.f -debug_access+all -top switch_test -R"}
{"vcs1": {"peak_mem": 377532}}
{"vcselab": {"peak_mem": 219948}}
