module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
   // wire cin1,cin2,cin3;
    wire cout1,cout2,cout3;
    wire [31:16]sum1,sum2;
    add16 A1(a[15:0],b[15:0],0,sum[15:0],cout1);
    add16 A2(a[31:16],b[31:16],0,sum1[31:16],cout2);
    add16 A3(a[31:16],b[31:16],1,sum2[31:16],cout3);
    
    assign sum[31:16]=cout1?sum2[31:16]:sum1[31:16];
 
endmodule