(define (problem myProblem_chip_large)
(:domain myDomain_chip_large)
(:objects 
design - Design
silicon - SiliconMaterial
impurity - ImpurityMaterial
resist - ResistMaterial
chemicals - ChemicalsMaterial
chip - ChipMaterial
true - Boolean
false - Boolean
available - State
broken - State
implanting - Capability
mask_creating - Capability
taking_design - Capability
taking_resist - Capability
taking_impurity - Capability
dicing - Capability
packaging_cooling - Capability
taking_silicon - Capability
taking_chemicals - Capability
packaging - Capability
smart_testing - Capability
photolithography - Capability
testing - Capability
checking_quality - Capability
implanter1usa - Service_imp1
creator1usa - Service_cre1
designerusa - Service_des_us
inventoryaustria - Service_inv_aus
inventorychile - Service_inv_cl
dicer1usa - Service_dic1
packager_cooling1usa - Service_pac_cool1
designerchina - Service_des_ch
inventoryusa - Service_inv_us
packager3usa - Service_pac3
smarttester1usa - Service_sma_tes1
inventorybrazil - Service_inv_br
lithographer1usa - Service_lit1
implanter2usa - Service_imp2
tester2usa - Service_tes2
dicer2usa - Service_dic2
designeruk - Service_des_uk
packager1usa - Service_pac1
quality2usa - Service_qua2
inventorycanada - Service_inv_ca
inventorybelgio - Service_inv_be
tester3usa - Service_tes3
tester1usa - Service_tes1
packager_cooling3usa - Service_pac_cool3
packager2usa - Service_pac2
packager_cooling2usa - Service_pac_cool2
inventorychina - Service_inv_cn
inventoryrussia - Service_inv_ru
lithographer2usa - Service_lit2
quality1usa - Service_qua1
)
(:init 
(provides implanter1usa implanting)
(provides creator1usa mask_creating)
(provides designerusa taking_design)
(provides inventoryaustria taking_resist)
(provides inventorychile taking_impurity)
(provides dicer1usa dicing)
(provides packager_cooling1usa packaging_cooling)
(provides designerchina taking_design)
(provides inventoryusa taking_impurity)
(provides inventoryusa taking_silicon)
(provides inventoryusa taking_resist)
(provides inventoryusa taking_chemicals)
(provides packager3usa packaging)
(provides smarttester1usa smart_testing)
(provides inventorybrazil taking_silicon)
(provides inventorybrazil taking_impurity)
(provides lithographer1usa photolithography)
(provides implanter2usa implanting)
(provides tester2usa testing)
(provides dicer2usa dicing)
(provides designeruk taking_design)
(provides packager1usa packaging)
(provides quality2usa checking_quality)
(provides inventorycanada taking_chemicals)
(provides inventorybelgio taking_resist)
(provides tester3usa testing)
(provides tester1usa testing)
(provides packager_cooling3usa packaging_cooling)
(provides packager2usa packaging)
(provides packager_cooling2usa packaging_cooling)
(provides inventorychina taking_silicon)
(provides inventoryrussia taking_silicon)
(provides lithographer2usa photolithography)
(provides quality1usa checking_quality)
(status implanter1usa available)
(status creator1usa available)
(status designerusa available)
(status inventoryaustria available)
(taken chemicals false)
(implanted chemicals false)
(masked chip false)
(lithographed chip false)
(implanted chip false)
(tested chip false)
(diced chip false)
(packed chip false)
(status inventorychile available)
(status dicer1usa available)
(status packager_cooling1usa available)
(status designerchina available)
(status inventoryusa available)
(status packager3usa available)
(status smarttester1usa available)
(status inventorybrazil available)
(status lithographer1usa available)
(status implanter2usa available)
(taken silicon false)
(masked silicon false)
(lithographed silicon false)
(status tester2usa available)
(status dicer2usa available)
(status designeruk available)
(status packager1usa available)
(status quality2usa available)
(status inventorycanada available)
(status inventorybelgio available)
(status tester3usa available)
(status tester1usa available)
(status packager_cooling3usa available)
(status packager2usa available)
(status packager_cooling2usa available)
(taken resist false)
(implanted resist false)
(status inventorychina available)
(status inventoryrussia available)
(taken design false)
(masked design false)
(status lithographer2usa available)
(taken impurity false)
(implanted impurity false)
(status quality1usa available)
(= (total-cost) 0)
)
(:goal 
(and 
(packed chip true)
)
)
(:metric minimize (total-cost))

)