// Seed: 3652630930
module module_0 (
    output logic id_0,
    input logic id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8
);
  assign id_2 = id_6;
  wand id_10;
  initial id_0 <= 1;
  assign id_0  = id_1;
  assign id_2  = id_1 & id_5;
  assign id_10 = (1) == 1;
  wire id_11;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  logic id_5,
    input  wire  id_6
);
  assign id_1 = 1 - id_2;
  assign id_1 = id_5;
  wor id_8;
  always id_1 = #1 "";
  assign id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_3,
      id_3,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_12 = 0;
endmodule
