Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/University/6/Logic Circuits Lab/Keypad/TB_isim_beh.exe -prj D:/University/6/Logic Circuits Lab/Keypad/TB_beh.prj work.TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/University/6/Logic Circuits Lab/Keypad/Main.vhd" into library work
Parsing VHDL file "D:/University/6/Logic Circuits Lab/Keypad/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Main [main_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable D:/University/6/Logic Circuits Lab/Keypad/TB_isim_beh.exe
Fuse Memory Usage: 37644 KB
Fuse CPU Usage: 421 ms
