|synthesizer
CLOCK2_50 => CLOCK2_50.IN1
CLOCK_50 => CLOCK_50.IN10
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => DDS_accum4.OUTPUTSELECT
KEY[1] => always1.IN1
KEY[1] => DDS_accum4[14].ENA
KEY[1] => DDS_accum4[15].ENA
KEY[1] => DDS_accum4[16].ENA
KEY[1] => DDS_accum4[17].ENA
KEY[1] => DDS_accum4[18].ENA
KEY[1] => DDS_accum4[19].ENA
KEY[1] => DDS_accum4[20].ENA
KEY[1] => DDS_accum4[21].ENA
KEY[1] => DDS_accum4[22].ENA
KEY[1] => DDS_accum4[23].ENA
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => DDS_accum3.OUTPUTSELECT
KEY[2] => always1.IN1
KEY[2] => DDS_accum3[14].ENA
KEY[2] => DDS_accum3[15].ENA
KEY[2] => DDS_accum3[16].ENA
KEY[2] => DDS_accum3[17].ENA
KEY[2] => DDS_accum3[18].ENA
KEY[2] => DDS_accum3[19].ENA
KEY[2] => DDS_accum3[20].ENA
KEY[2] => DDS_accum3[21].ENA
KEY[2] => DDS_accum3[22].ENA
KEY[2] => DDS_accum3[23].ENA
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => DDS_accum2.OUTPUTSELECT
KEY[3] => always1.IN1
KEY[3] => DDS_accum2[14].ENA
KEY[3] => DDS_accum2[15].ENA
KEY[3] => DDS_accum2[16].ENA
KEY[3] => DDS_accum2[17].ENA
KEY[3] => DDS_accum2[18].ENA
KEY[3] => DDS_accum2[19].ENA
KEY[3] => DDS_accum2[20].ENA
KEY[3] => DDS_accum2[21].ENA
KEY[3] => DDS_accum2[22].ENA
KEY[3] => DDS_accum2[23].ENA
SW[0] => Add6.IN18
SW[0] => s_address1.DATAB
SW[0] => s_address2.DATAB
SW[0] => s_address3.DATAB
SW[1] => Add6.IN17
SW[1] => s_address1.DATAB
SW[1] => s_address2.DATAB
SW[1] => s_address3.DATAB
SW[2] => Add6.IN16
SW[2] => s_address1.DATAB
SW[2] => s_address2.DATAB
SW[2] => s_address3.DATAB
SW[3] => Add6.IN15
SW[3] => s_address1.DATAB
SW[3] => s_address2.DATAB
SW[3] => s_address3.DATAB
SW[4] => Add6.IN14
SW[4] => s_address1.DATAB
SW[4] => s_address2.DATAB
SW[4] => s_address3.DATAB
SW[5] => Add6.IN13
SW[5] => s_address1.DATAB
SW[5] => s_address2.DATAB
SW[5] => s_address3.DATAB
SW[6] => Add6.IN12
SW[6] => s_address1.DATAB
SW[6] => s_address2.DATAB
SW[6] => s_address3.DATAB
SW[7] => Add6.IN11
SW[7] => s_address1.DATAB
SW[7] => s_address2.DATAB
SW[7] => s_address3.DATAB
SW[8] => Add6.IN10
SW[8] => s_address1.DATAB
SW[8] => s_address2.DATAB
SW[8] => s_address3.DATAB
SW[9] => Add6.IN9
SW[9] => s_address1.DATAB
SW[9] => s_address2.DATAB
SW[9] => s_address3.DATAB
SW[10] => Add6.IN8
SW[10] => s_address1.DATAB
SW[10] => s_address2.DATAB
SW[10] => s_address3.DATAB
SW[11] => Add6.IN7
SW[11] => s_address1.DATAB
SW[11] => s_address2.DATAB
SW[11] => s_address3.DATAB
SW[12] => Add6.IN6
SW[12] => s_address1.DATAB
SW[12] => s_address2.DATAB
SW[12] => s_address3.DATAB
SW[13] => Add6.IN5
SW[13] => s_address1.DATAB
SW[13] => s_address2.DATAB
SW[13] => s_address3.DATAB
SW[14] => Add6.IN4
SW[14] => s_address1.DATAB
SW[14] => s_address2.DATAB
SW[14] => s_address3.DATAB
SW[15] => Add6.IN3
SW[15] => s_address1.DATAB
SW[15] => s_address2.DATAB
SW[15] => s_address3.DATAB
SW[16] => Add6.IN2
SW[16] => s_address1.DATAB
SW[16] => s_address2.DATAB
SW[16] => s_address3.DATAB
SW[17] => Add6.IN1
SW[17] => s_address1.DATAB
SW[17] => s_address2.DATAB
SW[17] => s_address3.DATAB
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= <VCC>
HEX0[3] <= <VCC>
HEX0[4] <= <VCC>
HEX0[5] <= <VCC>
HEX0[6] <= <VCC>
HEX1[0] <= <VCC>
HEX1[1] <= <VCC>
HEX1[2] <= <VCC>
HEX1[3] <= <VCC>
HEX1[4] <= <VCC>
HEX1[5] <= <VCC>
HEX1[6] <= <VCC>
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <VCC>
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <VCC>
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <VCC>
HEX4[6] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX5[5] <= <VCC>
HEX5[6] <= <VCC>
HEX6[0] <= <VCC>
HEX6[1] <= <VCC>
HEX6[2] <= <VCC>
HEX6[3] <= <VCC>
HEX6[4] <= <VCC>
HEX6[5] <= <VCC>
HEX6[6] <= <VCC>
HEX7[0] <= <VCC>
HEX7[1] <= <VCC>
HEX7[2] <= <VCC>
HEX7[3] <= <VCC>
HEX7[4] <= <VCC>
HEX7[5] <= <VCC>
HEX7[6] <= <VCC>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <VCC>
DRAM_CAS_N <= <VCC>
DRAM_RAS_N <= <VCC>
DRAM_CS_N <= <VCC>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <VCC>
FL_RST_N <= <VCC>
FL_OE_N <= <VCC>
FL_CE_N <= <VCC>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <VCC>
SRAM_LB_N <= <VCC>
SRAM_WE_N <= <VCC>
SRAM_CE_N <= <VCC>
SRAM_OE_N <= <VCC>
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <VCC>
OTG_RD_N <= <VCC>
OTG_WR_N <= <VCC>
OTG_RST_N <= <VCC>
OTG_FSPEED <= <VCC>
OTG_LSPEED <= <VCC>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <VCC>
OTG_DACK1_N <= <VCC>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
LCD_ON <= <GND>
LCD_BLON <= <GND>
LCD_RW <= <GND>
LCD_EN <= <GND>
LCD_RS <= <GND>
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
I2C_SDAT <> I2C_AV_Config:u3.I2C_SDAT
I2C_SCLK <= I2C_AV_Config:u3.I2C_SCLK
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
VGA_CLK <= VGA_Audio_PLL:p1.c2
VGA_HS <= <GND>
VGA_VS <= <GND>
VGA_BLANK <= <GND>
VGA_SYNC <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
ENET_DATA[0] <> ENET_DATA[0]
ENET_DATA[1] <> ENET_DATA[1]
ENET_DATA[2] <> ENET_DATA[2]
ENET_DATA[3] <> ENET_DATA[3]
ENET_DATA[4] <> ENET_DATA[4]
ENET_DATA[5] <> ENET_DATA[5]
ENET_DATA[6] <> ENET_DATA[6]
ENET_DATA[7] <> ENET_DATA[7]
ENET_DATA[8] <> ENET_DATA[8]
ENET_DATA[9] <> ENET_DATA[9]
ENET_DATA[10] <> ENET_DATA[10]
ENET_DATA[11] <> ENET_DATA[11]
ENET_DATA[12] <> ENET_DATA[12]
ENET_DATA[13] <> ENET_DATA[13]
ENET_DATA[14] <> ENET_DATA[14]
ENET_DATA[15] <> ENET_DATA[15]
ENET_CMD <= <GND>
ENET_CS_N <= <VCC>
ENET_WR_N <= <VCC>
ENET_RD_N <= <VCC>
ENET_RST_N <= <VCC>
ENET_INT => ~NO_FANOUT~
ENET_CLK <= <GND>
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACLRCK <> AUDIO_DAC_ADC:u4.oAUD_LRCK
AUD_DACDAT <= AUDIO_DAC_ADC:u4.oAUD_DATA
AUD_BCLK <> AUDIO_DAC_ADC:u4.oAUD_BCK
AUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <VCC>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|synthesizer|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|synthesizer|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|synthesizer|I2C_AV_Config:u3
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|synthesizer|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|AUDIO_DAC_ADC:u4
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[0] <= AUD_inL[0].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[1] <= AUD_inL[1].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[2] <= AUD_inL[2].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[3] <= AUD_inL[3].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[4] <= AUD_inL[4].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[5] <= AUD_inL[5].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[6] <= AUD_inL[6].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[7] <= AUD_inL[7].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[8] <= AUD_inL[8].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[9] <= AUD_inL[9].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[10] <= AUD_inL[10].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[11] <= AUD_inL[11].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[12] <= AUD_inL[12].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[13] <= AUD_inL[13].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[14] <= AUD_inL[14].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[15] <= AUD_inL[15].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[0] <= AUD_inR[0].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[1] <= AUD_inR[1].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[2] <= AUD_inR[2].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[3] <= AUD_inR[3].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[4] <= AUD_inR[4].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[5] <= AUD_inR[5].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[6] <= AUD_inR[6].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[7] <= AUD_inR[7].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[8] <= AUD_inR[8].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[9] <= AUD_inR[9].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[10] <= AUD_inR[10].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[11] <= AUD_inR[11].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[12] <= AUD_inR[12].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[13] <= AUD_inR[13].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[14] <= AUD_inR[14].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[15] <= AUD_inR[15].DB_MAX_OUTPUT_PORT_TYPE
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_extR[0] => AUD_outR[0].DATAIN
iAUD_extR[1] => AUD_outR[1].DATAIN
iAUD_extR[2] => AUD_outR[2].DATAIN
iAUD_extR[3] => AUD_outR[3].DATAIN
iAUD_extR[4] => AUD_outR[4].DATAIN
iAUD_extR[5] => AUD_outR[5].DATAIN
iAUD_extR[6] => AUD_outR[6].DATAIN
iAUD_extR[7] => AUD_outR[7].DATAIN
iAUD_extR[8] => AUD_outR[8].DATAIN
iAUD_extR[9] => AUD_outR[9].DATAIN
iAUD_extR[10] => AUD_outR[10].DATAIN
iAUD_extR[11] => AUD_outR[11].DATAIN
iAUD_extR[12] => AUD_outR[12].DATAIN
iAUD_extR[13] => AUD_outR[13].DATAIN
iAUD_extR[14] => AUD_outR[14].DATAIN
iAUD_extR[15] => AUD_outR[15].DATAIN
iAUD_extL[0] => AUD_outL[0].DATAIN
iAUD_extL[1] => AUD_outL[1].DATAIN
iAUD_extL[2] => AUD_outL[2].DATAIN
iAUD_extL[3] => AUD_outL[3].DATAIN
iAUD_extL[4] => AUD_outL[4].DATAIN
iAUD_extL[5] => AUD_outL[5].DATAIN
iAUD_extL[6] => AUD_outL[6].DATAIN
iAUD_extL[7] => AUD_outL[7].DATAIN
iAUD_extL[8] => AUD_outL[8].DATAIN
iAUD_extL[9] => AUD_outL[9].DATAIN
iAUD_extL[10] => AUD_outL[10].DATAIN
iAUD_extL[11] => AUD_outL[11].DATAIN
iAUD_extL[12] => AUD_outL[12].DATAIN
iAUD_extL[13] => AUD_outL[13].DATAIN
iAUD_extL[14] => AUD_outL[14].DATAIN
iAUD_extL[15] => AUD_outL[15].DATAIN
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => AUD_inL[15].ENA
iRST_N => AUD_inL[14].ENA
iRST_N => AUD_inL[13].ENA
iRST_N => AUD_inL[12].ENA
iRST_N => AUD_inL[11].ENA
iRST_N => AUD_inL[10].ENA
iRST_N => AUD_inL[9].ENA
iRST_N => AUD_inL[8].ENA
iRST_N => AUD_inL[7].ENA
iRST_N => AUD_inL[6].ENA
iRST_N => AUD_inL[5].ENA
iRST_N => AUD_inL[4].ENA
iRST_N => AUD_inL[3].ENA
iRST_N => AUD_inL[2].ENA
iRST_N => AUD_inL[1].ENA
iRST_N => AUD_inL[0].ENA
iRST_N => AUD_inR[15].ENA
iRST_N => AUD_inR[14].ENA
iRST_N => AUD_inR[13].ENA
iRST_N => AUD_inR[12].ENA
iRST_N => AUD_inR[11].ENA
iRST_N => AUD_inR[10].ENA
iRST_N => AUD_inR[9].ENA
iRST_N => AUD_inR[8].ENA
iRST_N => AUD_inR[7].ENA
iRST_N => AUD_inR[6].ENA
iRST_N => AUD_inR[5].ENA
iRST_N => AUD_inR[4].ENA
iRST_N => AUD_inR[3].ENA
iRST_N => AUD_inR[2].ENA
iRST_N => AUD_inR[1].ENA
iRST_N => AUD_inR[0].ENA


|synthesizer|sync_rom:sineTable
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_90
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_2
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_90_2
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_3
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_90_3
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_4
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|sync_rom:sineTable_90_4
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Mux0.IN262
address[0] => Mux1.IN262
address[0] => Mux2.IN262
address[0] => Mux3.IN262
address[0] => Mux4.IN262
address[0] => Mux5.IN262
address[0] => Mux6.IN262
address[0] => Mux7.IN262
address[0] => Mux8.IN262
address[0] => Mux9.IN262
address[0] => Mux10.IN262
address[0] => Mux11.IN262
address[0] => Mux12.IN262
address[0] => Mux13.IN262
address[0] => Mux14.IN262
address[0] => Mux15.IN262
address[1] => Mux0.IN261
address[1] => Mux1.IN261
address[1] => Mux2.IN261
address[1] => Mux3.IN261
address[1] => Mux4.IN261
address[1] => Mux5.IN261
address[1] => Mux6.IN261
address[1] => Mux7.IN261
address[1] => Mux8.IN261
address[1] => Mux9.IN261
address[1] => Mux10.IN261
address[1] => Mux11.IN261
address[1] => Mux12.IN261
address[1] => Mux13.IN261
address[1] => Mux14.IN261
address[1] => Mux15.IN261
address[2] => Mux0.IN260
address[2] => Mux1.IN260
address[2] => Mux2.IN260
address[2] => Mux3.IN260
address[2] => Mux4.IN260
address[2] => Mux5.IN260
address[2] => Mux6.IN260
address[2] => Mux7.IN260
address[2] => Mux8.IN260
address[2] => Mux9.IN260
address[2] => Mux10.IN260
address[2] => Mux11.IN260
address[2] => Mux12.IN260
address[2] => Mux13.IN260
address[2] => Mux14.IN260
address[2] => Mux15.IN260
address[3] => Mux0.IN259
address[3] => Mux1.IN259
address[3] => Mux2.IN259
address[3] => Mux3.IN259
address[3] => Mux4.IN259
address[3] => Mux5.IN259
address[3] => Mux6.IN259
address[3] => Mux7.IN259
address[3] => Mux8.IN259
address[3] => Mux9.IN259
address[3] => Mux10.IN259
address[3] => Mux11.IN259
address[3] => Mux12.IN259
address[3] => Mux13.IN259
address[3] => Mux14.IN259
address[3] => Mux15.IN259
address[4] => Mux0.IN258
address[4] => Mux1.IN258
address[4] => Mux2.IN258
address[4] => Mux3.IN258
address[4] => Mux4.IN258
address[4] => Mux5.IN258
address[4] => Mux6.IN258
address[4] => Mux7.IN258
address[4] => Mux8.IN258
address[4] => Mux9.IN258
address[4] => Mux10.IN258
address[4] => Mux11.IN258
address[4] => Mux12.IN258
address[4] => Mux13.IN258
address[4] => Mux14.IN258
address[4] => Mux15.IN258
address[5] => Mux0.IN257
address[5] => Mux1.IN257
address[5] => Mux2.IN257
address[5] => Mux3.IN257
address[5] => Mux4.IN257
address[5] => Mux5.IN257
address[5] => Mux6.IN257
address[5] => Mux7.IN257
address[5] => Mux8.IN257
address[5] => Mux9.IN257
address[5] => Mux10.IN257
address[5] => Mux11.IN257
address[5] => Mux12.IN257
address[5] => Mux13.IN257
address[5] => Mux14.IN257
address[5] => Mux15.IN257
address[6] => Mux0.IN256
address[6] => Mux1.IN256
address[6] => Mux2.IN256
address[6] => Mux3.IN256
address[6] => Mux4.IN256
address[6] => Mux5.IN256
address[6] => Mux6.IN256
address[6] => Mux7.IN256
address[6] => Mux8.IN256
address[6] => Mux9.IN256
address[6] => Mux10.IN256
address[6] => Mux11.IN256
address[6] => Mux12.IN256
address[6] => Mux13.IN256
address[6] => Mux14.IN256
address[6] => Mux15.IN256
address[7] => Mux0.IN255
address[7] => Mux1.IN255
address[7] => Mux2.IN255
address[7] => Mux3.IN255
address[7] => Mux4.IN255
address[7] => Mux5.IN255
address[7] => Mux6.IN255
address[7] => Mux7.IN255
address[7] => Mux8.IN255
address[7] => Mux9.IN255
address[7] => Mux10.IN255
address[7] => Mux11.IN255
address[7] => Mux12.IN255
address[7] => Mux13.IN255
address[7] => Mux14.IN255
address[7] => Mux15.IN255
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


