// Seed: 2119917615
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    output wor   id_3
);
  assign id_3 = id_2 ? -1 : -1;
  uwire id_5;
  assign module_1.id_4 = 0;
  assign id_0 = id_5 - 1;
  assign id_0 = 1;
  assign id_0 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output logic id_5,
    output supply0 id_6
);
  wire id_8;
  wire id_9;
  always id_5 <= id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_0,
      id_4
  );
endmodule
