\providecommand\saildoclabelled[2]{\phantomsection\label{#1}#2}
\providecommand\saildocval[2]{#1 #2}
\providecommand\saildocfcl[2]{#1 #2}
\providecommand\saildoctype[2]{#1 #2}
\providecommand\saildocfn[2]{#1 #2}
\providecommand\saildocoverload[2]{#1 #2}
\providecommand\saildocabbrev[1]{#1\@}

\newcommand{\sailRISCVvaledivInt}{\saildoclabelled{sailRISCVzedivzyint}{\saildocval{Euclidean division

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzediv_int5aaf4d3d5a3d15a7aebaf90d3bfb6650.tex}}}}

\newcommand{\sailRISCVvalemodInt}{\saildoclabelled{sailRISCVzemodzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzemod_int8e3d74b3b6a72e24e6bd03570d8e21ba.tex}}}}

\newcommand{\sailRISCVvalabsIntAtom}{\saildoclabelled{sailRISCVzabszyintzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzabs_int_atom414063313cc5ac5d9a742f9c8a111704.tex}}}}

\newcommand{\sailRISCVoverloadBabsInt}{\saildoclabelled{sailRISCVoverloadBzabszyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBzabs_intef5fbb521189282054dc80dc7173013d.tex}}}}

\newcommand{\sailRISCVtypeoption}{\saildoclabelled{sailRISCVtypezoption}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezoptiona3271ef8b6a63c78e6db36dac0ee6547.tex}}}}

\newcommand{\sailRISCVvalisNone}{\saildoclabelled{sailRISCVziszynone}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_nonebebf4558161c4d567fb50f7df9e82374.tex}}}}

\newcommand{\sailRISCVfnisNone}{\saildoclabelled{sailRISCVfnziszynone}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_nonebebf4558161c4d567fb50f7df9e82374.tex}}}}

\newcommand{\sailRISCVvalisSome}{\saildoclabelled{sailRISCVziszysome}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_some1c925a3fbbb4ddc7f552b6fd691664ee.tex}}}}

\newcommand{\sailRISCVfnisSome}{\saildoclabelled{sailRISCVfnziszysome}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_some1c925a3fbbb4ddc7f552b6fd691664ee.tex}}}}

\newcommand{\sailRISCVvaleqUnit}{\saildoclabelled{sailRISCVzeqzyunit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_unit996f84433ac0995f4aadfca5b68cd358.tex}}}}

\newcommand{\sailRISCVvaleqBit}{\saildoclabelled{sailRISCVzeqzybit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_bit7182cc37406e2c0d4c1e739a98e248ea.tex}}}}

\newcommand{\sailRISCVfneqUnit}{\saildoclabelled{sailRISCVfnzeqzyunit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzeq_unit996f84433ac0995f4aadfca5b68cd358.tex}}}}

\newcommand{\sailRISCVvalnotBool}{\saildoclabelled{sailRISCVznotzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznot_boole1dd3e44bc87a2a10d8e257004c2d36a.tex}}}}

\newcommand{\sailRISCVvalandBool}{\saildoclabelled{sailRISCVzandzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzand_boola4a2cf9ccaa44106300961b15ab20e79.tex}}}}

\newcommand{\sailRISCVvalandBoolNoFlow}{\saildoclabelled{sailRISCVzandzyboolzynozyflow}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzand_bool_no_flow5d5041fa8ff689136cdc03e3a11eda3a.tex}}}}

\newcommand{\sailRISCVvalorBool}{\saildoclabelled{sailRISCVzorzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzor_bool5f07f9d72d4d1495c45a3531c787546a.tex}}}}

\newcommand{\sailRISCVvaleqInt}{\saildoclabelled{sailRISCVzeqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_int364a98dbf8a9faa70e666cce41d8c1aa.tex}}}}

\newcommand{\sailRISCVvaleqBool}{\saildoclabelled{sailRISCVzeqzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_bool0e93587306381c3f984dc7cea6ae190d.tex}}}}

\newcommand{\sailRISCVvalneqInt}{\saildoclabelled{sailRISCVzneqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzneq_int4fd2be7a83f27bec736b67bdbab1d8c6.tex}}}}

\newcommand{\sailRISCVfnneqInt}{\saildoclabelled{sailRISCVfnzneqzyint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzneq_int4fd2be7a83f27bec736b67bdbab1d8c6.tex}}}}

\newcommand{\sailRISCVvalneqBool}{\saildoclabelled{sailRISCVzneqzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzneq_bool40d90a9f3b3bd9e0f1966f198535e779.tex}}}}

\newcommand{\sailRISCVfnneqBool}{\saildoclabelled{sailRISCVfnzneqzybool}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzneq_bool40d90a9f3b3bd9e0f1966f198535e779.tex}}}}

\newcommand{\sailRISCVvallteqInt}{\saildoclabelled{sailRISCVzlteqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlteq_intc80d1082e443aa434e39355e493ece1e.tex}}}}

\newcommand{\sailRISCVvalgteqInt}{\saildoclabelled{sailRISCVzgteqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgteq_inte32033a8d137f46d187455cff7dbe40e.tex}}}}

\newcommand{\sailRISCVvalltInt}{\saildoclabelled{sailRISCVzltzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlt_int996a8b8c361a31bed6b5509ca6686e1a.tex}}}}

\newcommand{\sailRISCVvalgtInt}{\saildoclabelled{sailRISCVzgtzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgt_intef94a8c66f39b1f715cb72941ed95921.tex}}}}

\newcommand{\sailRISCVoverloadCzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailRISCVoverloadCzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailRISCVoverloadDzEightoperatorzZerozOnezJzNine}{\saildoclabelled{sailRISCVoverloadDzz8operatorz0z1zJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDzz8operatorz0z1zjz981ebe433e26f9e2dfa2a9d2c7f4fe1f4.tex}}}}

\newcommand{\sailRISCVoverloadEzEightoperatorzZerozUzNine}{\saildoclabelled{sailRISCVoverloadEzz8operatorz0zUz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEzz8operatorz0zuz99af95b281314726fa91893b57fc290dc.tex}}}}

\newcommand{\sailRISCVoverloadFzEightoperatorzZerozSixzNine}{\saildoclabelled{sailRISCVoverloadFzz8operatorz0z6z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFzz8operatorz0z6z9d3731bb9b1c9d765858778ad48ba6b3a.tex}}}}

\newcommand{\sailRISCVoverloadGzEightoperatorzZerozIzJzNine}{\saildoclabelled{sailRISCVoverloadGzz8operatorz0zIzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGzz8operatorz0zizjz95c366628fed7d8b7c251f1acd527ee3b.tex}}}}

\newcommand{\sailRISCVoverloadHzEightoperatorzZerozIzNine}{\saildoclabelled{sailRISCVoverloadHzz8operatorz0zIz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHzz8operatorz0ziz9714b8c400aed24ebd80eac39b4f9d751.tex}}}}

\newcommand{\sailRISCVoverloadIzEightoperatorzZerozKzJzNine}{\saildoclabelled{sailRISCVoverloadIzz8operatorz0zKzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIzz8operatorz0zkzjz94161e4bfad2d20e5d25bc774612b6588.tex}}}}

\newcommand{\sailRISCVoverloadJzEightoperatorzZerozKzNine}{\saildoclabelled{sailRISCVoverloadJzz8operatorz0zKz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJzz8operatorz0zkz93747e4d4a6f99eb3fca0b477d2437ed5.tex}}}}

\newcommand{\sailRISCVvalId}{\saildoclabelled{sailRISCVzzyzyid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__ided888b8991a27578d5dd72f84db80bce.tex}}}}

\newcommand{\sailRISCVfnId}{\saildoclabelled{sailRISCVfnzzyzyid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz__ided888b8991a27578d5dd72f84db80bce.tex}}}}

\newcommand{\sailRISCVoverloadKSizze}{\saildoclabelled{sailRISCVoverloadKzzyzysizze}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKz__sizze5b2e36a5dbb42eaba80b4d164e45d3ae.tex}}}}

\newcommand{\sailRISCVvalDeref}{\saildoclabelled{sailRISCVzzyzyderef}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__deref1dbc379e24bd1b182e1db755dea8c453.tex}}}}

\newcommand{\sailRISCVvalBitfieldDeref}{\saildoclabelled{sailRISCVzzyzybitfieldzyderef}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__bitfield_deref5ed587b7c1b91cf82e42f865304262ca.tex}}}}

\newcommand{\sailRISCVvaladdAtom}{\saildoclabelled{sailRISCVzaddzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzadd_atomd34efc9e611b6d3b6757e17f4932b12b.tex}}}}

\newcommand{\sailRISCVvaladdInt}{\saildoclabelled{sailRISCVzaddzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzadd_intb17710be4fd02ace68d83b9dba907034.tex}}}}

\newcommand{\sailRISCVoverloadLzEightoperatorzZerozBzNine}{\saildoclabelled{sailRISCVoverloadLzz8operatorz0zBz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLzz8operatorz0zbz9a2d0168f574b152e5f31357e86602c16.tex}}}}

\newcommand{\sailRISCVvalsubAtom}{\saildoclabelled{sailRISCVzsubzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsub_atom328a68dfbab1a07c42d4e7b98eac766f.tex}}}}

\newcommand{\sailRISCVvalsubInt}{\saildoclabelled{sailRISCVzsubzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsub_intf17f348f33594e77fdc3ef8b6a46b569.tex}}}}

\newcommand{\sailRISCVoverloadMzEightoperatorzZerozDzNine}{\saildoclabelled{sailRISCVoverloadMzz8operatorz0zDz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMzz8operatorz0zdz9aaaae29f381509679e21c2555127a5dd.tex}}}}

\newcommand{\sailRISCVvalsubNat}{\saildoclabelled{sailRISCVzsubzynat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsub_nat1e51a6ef44b288dd12f7f69af44dfd3e.tex}}}}

\newcommand{\sailRISCVvalnegateAtom}{\saildoclabelled{sailRISCVznegatezyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznegate_atomfefdbde89b468d9df54837e864426d70.tex}}}}

\newcommand{\sailRISCVvalnegateInt}{\saildoclabelled{sailRISCVznegatezyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznegate_int42f776f84c124d77c3e367500082e43f.tex}}}}

\newcommand{\sailRISCVoverloadNnegate}{\saildoclabelled{sailRISCVoverloadNznegate}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNznegatef5714e2e9cd970a9cb8b7c6fdf3732b8.tex}}}}

\newcommand{\sailRISCVvalmultAtom}{\saildoclabelled{sailRISCVzmultzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmult_atomdbad478b99777b7676dde1f5a7900711.tex}}}}

\newcommand{\sailRISCVvalmultInt}{\saildoclabelled{sailRISCVzmultzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmult_inte25d1b032a27b461f0eaf0c84be37a2b.tex}}}}

\newcommand{\sailRISCVoverloadOzEightoperatorzZerozAzNine}{\saildoclabelled{sailRISCVoverloadOzz8operatorz0zAz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOzz8operatorz0zaz94d99df7698c53c990108e8f028c06211.tex}}}}

\newcommand{\sailRISCVvalprintInt}{\saildoclabelled{sailRISCVzprintzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_intfb625bfb7a4021903513aeb4396bd878.tex}}}}

\newcommand{\sailRISCVvalprerrInt}{\saildoclabelled{sailRISCVzprerrzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprerr_int00b48f715fbb32df5901801dff63b643.tex}}}}

\newcommand{\sailRISCVvalShlEight}{\saildoclabelled{sailRISCVzzyshl8}{\saildocval{A common idiom in asl is to take two bits of an opcode and convert in into a variable like

\lstinputlisting[language=sail]{sail_latex_riscv/block7c9393e4ce2c29e4e1dc024db508cec2.sail}\lstinline{_shl8} ensures that in this case the typechecker knows that the end result will be a value in the set \lstinline`{8, 16, 32, 64}`

Similarly, we define shifts of 32 and 1 (i.e., powers of two).

}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_shl8e01c74b934d4c323501a597baa8e6f73.tex}}}}

\newcommand{\sailRISCVvalShlThreeTwo}{\saildoclabelled{sailRISCVzzyshl32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_shl32469ae968a52f81e1a28aeacf7e2d496b.tex}}}}

\newcommand{\sailRISCVvalShlOne}{\saildoclabelled{sailRISCVzzyshl1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_shl1b261f5995acb90d475c10ee0cdbc12ce.tex}}}}

\newcommand{\sailRISCVvalShlInt}{\saildoclabelled{sailRISCVzzyshlzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_shl_int86f4e1bc3609625860bc16734d7f2614.tex}}}}

\newcommand{\sailRISCVoverloadPshlInt}{\saildoclabelled{sailRISCVoverloadPzshlzyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPzshl_int4772030e3fc0913189e795ec25e86dc5.tex}}}}

\newcommand{\sailRISCVvalShrThreeTwo}{\saildoclabelled{sailRISCVzzyshr32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_shr328ec48e4bcaebfdbf5c374b77ca7b535b.tex}}}}

\newcommand{\sailRISCVvalShrInt}{\saildoclabelled{sailRISCVzzyshrzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_shr_int34025c843d841a08930cb64bf99a1693.tex}}}}

\newcommand{\sailRISCVoverloadQshrInt}{\saildoclabelled{sailRISCVoverloadQzshrzyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQzshr_int5f4032eb21b9c850a9e2a8de5872a2a2.tex}}}}

\newcommand{\sailRISCVvaltdivInt}{\saildoclabelled{sailRISCVztdivzyint}{\saildocval{Truncating division (rounds towards zero)

}{\lstinputlisting[language=sail]{sail_latex_riscv/valztdiv_int5e119ac7ab9ff04c8877846f345d1159.tex}}}}

\newcommand{\sailRISCVvalTmodInt}{\saildoclabelled{sailRISCVzzytmodzyint}{\saildocval{Remainder for truncating division (has sign of dividend)

}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_tmod_inta2984ba6dbfa10758476d9b3b7f62560.tex}}}}

\newcommand{\sailRISCVvalTmodIntPositive}{\saildoclabelled{sailRISCVzzytmodzyintzypositive}{\saildocval{If we know the second argument is positive, we know the result is positive

}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_tmod_int_positive6f0621d972182279e90a43c082e50c10.tex}}}}

\newcommand{\sailRISCVoverloadRtmodInt}{\saildoclabelled{sailRISCVoverloadRztmodzyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRztmod_int76b131b53b88df8b201279295eacebbe.tex}}}}

\newcommand{\sailRISCVvalfdivInt}{\saildoclabelled{sailRISCVzfdivzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfdiv_intd3535e930b3252acc5f18a9e4b34e63a.tex}}}}

\newcommand{\sailRISCVfnfdivInt}{\saildoclabelled{sailRISCVfnzfdivzyint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfdiv_intd3535e930b3252acc5f18a9e4b34e63a.tex}}}}

\newcommand{\sailRISCVvalfmodInt}{\saildoclabelled{sailRISCVzfmodzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfmod_int7e215ca2b888f4e92201959fd40958a5.tex}}}}

\newcommand{\sailRISCVfnfmodInt}{\saildoclabelled{sailRISCVfnzfmodzyint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfmod_int7e215ca2b888f4e92201959fd40958a5.tex}}}}

\newcommand{\sailRISCVvalabsIntPlain}{\saildoclabelled{sailRISCVzabszyintzyplain}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzabs_int_plainb54aa4afeed2c86b519a464eb2e4c77c.tex}}}}

\newcommand{\sailRISCVoverloadSabsInt}{\saildoclabelled{sailRISCVoverloadSzabszyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSzabs_intef5fbb521189282054dc80dc7173013d.tex}}}}

\newcommand{\sailRISCVvaleqString}{\saildoclabelled{sailRISCVzeqzystring}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_string75dfa57c0476ae3f43f8e55ffe51a116.tex}}}}

\newcommand{\sailRISCVoverloadTzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailRISCVoverloadTzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailRISCVvalconcatStr}{\saildoclabelled{sailRISCVzconcatzystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzconcat_str366019c233188ef65ab3d1f977f04112.tex}}}}

\newcommand{\sailRISCVvaldecStr}{\saildoclabelled{sailRISCVzdeczystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdec_str7582ccea1482759c248b1f1ac9f6ae63.tex}}}}

\newcommand{\sailRISCVvalhexStr}{\saildoclabelled{sailRISCVzhexzystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_str47c735e2941ef5c87d4f7502a5e92a2a.tex}}}}

\newcommand{\sailRISCVvalbitsStr}{\saildoclabelled{sailRISCVzbitszystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbits_strae053d842c21f0867dea1e830d1773cc.tex}}}}

\newcommand{\sailRISCVvalconcatStrBits}{\saildoclabelled{sailRISCVzconcatzystrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzconcat_str_bitsd8fc2224310ed49d394cba090cf60741.tex}}}}

\newcommand{\sailRISCVfnconcatStrBits}{\saildoclabelled{sailRISCVfnzconcatzystrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzconcat_str_bitsd8fc2224310ed49d394cba090cf60741.tex}}}}

\newcommand{\sailRISCVvalconcatStrDec}{\saildoclabelled{sailRISCVzconcatzystrzydec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzconcat_str_dec4a6431591803433e2668ed9b4afaadd0.tex}}}}

\newcommand{\sailRISCVfnconcatStrDec}{\saildoclabelled{sailRISCVfnzconcatzystrzydec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzconcat_str_dec4a6431591803433e2668ed9b4afaadd0.tex}}}}

\newcommand{\sailRISCVvalprintEndline}{\saildoclabelled{sailRISCVzprintzyendline}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_endline03a43e2779561cb054d0761733c27e9b.tex}}}}

\newcommand{\sailRISCVvalprerrEndline}{\saildoclabelled{sailRISCVzprerrzyendline}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprerr_endline73ce57fcf6e847727670556577cb2de0.tex}}}}

\newcommand{\sailRISCVtypebits}{\saildoclabelled{sailRISCVtypezbits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbitsa4b31f9b3dc11c921007b665e0d0fce6.tex}}}}

\newcommand{\sailRISCVvaleqBits}{\saildoclabelled{sailRISCVzeqzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_bits886ce7cf3ec93a28308e8d4e9d63f4be.tex}}}}

\newcommand{\sailRISCVoverloadUzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailRISCVoverloadUzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailRISCVvalneqBits}{\saildoclabelled{sailRISCVzneqzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzneq_bits167748c906c068e62596c88540a84f42.tex}}}}

\newcommand{\sailRISCVfnneqBits}{\saildoclabelled{sailRISCVfnzneqzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzneq_bits167748c906c068e62596c88540a84f42.tex}}}}

\newcommand{\sailRISCVoverloadVzEightoperatorzZerozOnezJzNine}{\saildoclabelled{sailRISCVoverloadVzz8operatorz0z1zJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVzz8operatorz0z1zjz981ebe433e26f9e2dfa2a9d2c7f4fe1f4.tex}}}}

\newcommand{\sailRISCVvalbitvectorLength}{\saildoclabelled{sailRISCVzbitvectorzylength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbitvector_lengthcd74a5cced7567d19500671e4b6e1031.tex}}}}

\newcommand{\sailRISCVvalvectorLength}{\saildoclabelled{sailRISCVzvectorzylength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzvector_length9ee541b308cdfd9738d44bfb3dff4b46.tex}}}}

\newcommand{\sailRISCVoverloadWlength}{\saildoclabelled{sailRISCVoverloadWzlength}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWzlength469e3f917f7b24f4691faf3caf842eba.tex}}}}

\newcommand{\sailRISCVvalcountLeadingZeros}{\saildoclabelled{sailRISCVzcountzyleadingzyzzeros}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcount_leading_zzeros315ae28f559df1d42a7d2ca4cfff2905.tex}}}}

\newcommand{\sailRISCVvalprintBits}{\saildoclabelled{sailRISCVzprintzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_bits30cf225474fbf3e575d7aa83aa309559.tex}}}}

\newcommand{\sailRISCVvalprerrBits}{\saildoclabelled{sailRISCVzprerrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprerr_bits932899725108ebe483d3226f250f2b92.tex}}}}

\newcommand{\sailRISCVvalsailSignExtend}{\saildoclabelled{sailRISCVzsailzysignzyextend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_sign_extendb66ac7c1aaedb0cb21bdf07e4518af5e.tex}}}}

\newcommand{\sailRISCVvalsailZeroExtend}{\saildoclabelled{sailRISCVzsailzyzzerozyextend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_zzero_extend411875c18d3b332113845d17151890c2.tex}}}}

\newcommand{\sailRISCVvaltruncate}{\saildoclabelled{sailRISCVztruncate}{\saildocval{\lstinline{truncate}\lstinline`(v, n)` truncates \lstinline`v`, keeping only the \emph{least} significant \lstinline`n` bits.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valztruncatea666e28ae0c8ca7327a2b3fcd1ed4ec7.tex}}}}

\newcommand{\sailRISCVvaltruncateLSB}{\saildoclabelled{sailRISCVztruncateLSB}{\saildocval{\lstinline{truncateLSB}\lstinline`(v, n)` truncates \lstinline`v`, keeping only the \emph{most} significant \lstinline`n` bits.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valztruncatelsb4d124c6ec672453343dc0b20d295e82d.tex}}}}

\newcommand{\sailRISCVvalsailMask}{\saildoclabelled{sailRISCVzsailzymask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_maske146b73afc824e90813dd8234bfa3053.tex}}}}

\newcommand{\sailRISCVfnsailMask}{\saildoclabelled{sailRISCVfnzsailzymask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsail_maske146b73afc824e90813dd8234bfa3053.tex}}}}

\newcommand{\sailRISCVoverloadXzEightoperatorzZerozQzNine}{\saildoclabelled{sailRISCVoverloadXzz8operatorz0zQz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXzz8operatorz0zqz9ccbd65071d8f0fbb9677c7f6e86d3527.tex}}}}

\newcommand{\sailRISCVvalbitvectorConcat}{\saildoclabelled{sailRISCVzbitvectorzyconcat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbitvector_concat6176f8be1468d8779ee8370fd3b4a6e0.tex}}}}

\newcommand{\sailRISCVoverloadYappend}{\saildoclabelled{sailRISCVoverloadYzappend}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYzappend88575169e0ec1639b6ae3851df999710.tex}}}}

\newcommand{\sailRISCVvalappendSixFour}{\saildoclabelled{sailRISCVzappendzy64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzappend_6433ef192058d4bf5f092d6f8b6d97f4c4.tex}}}}

\newcommand{\sailRISCVvalbitvectorAccess}{\saildoclabelled{sailRISCVzbitvectorzyaccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbitvector_access8b584ca86770abb6b0da5ef059a02ed9.tex}}}}

\newcommand{\sailRISCVvalplainVectorAccess}{\saildoclabelled{sailRISCVzplainzyvectorzyaccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplain_vector_access792547dd734d4ff2e6078cbb88967469.tex}}}}

\newcommand{\sailRISCVoverloadZvectorAccess}{\saildoclabelled{sailRISCVoverloadZzvectorzyaccess}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZzvector_accessbe81ec250d2df2ebadde393ea37a85a4.tex}}}}

\newcommand{\sailRISCVvalbitvectorUpdate}{\saildoclabelled{sailRISCVzbitvectorzyupdate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbitvector_update20826799a1ff3ff40895206db0df14bb.tex}}}}

\newcommand{\sailRISCVvalplainVectorUpdate}{\saildoclabelled{sailRISCVzplainzyvectorzyupdate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplain_vector_updateb31d67bfe51b1a6f79983347dfc57da0.tex}}}}

\newcommand{\sailRISCVoverloadAAvectorUpdate}{\saildoclabelled{sailRISCVoverloadAAzvectorzyupdate}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAzvector_updateb14d5207ae01ed7fc9d9882c9cc3ebef.tex}}}}

\newcommand{\sailRISCVvaladdBits}{\saildoclabelled{sailRISCVzaddzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzadd_bits24373ffc11f289d5bb648df2f4f41b25.tex}}}}

\newcommand{\sailRISCVvaladdBitsInt}{\saildoclabelled{sailRISCVzaddzybitszyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzadd_bits_inta5424052402522ff4653275c899f7543.tex}}}}

\newcommand{\sailRISCVoverloadBBzEightoperatorzZerozBzNine}{\saildoclabelled{sailRISCVoverloadBBzz8operatorz0zBz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBzz8operatorz0zbz9a2d0168f574b152e5f31357e86602c16.tex}}}}

\newcommand{\sailRISCVvalsubBits}{\saildoclabelled{sailRISCVzsubzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsub_bitsf0dc4fc3429d45517c523db21af72127.tex}}}}

\newcommand{\sailRISCVvalnotVec}{\saildoclabelled{sailRISCVznotzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznot_vecfb45897f737be88160f5363827ef4a4b.tex}}}}

\newcommand{\sailRISCVvalandVec}{\saildoclabelled{sailRISCVzandzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzand_vec99be3fe45d23194b597520c9e407ad35.tex}}}}

\newcommand{\sailRISCVoverloadCCzEightoperatorzZerozSixzNine}{\saildoclabelled{sailRISCVoverloadCCzz8operatorz0z6z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCzz8operatorz0z6z9d3731bb9b1c9d765858778ad48ba6b3a.tex}}}}

\newcommand{\sailRISCVvalorVec}{\saildoclabelled{sailRISCVzorzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzor_vec467c7a3f74be27085fe1b2aa3651ffe7.tex}}}}

\newcommand{\sailRISCVoverloadDDzEightoperatorzZerozUzNine}{\saildoclabelled{sailRISCVoverloadDDzz8operatorz0zUz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDzz8operatorz0zuz99af95b281314726fa91893b57fc290dc.tex}}}}

\newcommand{\sailRISCVvalsubrangeBits}{\saildoclabelled{sailRISCVzsubrangezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsubrange_bits6c497c14df4f4754bd345a6c56ca2aad.tex}}}}

\newcommand{\sailRISCVoverloadEEvectorSubrange}{\saildoclabelled{sailRISCVoverloadEEzvectorzysubrange}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEzvector_subrange270c799ffa6c20b5244f22c64fba0367.tex}}}}

\newcommand{\sailRISCVvalupdateSubrangeBits}{\saildoclabelled{sailRISCVzupdatezysubrangezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzupdate_subrange_bitsb5ffe862b26310b45a779cd45bbf041e.tex}}}}

\newcommand{\sailRISCVoverloadFFvectorUpdateSubrange}{\saildoclabelled{sailRISCVoverloadFFzvectorzyupdatezysubrange}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFzvector_update_subrangeb77be803268d55f5f112399f9d0dfbc2.tex}}}}

\newcommand{\sailRISCVvalsailShiftleft}{\saildoclabelled{sailRISCVzsailzyshiftleft}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_shiftlefta7bc10407d10355c4e981688c9926084.tex}}}}

\newcommand{\sailRISCVvalsailShiftright}{\saildoclabelled{sailRISCVzsailzyshiftright}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_shiftrighte403ac5c2740b7767c2bdfe689082562.tex}}}}

\newcommand{\sailRISCVvalsailArithShiftright}{\saildoclabelled{sailRISCVzsailzyarithzyshiftright}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_arith_shiftrighta24f06e92ffcd84e26ed61085c833371.tex}}}}

\newcommand{\sailRISCVvalsailZeros}{\saildoclabelled{sailRISCVzsailzyzzeros}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_zzeros174d4d4928427d9df9fa9749f1df5f96.tex}}}}

\newcommand{\sailRISCVvalsailOnes}{\saildoclabelled{sailRISCVzsailzyones}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsail_ones0510f34656bd3d7b905b0ff315bf81d7.tex}}}}

\newcommand{\sailRISCVfnsailOnes}{\saildoclabelled{sailRISCVfnzsailzyones}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsail_ones0510f34656bd3d7b905b0ff315bf81d7.tex}}}}

\newcommand{\sailRISCVvalslice}{\saildoclabelled{sailRISCVzslice}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzslice9979e992fd48f77a2c3fef7fbcce068e.tex}}}}

\newcommand{\sailRISCVvalreplicateBits}{\saildoclabelled{sailRISCVzreplicatezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzreplicate_bitsb29bdab6bb9437712accf2dc81ea3d3e.tex}}}}

\newcommand{\sailRISCVvalsliceMask}{\saildoclabelled{sailRISCVzslicezymask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzslice_maske01cafc7448fbf1583dc5dd96b06c854.tex}}}}

\newcommand{\sailRISCVfnsliceMask}{\saildoclabelled{sailRISCVfnzslicezymask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzslice_maske01cafc7448fbf1583dc5dd96b06c854.tex}}}}

\newcommand{\sailRISCVvalgetSliceInt}{\saildoclabelled{sailRISCVzgetzyslicezyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_slice_int3c313e973dc436aff309f66096377164.tex}}}}

\newcommand{\sailRISCVvalsetSliceInt}{\saildoclabelled{sailRISCVzsetzyslicezyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_slice_intf4b6b0ed3d8b3bb2f2e0d7a492959629.tex}}}}

\newcommand{\sailRISCVvalsetSliceBits}{\saildoclabelled{sailRISCVzsetzyslicezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_slice_bits5956200094c551f35973411fcc90a521.tex}}}}

\newcommand{\sailRISCVvalunsigned}{\saildoclabelled{sailRISCVzunsigned}{\saildocval{converts a bit vector of length $n$ to an integer in the range $0$ to $2^n - 1$.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzunsigned1010eda2cdd2666cd8fd0ddf82ac526f.tex}}}}

\newcommand{\sailRISCVvalsigned}{\saildoclabelled{sailRISCVzsigned}{\saildocval{converts a bit vector of length $n$ to an integer in the range $-2^{n-1}$ to $2^{n-1} - 1$ using twos-complement.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsigned36d2317f34f1dacb4e465e6e56b185e6.tex}}}}

\newcommand{\sailRISCVoverloadGGSizze}{\saildoclabelled{sailRISCVoverloadGGzzyzysizze}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGz__sizze5b2e36a5dbb42eaba80b4d164e45d3ae.tex}}}}

\newcommand{\sailRISCVtyperegfp}{\saildoclabelled{sailRISCVtypezregfp}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezregfpedcf3a6440b11288a4e07504f1ebdfae.tex}}}}

\newcommand{\sailRISCVtyperegfps}{\saildoclabelled{sailRISCVtypezregfps}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezregfps6fc0ab735834848cecec1fbd72e56328.tex}}}}

\newcommand{\sailRISCVtypeniafp}{\saildoclabelled{sailRISCVtypezniafp}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezniafpdcbcae7343979e4fb47e41a0909b121f.tex}}}}

\newcommand{\sailRISCVtypeniafps}{\saildoclabelled{sailRISCVtypezniafps}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezniafps1c85f5c2a0d9da30d236aad9e6b48b40.tex}}}}

\newcommand{\sailRISCVtypediafp}{\saildoclabelled{sailRISCVtypezdiafp}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezdiafp900a9a3c892b92c007276686dcd307f6.tex}}}}

\newcommand{\sailRISCVtypereadKind}{\saildoclabelled{sailRISCVtypezreadzykind}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezread_kindc722f7d2aff68c2bd16feb054ed367f8.tex}}}}

\newcommand{\sailRISCVvalreadKindOfNum}{\saildoclabelled{sailRISCVzreadzykindzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzread_kind_of_numd8fea9b1331732e205bdd70279e0ba47.tex}}}}

\newcommand{\sailRISCVfnreadKindOfNum}{\saildoclabelled{sailRISCVfnzreadzykindzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzread_kind_of_numd8fea9b1331732e205bdd70279e0ba47.tex}}}}

\newcommand{\sailRISCVvalnumOfReadKind}{\saildoclabelled{sailRISCVznumzyofzyreadzykind}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_read_kind9f1d12d5627d7618c1e31c888906fc68.tex}}}}

\newcommand{\sailRISCVfnnumOfReadKind}{\saildoclabelled{sailRISCVfnznumzyofzyreadzykind}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_read_kind9f1d12d5627d7618c1e31c888906fc68.tex}}}}

\newcommand{\sailRISCVtypewriteKind}{\saildoclabelled{sailRISCVtypezwritezykind}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezwrite_kindd407cee84c148660ae0b73dee4f0ddc7.tex}}}}

\newcommand{\sailRISCVvalwriteKindOfNum}{\saildoclabelled{sailRISCVzwritezykindzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwrite_kind_of_num3c6c37285ad605eea3332f170d5b12d9.tex}}}}

\newcommand{\sailRISCVfnwriteKindOfNum}{\saildoclabelled{sailRISCVfnzwritezykindzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwrite_kind_of_num3c6c37285ad605eea3332f170d5b12d9.tex}}}}

\newcommand{\sailRISCVvalnumOfWriteKind}{\saildoclabelled{sailRISCVznumzyofzywritezykind}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_write_kind056951dbaa3b47d3c25ba586d7093c91.tex}}}}

\newcommand{\sailRISCVfnnumOfWriteKind}{\saildoclabelled{sailRISCVfnznumzyofzywritezykind}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_write_kind056951dbaa3b47d3c25ba586d7093c91.tex}}}}

\newcommand{\sailRISCVtypeaSixFourBarrierDomain}{\saildoclabelled{sailRISCVtypeza64zybarrierzydomain}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeza64_barrier_domaind28b62adeb08a7dce5456d5fc74d0c80.tex}}}}

\newcommand{\sailRISCVvalaSixFourBarrierDomainOfNum}{\saildoclabelled{sailRISCVza64zybarrierzydomainzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valza64_barrier_domain_of_num6e122924ff562010f42f288ecc2cdbe3.tex}}}}

\newcommand{\sailRISCVfnaSixFourBarrierDomainOfNum}{\saildoclabelled{sailRISCVfnza64zybarrierzydomainzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnza64_barrier_domain_of_num6e122924ff562010f42f288ecc2cdbe3.tex}}}}

\newcommand{\sailRISCVvalnumOfASixFourBarrierDomain}{\saildoclabelled{sailRISCVznumzyofzya64zybarrierzydomain}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_a64_barrier_domainfd9b4ecf6f4c38bf5c7e299b7fb7b219.tex}}}}

\newcommand{\sailRISCVfnnumOfASixFourBarrierDomain}{\saildoclabelled{sailRISCVfnznumzyofzya64zybarrierzydomain}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_a64_barrier_domainfd9b4ecf6f4c38bf5c7e299b7fb7b219.tex}}}}

\newcommand{\sailRISCVtypeaSixFourBarrierType}{\saildoclabelled{sailRISCVtypeza64zybarrierzytype}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeza64_barrier_typec915d041169289864dae061f42a2c131.tex}}}}

\newcommand{\sailRISCVvalaSixFourBarrierTypeOfNum}{\saildoclabelled{sailRISCVza64zybarrierzytypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valza64_barrier_type_of_numc06c55fe3b04f35ecb4741ea01acc85e.tex}}}}

\newcommand{\sailRISCVfnaSixFourBarrierTypeOfNum}{\saildoclabelled{sailRISCVfnza64zybarrierzytypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnza64_barrier_type_of_numc06c55fe3b04f35ecb4741ea01acc85e.tex}}}}

\newcommand{\sailRISCVvalnumOfASixFourBarrierType}{\saildoclabelled{sailRISCVznumzyofzya64zybarrierzytype}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_a64_barrier_typef15d849f5523574b740454d956b74505.tex}}}}

\newcommand{\sailRISCVfnnumOfASixFourBarrierType}{\saildoclabelled{sailRISCVfnznumzyofzya64zybarrierzytype}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_a64_barrier_typef15d849f5523574b740454d956b74505.tex}}}}

\newcommand{\sailRISCVtypebarrierKind}{\saildoclabelled{sailRISCVtypezbarrierzykind}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbarrier_kind0e1536e14e65f0b7937be9cba7867981.tex}}}}

\newcommand{\sailRISCVtypetransKind}{\saildoclabelled{sailRISCVtypeztranszykind}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztrans_kind8352eb8eb0b209f0054bd957c33bf07d.tex}}}}

\newcommand{\sailRISCVvaltransKindOfNum}{\saildoclabelled{sailRISCVztranszykindzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztrans_kind_of_num89fdff5348b6925bdad7af7bbcc092d6.tex}}}}

\newcommand{\sailRISCVfntransKindOfNum}{\saildoclabelled{sailRISCVfnztranszykindzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztrans_kind_of_num89fdff5348b6925bdad7af7bbcc092d6.tex}}}}

\newcommand{\sailRISCVvalnumOfTransKind}{\saildoclabelled{sailRISCVznumzyofzytranszykind}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_trans_kind7086883ee37c97f3e6858f19cebb2163.tex}}}}

\newcommand{\sailRISCVfnnumOfTransKind}{\saildoclabelled{sailRISCVfnznumzyofzytranszykind}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_trans_kind7086883ee37c97f3e6858f19cebb2163.tex}}}}

\newcommand{\sailRISCVtypecacheOpKind}{\saildoclabelled{sailRISCVtypezcachezyopzykind}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcache_op_kind900c2bd360568e5562e384cfad1cfbd4.tex}}}}

\newcommand{\sailRISCVvalcacheOpKindOfNum}{\saildoclabelled{sailRISCVzcachezyopzykindzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcache_op_kind_of_num612a346f1c1edf9d5bae987ac9d9912c.tex}}}}

\newcommand{\sailRISCVfncacheOpKindOfNum}{\saildoclabelled{sailRISCVfnzcachezyopzykindzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcache_op_kind_of_num612a346f1c1edf9d5bae987ac9d9912c.tex}}}}

\newcommand{\sailRISCVvalnumOfCacheOpKind}{\saildoclabelled{sailRISCVznumzyofzycachezyopzykind}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_cache_op_kindbd96e6225a906fea23a868ff35718006.tex}}}}

\newcommand{\sailRISCVfnnumOfCacheOpKind}{\saildoclabelled{sailRISCVfnznumzyofzycachezyopzykind}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_cache_op_kindbd96e6225a906fea23a868ff35718006.tex}}}}

\newcommand{\sailRISCVtypeinstructionKind}{\saildoclabelled{sailRISCVtypezinstructionzykind}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezinstruction_kinda0a17f6dfb4c893282fe838bdd846354.tex}}}}

\newcommand{\sailRISCVvalReadMem}{\saildoclabelled{sailRISCVzzyzyreadzymem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__read_mem5b50614e040054739d7452238393251d.tex}}}}

\newcommand{\sailRISCVvalReadMemt}{\saildoclabelled{sailRISCVzzyzyreadzymemt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__read_memt00147dd8cf6dc9809e14fc1395c45ce6.tex}}}}

\newcommand{\sailRISCVvalWriteMemEa}{\saildoclabelled{sailRISCVzzyzywritezymemzyea}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__write_mem_ea084b77c6ab56479698cd76a013fd7cad.tex}}}}

\newcommand{\sailRISCVvalWriteMem}{\saildoclabelled{sailRISCVzzyzywritezymem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__write_mem7fed12b7fc053a5ef3b5be1c753041b9.tex}}}}

\newcommand{\sailRISCVvalWriteMemt}{\saildoclabelled{sailRISCVzzyzywritezymemt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__write_memte6e713c02b822271b225111a241edb5f.tex}}}}

\newcommand{\sailRISCVvalWriteTag}{\saildoclabelled{sailRISCVzzyzywritezytag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__write_taga3db5671522692a95035f749d1a6fc7c.tex}}}}

\newcommand{\sailRISCVvalExclRes}{\saildoclabelled{sailRISCVzzyzyexclzyres}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__excl_res213a4f8bb9ba5c1a34b50a170a41bba0.tex}}}}

\newcommand{\sailRISCVvalBarrier}{\saildoclabelled{sailRISCVzzyzybarrier}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__barrier9c91ff87b358aa40ed8f2b1e1d97f44c.tex}}}}

\newcommand{\sailRISCVvalBranchAnnounce}{\saildoclabelled{sailRISCVzzyzybranchzyannounce}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__branch_announce3f5ec48a7e84580ebc85c9d355048c29.tex}}}}

\newcommand{\sailRISCVvalCacheMaintenance}{\saildoclabelled{sailRISCVzzyzycachezymaintenance}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__cache_maintenance664ff31aad5ce99f3549048fee01a578.tex}}}}

\newcommand{\sailRISCVvalInstrAnnounce}{\saildoclabelled{sailRISCVzzyzyinstrzyannounce}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__instr_announce247eaf1a7feec56ee067d896e6f0ee3e.tex}}}}

\newcommand{\sailRISCVvalstringStartswith}{\saildoclabelled{sailRISCVzstringzystartswith}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_startswith150dcce016e36e283e03e57c7aa7f479.tex}}}}

\newcommand{\sailRISCVvalstringDrop}{\saildoclabelled{sailRISCVzstringzydrop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_drop09d7231db4951d3343ee0356a8f98d4e.tex}}}}

\newcommand{\sailRISCVvalstringTake}{\saildoclabelled{sailRISCVzstringzytake}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_takef5fd0689e1a11681ccf5471f34195539.tex}}}}

\newcommand{\sailRISCVvalstringLength}{\saildoclabelled{sailRISCVzstringzylength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_length138975cd51f6e879bf061905da0059f9.tex}}}}

\newcommand{\sailRISCVvalstringAppend}{\saildoclabelled{sailRISCVzstringzyappend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_appendca8a3ce55684edee6af875f28a1550b0.tex}}}}

\newcommand{\sailRISCVvaleqAnything}{\saildoclabelled{sailRISCVzeqzyanything}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeq_anything99dff1d931070d33dac5c755eae24439.tex}}}}

\newcommand{\sailRISCVoverloadHHzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailRISCVoverloadHHzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailRISCVvalregDeref}{\saildoclabelled{sailRISCVzregzyderef}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzreg_deref8bd1d78c61978d7074c7e0e5195e4bf7.tex}}}}

\newcommand{\sailRISCVvalRegDeref}{\saildoclabelled{sailRISCVzzyregzyderef}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_reg_deref95099334a598a80d1fa0f47df99c8b42.tex}}}}

\newcommand{\sailRISCVvalanyVectorUpdate}{\saildoclabelled{sailRISCVzanyzyvectorzyupdate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzany_vector_updatef0077a3dd1846db0e7c8f84fa1a2eed5.tex}}}}

\newcommand{\sailRISCVoverloadIIvectorUpdate}{\saildoclabelled{sailRISCVoverloadIIzvectorzyupdate}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIzvector_updateb14d5207ae01ed7fc9d9882c9cc3ebef.tex}}}}

\newcommand{\sailRISCVvalupdateSubrange}{\saildoclabelled{sailRISCVzupdatezysubrange}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzupdate_subrangea3cf2a13bfd32a2a89bc44a498800493.tex}}}}

\newcommand{\sailRISCVvalvectorConcat}{\saildoclabelled{sailRISCVzvectorzyconcat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzvector_concate0e61f7c9864d8d335d1f5c434546f7c.tex}}}}

\newcommand{\sailRISCVoverloadJJappend}{\saildoclabelled{sailRISCVoverloadJJzappend}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJzappend88575169e0ec1639b6ae3851df999710.tex}}}}

\newcommand{\sailRISCVvalnotBit}{\saildoclabelled{sailRISCVznotzybit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznot_bit3b618f3ab6887bbe967eaa12bf52b297.tex}}}}

\newcommand{\sailRISCVfnnotBit}{\saildoclabelled{sailRISCVfnznotzybit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznot_bit3b618f3ab6887bbe967eaa12bf52b297.tex}}}}

\newcommand{\sailRISCVoverloadKKzW}{\saildoclabelled{sailRISCVoverloadKKzzW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKzzw805a9067649c7cfeedcb41b57a7e2c86.tex}}}}

\newcommand{\sailRISCVvalneqVec}{\saildoclabelled{sailRISCVzneqzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzneq_vecefa97ba9877d7fde3cd929d8ec7a401a.tex}}}}

\newcommand{\sailRISCVfnneqVec}{\saildoclabelled{sailRISCVfnzneqzyvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzneq_vecefa97ba9877d7fde3cd929d8ec7a401a.tex}}}}

\newcommand{\sailRISCVvalneqAnything}{\saildoclabelled{sailRISCVzneqzyanything}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzneq_anythingf220233154ca93d75c0323f604bb8d16.tex}}}}

\newcommand{\sailRISCVfnneqAnything}{\saildoclabelled{sailRISCVfnzneqzyanything}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzneq_anythingf220233154ca93d75c0323f604bb8d16.tex}}}}

\newcommand{\sailRISCVoverloadLLzEightoperatorzZerozOnezJzNine}{\saildoclabelled{sailRISCVoverloadLLzz8operatorz0z1zJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLzz8operatorz0z1zjz981ebe433e26f9e2dfa2a9d2c7f4fe1f4.tex}}}}

\newcommand{\sailRISCVoverloadMMzEightoperatorzZerozSixzNine}{\saildoclabelled{sailRISCVoverloadMMzz8operatorz0z6z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMzz8operatorz0z6z9d3731bb9b1c9d765858778ad48ba6b3a.tex}}}}

\newcommand{\sailRISCVoverloadNNzEightoperatorzZerozUzNine}{\saildoclabelled{sailRISCVoverloadNNzz8operatorz0zUz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNzz8operatorz0zuz99af95b281314726fa91893b57fc290dc.tex}}}}

\newcommand{\sailRISCVvalstringOfInt}{\saildoclabelled{sailRISCVzstringzyofzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_of_int03988e4e2d2976513793427ac823afbe.tex}}}}

\newcommand{\sailRISCVvalstringOfBits}{\saildoclabelled{sailRISCVzstringzyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_of_bits43debe172d2009dbb056cb5252821d62.tex}}}}

\newcommand{\sailRISCVvalstringOfBit}{\saildoclabelled{sailRISCVzstringzyofzybit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_of_bit7313cdbf7b05129d4977581f9bb14794.tex}}}}

\newcommand{\sailRISCVfnstringOfBit}{\saildoclabelled{sailRISCVfnzstringzyofzybit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzstring_of_bit7313cdbf7b05129d4977581f9bb14794.tex}}}}

\newcommand{\sailRISCVoverloadOOBitStr}{\saildoclabelled{sailRISCVoverloadOOzBitStr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOzbitstr0d04da018975c4776e05a9c59c2e380e.tex}}}}

\newcommand{\sailRISCVvalxorVec}{\saildoclabelled{sailRISCVzxorzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzxor_vecdacd54acc32f073fb01d1c188177bc8c.tex}}}}

\newcommand{\sailRISCVvalintPower}{\saildoclabelled{sailRISCVzintzypower}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzint_powerb0c5fc1a9fb0852260414607a93aeae6.tex}}}}

\newcommand{\sailRISCVoverloadPPzEightoperatorzZerozQzNine}{\saildoclabelled{sailRISCVoverloadPPzz8operatorz0zQz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPzz8operatorz0zqz9ccbd65071d8f0fbb9677c7f6e86d3527.tex}}}}

\newcommand{\sailRISCVvalsubVec}{\saildoclabelled{sailRISCVzsubzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsub_vec326e0ba0bb00229be26645e2d44dbd83.tex}}}}

\newcommand{\sailRISCVvalsubVecInt}{\saildoclabelled{sailRISCVzsubzyveczyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsub_vec_int5e6c04459782b1b8cc706ba2e4c8a435.tex}}}}

\newcommand{\sailRISCVoverloadQQzEightoperatorzZerozDzNine}{\saildoclabelled{sailRISCVoverloadQQzz8operatorz0zDz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQzz8operatorz0zdz9aaaae29f381509679e21c2555127a5dd.tex}}}}

\newcommand{\sailRISCVvalquotRoundZero}{\saildoclabelled{sailRISCVzquotzyroundzyzzero}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzquot_round_zzeroa8d9d278dc91a14956dfe19d01766403.tex}}}}

\newcommand{\sailRISCVvalremRoundZero}{\saildoclabelled{sailRISCVzremzyroundzyzzero}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrem_round_zzero90d115d6c3e756b94f7766d1b76fbb83.tex}}}}

\newcommand{\sailRISCVoverloadRRzEightoperatorzZerozFivezNine}{\saildoclabelled{sailRISCVoverloadRRzz8operatorz0z5z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRzz8operatorz0z5z9194a289f0ceb02e29c9b6febc5146071.tex}}}}

\newcommand{\sailRISCVvalminInt}{\saildoclabelled{sailRISCVzminzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmin_intaf4626ab3b9c2d0b9494d7e8d265dd26.tex}}}}

\newcommand{\sailRISCVvalmaxInt}{\saildoclabelled{sailRISCVzmaxzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmax_inta8f95a0baf723be8373221a893afa8f3.tex}}}}

\newcommand{\sailRISCVoverloadSSmin}{\saildoclabelled{sailRISCVoverloadSSzmin}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSzmin95ae3c0ebde1421750e6db87bdf74801.tex}}}}

\newcommand{\sailRISCVoverloadTTmax}{\saildoclabelled{sailRISCVoverloadTTzmax}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTzmax91b641c464c0dc87660499321a356d93.tex}}}}

\newcommand{\sailRISCVvalpowTwo}{\saildoclabelled{sailRISCVzpow2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpow2e971ce2f9ebb899590551317286dfd1b.tex}}}}

\newcommand{\sailRISCVvalprint}{\saildoclabelled{sailRISCVzprint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprintc9b8c9c569def1934362480628956c85.tex}}}}

\newcommand{\sailRISCVvalprintString}{\saildoclabelled{sailRISCVzprintzystring}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_string4b7e44eb021c25878c749374ea5657f7.tex}}}}

\newcommand{\sailRISCVvalprintInstr}{\saildoclabelled{sailRISCVzprintzyinstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_instr59f46726e427ed18b9d5d81c8247a576.tex}}}}

\newcommand{\sailRISCVvalprintReg}{\saildoclabelled{sailRISCVzprintzyreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_reg1e86a2863e701cf481babd6538033417.tex}}}}

\newcommand{\sailRISCVvalprintMem}{\saildoclabelled{sailRISCVzprintzymem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_memb6cd54f21a6e2c7a036f86473d516264.tex}}}}

\newcommand{\sailRISCVvalprintPlatform}{\saildoclabelled{sailRISCVzprintzyplatform}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_platform894b0df15559ad78744140d27df61719.tex}}}}

\newcommand{\sailRISCVvalgetConfigPrintInstr}{\saildoclabelled{sailRISCVzgetzyconfigzyprintzyinstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_config_print_instrcd725d09d3941c391aadf6b945a364c4.tex}}}}

\newcommand{\sailRISCVvalgetConfigPrintReg}{\saildoclabelled{sailRISCVzgetzyconfigzyprintzyreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_config_print_rega14ad214dae5f2d46538a3770abc93e2.tex}}}}

\newcommand{\sailRISCVvalgetConfigPrintMem}{\saildoclabelled{sailRISCVzgetzyconfigzyprintzymem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_config_print_memae95e5785b79c4a3f0105a772bf99dca.tex}}}}

\newcommand{\sailRISCVvalgetConfigPrintPlatform}{\saildoclabelled{sailRISCVzgetzyconfigzyprintzyplatform}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_config_print_platform65eee2fe1a7d52174acea1de4e724e03.tex}}}}

\newcommand{\sailRISCVfngetConfigPrintInstr}{\saildoclabelled{sailRISCVfnzgetzyconfigzyprintzyinstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_config_print_instrcd725d09d3941c391aadf6b945a364c4.tex}}}}

\newcommand{\sailRISCVfngetConfigPrintReg}{\saildoclabelled{sailRISCVfnzgetzyconfigzyprintzyreg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_config_print_rega14ad214dae5f2d46538a3770abc93e2.tex}}}}

\newcommand{\sailRISCVfngetConfigPrintMem}{\saildoclabelled{sailRISCVfnzgetzyconfigzyprintzymem}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_config_print_memae95e5785b79c4a3f0105a772bf99dca.tex}}}}

\newcommand{\sailRISCVfngetConfigPrintPlatform}{\saildoclabelled{sailRISCVfnzgetzyconfigzyprintzyplatform}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_config_print_platform65eee2fe1a7d52174acea1de4e724e03.tex}}}}

\newcommand{\sailRISCVvalEXTS}{\saildoclabelled{sailRISCVzEXTS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzexts8a10d418fac6a2072ef1dfede4580873.tex}}}}

\newcommand{\sailRISCVvalEXTZ}{\saildoclabelled{sailRISCVzEXTZ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextzdb77018947d632a113deb15d298290d4.tex}}}}

\newcommand{\sailRISCVfnEXTS}{\saildoclabelled{sailRISCVfnzEXTS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzexts8a10d418fac6a2072ef1dfede4580873.tex}}}}

\newcommand{\sailRISCVfnEXTZ}{\saildoclabelled{sailRISCVfnzEXTZ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzextzdb77018947d632a113deb15d298290d4.tex}}}}

\newcommand{\sailRISCVvalzzerosImplicit}{\saildoclabelled{sailRISCVzzzeroszyimplicit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzzzeros_implicitce1dd4153c9a1823a9697c4472c43ebf.tex}}}}

\newcommand{\sailRISCVfnzzerosImplicit}{\saildoclabelled{sailRISCVfnzzzeroszyimplicit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzzzeros_implicitce1dd4153c9a1823a9697c4472c43ebf.tex}}}}

\newcommand{\sailRISCVoverloadUUzzeros}{\saildoclabelled{sailRISCVoverloadUUzzzeros}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUzzzerosc530711942e216cef3921733c1c5d101.tex}}}}

\newcommand{\sailRISCVvalones}{\saildoclabelled{sailRISCVzones}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzones26f94136f5db8afd4e9df1e512f7fdc5.tex}}}}

\newcommand{\sailRISCVfnones}{\saildoclabelled{sailRISCVfnzones}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzones26f94136f5db8afd4e9df1e512f7fdc5.tex}}}}

\newcommand{\sailRISCVvalboolToBits}{\saildoclabelled{sailRISCVzboolzytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbool_to_bits827ded794caf4c773562dc8baff6a29a.tex}}}}

\newcommand{\sailRISCVfnboolToBits}{\saildoclabelled{sailRISCVfnzboolzytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzbool_to_bits827ded794caf4c773562dc8baff6a29a.tex}}}}

\newcommand{\sailRISCVvalbitToBool}{\saildoclabelled{sailRISCVzbitzytozybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbit_to_bool238fffa8d41cb3108fd20322f5500ff3.tex}}}}

\newcommand{\sailRISCVfnbitToBool}{\saildoclabelled{sailRISCVfnzbitzytozybool}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzbit_to_bool238fffa8d41cb3108fd20322f5500ff3.tex}}}}

\newcommand{\sailRISCVvaltoBits}{\saildoclabelled{sailRISCVztozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzto_bits9fb7c0bf64c9bfa589ae4882a09f2a40.tex}}}}

\newcommand{\sailRISCVfntoBits}{\saildoclabelled{sailRISCVfnztozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzto_bits9fb7c0bf64c9bfa589ae4882a09f2a40.tex}}}}

\newcommand{\sailRISCVvalzEightoperatorzZerozISzNine}{\saildoclabelled{sailRISCVzz8operatorz0zIzysz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzz8operatorz0zi_sz956bf0eb8f384ccc952f43b53c00f14d1.tex}}}}

\newcommand{\sailRISCVvalzEightoperatorzZerozKzJSzNine}{\saildoclabelled{sailRISCVzz8operatorz0zKzJzysz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzz8operatorz0zkzj_sz904d1eed458afb5704c50166298da928d.tex}}}}

\newcommand{\sailRISCVvalzEightoperatorzZerozIUzNine}{\saildoclabelled{sailRISCVzz8operatorz0zIzyuz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzz8operatorz0zi_uz975e6e2563e418725e99f2d020a6e269f.tex}}}}

\newcommand{\sailRISCVvalzEightoperatorzZerozKzJUzNine}{\saildoclabelled{sailRISCVzz8operatorz0zKzJzyuz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzz8operatorz0zkzj_uz932ccbf178c78f699a55ad5e4e3db033c.tex}}}}

\newcommand{\sailRISCVvalzEightoperatorzZerozIzJUzNine}{\saildoclabelled{sailRISCVzz8operatorz0zIzJzyuz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzz8operatorz0zizj_uz99c310fa9a514922f781c01ba7354f99f.tex}}}}

\newcommand{\sailRISCVfnzEightoperatorzZerozISzNine}{\saildoclabelled{sailRISCVfnzz8operatorz0zIzysz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzz8operatorz0zi_sz956bf0eb8f384ccc952f43b53c00f14d1.tex}}}}

\newcommand{\sailRISCVfnzEightoperatorzZerozKzJSzNine}{\saildoclabelled{sailRISCVfnzz8operatorz0zKzJzysz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzz8operatorz0zkzj_sz904d1eed458afb5704c50166298da928d.tex}}}}

\newcommand{\sailRISCVfnzEightoperatorzZerozIUzNine}{\saildoclabelled{sailRISCVfnzz8operatorz0zIzyuz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzz8operatorz0zi_uz975e6e2563e418725e99f2d020a6e269f.tex}}}}

\newcommand{\sailRISCVfnzEightoperatorzZerozKzJUzNine}{\saildoclabelled{sailRISCVfnzz8operatorz0zKzJzyuz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzz8operatorz0zkzj_uz932ccbf178c78f699a55ad5e4e3db033c.tex}}}}

\newcommand{\sailRISCVfnzEightoperatorzZerozIzJUzNine}{\saildoclabelled{sailRISCVfnzz8operatorz0zIzJzyuz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzz8operatorz0zizj_uz99c310fa9a514922f781c01ba7354f99f.tex}}}}

\newcommand{\sailRISCVvalshiftBitsRight}{\saildoclabelled{sailRISCVzshiftzybitszyright}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshift_bits_right281f5e6a28fe3c92d35fe5c78a0deb41.tex}}}}

\newcommand{\sailRISCVvalshiftBitsLeft}{\saildoclabelled{sailRISCVzshiftzybitszyleft}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshift_bits_left0754e8b870e2a3ba46646c35dac7af10.tex}}}}

\newcommand{\sailRISCVvalshiftl}{\saildoclabelled{sailRISCVzshiftl}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshiftl7827d0dcac29bd8258f158e7c1e77658.tex}}}}

\newcommand{\sailRISCVvalshiftr}{\saildoclabelled{sailRISCVzshiftr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshiftr173b7dba7206ed1b61a12344bdf9182a.tex}}}}

\newcommand{\sailRISCVoverloadVVzEightoperatorzZerozKzKzNine}{\saildoclabelled{sailRISCVoverloadVVzz8operatorz0zKzKz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVzz8operatorz0zkzkz9e772b5e121d0113826739b52dbbce0f8.tex}}}}

\newcommand{\sailRISCVoverloadWWzEightoperatorzZerozIzIzNine}{\saildoclabelled{sailRISCVoverloadWWzz8operatorz0zIzIz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWzz8operatorz0ziziz90068ca3610cb726b2dddda4048ca7686.tex}}}}

\newcommand{\sailRISCVvalshiftRightArithSixFour}{\saildoclabelled{sailRISCVzshiftzyrightzyarith64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshift_right_arith642d6a56971daae2b1fdb862ebbbaf6a46.tex}}}}

\newcommand{\sailRISCVfnshiftRightArithSixFour}{\saildoclabelled{sailRISCVfnzshiftzyrightzyarith64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzshift_right_arith642d6a56971daae2b1fdb862ebbbaf6a46.tex}}}}

\newcommand{\sailRISCVvalshiftRightArithThreeTwo}{\saildoclabelled{sailRISCVzshiftzyrightzyarith32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshift_right_arith32247e0e7505241d38fca8e6a3bcdfea9e.tex}}}}

\newcommand{\sailRISCVfnshiftRightArithThreeTwo}{\saildoclabelled{sailRISCVfnzshiftzyrightzyarith32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzshift_right_arith32247e0e7505241d38fca8e6a3bcdfea9e.tex}}}}

\newcommand{\sailRISCVvalspc}{\saildoclabelled{sailRISCVzspc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzspca574d99b4c3d28e08386a1f673633994.tex}}}}

\newcommand{\sailRISCVvaloptSpc}{\saildoclabelled{sailRISCVzoptzyspc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzopt_spc4aab1150dfed90f36fea1776963edbf0.tex}}}}

\newcommand{\sailRISCVvaldefSpc}{\saildoclabelled{sailRISCVzdefzyspc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdef_spce04ebdaa1e0acd4aa4dd3326642e673e.tex}}}}

\newcommand{\sailRISCVvaldecimalStringOfBits}{\saildoclabelled{sailRISCVzdecimalzystringzyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdecimal_string_of_bits7da73b6b29137ed7163460292c5440b0.tex}}}}

\newcommand{\sailRISCVvalhexBits}{\saildoclabelled{sailRISCVzhexzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits6151f0f3396959dd9a279f1e74f7d7ec.tex}}}}

\newcommand{\sailRISCVvalnLeadingSpaces}{\saildoclabelled{sailRISCVznzyleadingzyspaces}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzn_leading_spaces05ea6c2f03435a60412f4bef062a912a.tex}}}}

\newcommand{\sailRISCVfnnLeadingSpaces}{\saildoclabelled{sailRISCVfnznzyleadingzyspaces}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzn_leading_spaces05ea6c2f03435a60412f4bef062a912a.tex}}}}

\newcommand{\sailRISCVvalspcForwards}{\saildoclabelled{sailRISCVzspczyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzspc_forwardsabfa1efbce2d58c6d3e26c86435d3af4.tex}}}}

\newcommand{\sailRISCVfnspcForwards}{\saildoclabelled{sailRISCVfnzspczyforwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzspc_forwardsabfa1efbce2d58c6d3e26c86435d3af4.tex}}}}

\newcommand{\sailRISCVvalspcBackwards}{\saildoclabelled{sailRISCVzspczybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzspc_backwardsa712e20ab4070963924d2974cc8aa941.tex}}}}

\newcommand{\sailRISCVfnspcBackwards}{\saildoclabelled{sailRISCVfnzspczybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzspc_backwardsa712e20ab4070963924d2974cc8aa941.tex}}}}

\newcommand{\sailRISCVvalspcMatchesPrefix}{\saildoclabelled{sailRISCVzspczymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzspc_matches_prefix38c7965c7edeefb5fb2ccd6915f5bdbb.tex}}}}

\newcommand{\sailRISCVfnspcMatchesPrefix}{\saildoclabelled{sailRISCVfnzspczymatcheszyprefix}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzspc_matches_prefix38c7965c7edeefb5fb2ccd6915f5bdbb.tex}}}}

\newcommand{\sailRISCVvaloptSpcForwards}{\saildoclabelled{sailRISCVzoptzyspczyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzopt_spc_forwards395c7cf20c474712cbbb7c80edd24bda.tex}}}}

\newcommand{\sailRISCVfnoptSpcForwards}{\saildoclabelled{sailRISCVfnzoptzyspczyforwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzopt_spc_forwards395c7cf20c474712cbbb7c80edd24bda.tex}}}}

\newcommand{\sailRISCVvaloptSpcBackwards}{\saildoclabelled{sailRISCVzoptzyspczybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzopt_spc_backwards68e297450ccdf6f2339325379c27029f.tex}}}}

\newcommand{\sailRISCVfnoptSpcBackwards}{\saildoclabelled{sailRISCVfnzoptzyspczybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzopt_spc_backwards68e297450ccdf6f2339325379c27029f.tex}}}}

\newcommand{\sailRISCVvaloptSpcMatchesPrefix}{\saildoclabelled{sailRISCVzoptzyspczymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzopt_spc_matches_prefix495f7798e6650e2ff628a5b7715c161c.tex}}}}

\newcommand{\sailRISCVfnoptSpcMatchesPrefix}{\saildoclabelled{sailRISCVfnzoptzyspczymatcheszyprefix}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzopt_spc_matches_prefix495f7798e6650e2ff628a5b7715c161c.tex}}}}

\newcommand{\sailRISCVvaldefSpcForwards}{\saildoclabelled{sailRISCVzdefzyspczyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdef_spc_forwards4eafa854d5b706686aca12e499e738fa.tex}}}}

\newcommand{\sailRISCVfndefSpcForwards}{\saildoclabelled{sailRISCVfnzdefzyspczyforwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdef_spc_forwards4eafa854d5b706686aca12e499e738fa.tex}}}}

\newcommand{\sailRISCVvaldefSpcBackwards}{\saildoclabelled{sailRISCVzdefzyspczybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdef_spc_backwardseab568d1f8e592642bb1655eb934a620.tex}}}}

\newcommand{\sailRISCVfndefSpcBackwards}{\saildoclabelled{sailRISCVfnzdefzyspczybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdef_spc_backwardseab568d1f8e592642bb1655eb934a620.tex}}}}

\newcommand{\sailRISCVvaldefSpcMatchesPrefix}{\saildoclabelled{sailRISCVzdefzyspczymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdef_spc_matches_prefix0e41afd1e8fe11919b3e9439288e00c3.tex}}}}

\newcommand{\sailRISCVfndefSpcMatchesPrefix}{\saildoclabelled{sailRISCVfnzdefzyspczymatcheszyprefix}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdef_spc_matches_prefix0e41afd1e8fe11919b3e9439288e00c3.tex}}}}

\newcommand{\sailRISCVvalhexBitsOne}{\saildoclabelled{sailRISCVzhexzybitszy1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1478f9a2bfac5b1844d4822c98afbb89d.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneForwards}{\saildoclabelled{sailRISCVzhexzybitszy1zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1_forwardsf283099d0fc824606ed0d57afc78de8a.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy1zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1_forwards_matches95bbf636d6fecebea6adab4fb1b42ac0.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy1zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_1_forwards_matches95bbf636d6fecebea6adab4fb1b42ac0.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy1zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1_matches_prefixd812208f2aa5a7b3cf37c8de5c575662.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy1zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1_backwards_matches3d78f15da2768104290b952c286f2f91.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy1zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_1_backwards_matches3d78f15da2768104290b952c286f2f91.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneBackwards}{\saildoclabelled{sailRISCVzhexzybitszy1zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1_backwards90e5440bb0c40b9363498a8d972dba41.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy1zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_1_backwards90e5440bb0c40b9363498a8d972dba41.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwo}{\saildoclabelled{sailRISCVzhexzybitszy2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_270bd1024c2f2d5860abcddb1e5cdd513.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoForwards}{\saildoclabelled{sailRISCVzhexzybitszy2zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_2_forwards72b197d3d92a10d7d05fb57812f597ab.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy2zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_2_forwards_matches7ab140c97f69659d3ab1d910b07425fb.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy2zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_2_forwards_matches7ab140c97f69659d3ab1d910b07425fb.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy2zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_2_matches_prefix948a15ea9e341681f6b07cb073ac1114.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy2zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_2_backwards_matches823cb41992ed3a26886d992e75e86734.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy2zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_2_backwards_matches823cb41992ed3a26886d992e75e86734.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoBackwards}{\saildoclabelled{sailRISCVzhexzybitszy2zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_2_backwards18d79d6a578203ebce0993a1703a4245.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy2zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_2_backwards18d79d6a578203ebce0993a1703a4245.tex}}}}

\newcommand{\sailRISCVvalhexBitsThree}{\saildoclabelled{sailRISCVzhexzybitszy3}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3aeb691402af5232353b21f4b29231f77.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeForwards}{\saildoclabelled{sailRISCVzhexzybitszy3zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3_forwards7bd80f2805155aa4c3a7525bb0bfd448.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy3zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3_forwards_matchese79d3588a48711c3aab539462e1e83ad.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy3zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_3_forwards_matchese79d3588a48711c3aab539462e1e83ad.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy3zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3_matches_prefix0b670e4346265cc88b71be93bef14dae.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy3zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3_backwards_matches952f17dffac18d98619e00bc97a700fc.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy3zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_3_backwards_matches952f17dffac18d98619e00bc97a700fc.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeBackwards}{\saildoclabelled{sailRISCVzhexzybitszy3zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3_backwardsf853f7ad9bfed642772b10dafd6910d1.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy3zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_3_backwardsf853f7ad9bfed642772b10dafd6910d1.tex}}}}

\newcommand{\sailRISCVvalhexBitsFour}{\saildoclabelled{sailRISCVzhexzybitszy4}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_4cc2b0d5d62eeaf81d463b3beb7b16ede.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourForwards}{\saildoclabelled{sailRISCVzhexzybitszy4zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_4_forwards17651a29b8d01053a94a764e92e93964.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy4zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_4_forwards_matchesc9b2af172c13a489fa870acdd673758a.tex}}}}

\newcommand{\sailRISCVfnhexBitsFourForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy4zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_4_forwards_matchesc9b2af172c13a489fa870acdd673758a.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy4zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_4_matches_prefix7449c0ebcb161f55de6260595c0db150.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy4zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_4_backwards_matches798cb282812c7bc9b083a091bb0b23ca.tex}}}}

\newcommand{\sailRISCVfnhexBitsFourBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy4zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_4_backwards_matches798cb282812c7bc9b083a091bb0b23ca.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourBackwards}{\saildoclabelled{sailRISCVzhexzybitszy4zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_4_backwardsf22b435ac96c309eec82519c5c010323.tex}}}}

\newcommand{\sailRISCVfnhexBitsFourBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy4zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_4_backwardsf22b435ac96c309eec82519c5c010323.tex}}}}

\newcommand{\sailRISCVvalhexBitsFive}{\saildoclabelled{sailRISCVzhexzybitszy5}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_5daa8fabe8bf4a20ba57e93cf91addd75.tex}}}}

\newcommand{\sailRISCVvalhexBitsFiveForwards}{\saildoclabelled{sailRISCVzhexzybitszy5zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_5_forwards79911e0485d859b00a2fdcba8cff5318.tex}}}}

\newcommand{\sailRISCVvalhexBitsFiveForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy5zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_5_forwards_matches3e31f036e77b0ee1a3e8312b0067959b.tex}}}}

\newcommand{\sailRISCVfnhexBitsFiveForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy5zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_5_forwards_matches3e31f036e77b0ee1a3e8312b0067959b.tex}}}}

\newcommand{\sailRISCVvalhexBitsFiveMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy5zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_5_matches_prefix998186306b8236e178fc5d664bda45c0.tex}}}}

\newcommand{\sailRISCVvalhexBitsFiveBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy5zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_5_backwards_matchesf675096dc18dd61104842d90f51800a8.tex}}}}

\newcommand{\sailRISCVfnhexBitsFiveBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy5zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_5_backwards_matchesf675096dc18dd61104842d90f51800a8.tex}}}}

\newcommand{\sailRISCVvalhexBitsFiveBackwards}{\saildoclabelled{sailRISCVzhexzybitszy5zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_5_backwards79c47a53cbcc5ca893c439296fe2bd3f.tex}}}}

\newcommand{\sailRISCVfnhexBitsFiveBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy5zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_5_backwards79c47a53cbcc5ca893c439296fe2bd3f.tex}}}}

\newcommand{\sailRISCVvalhexBitsSix}{\saildoclabelled{sailRISCVzhexzybitszy6}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_61cff7c3b87dd820982f77ae4876bbe56.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixForwards}{\saildoclabelled{sailRISCVzhexzybitszy6zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_6_forwards3455f13508c617afbe64b39dede36554.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy6zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_6_forwards_matchescaeea7989719fec9093c81797a7f4155.tex}}}}

\newcommand{\sailRISCVfnhexBitsSixForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy6zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_6_forwards_matchescaeea7989719fec9093c81797a7f4155.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy6zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_6_matches_prefixb8878485899ba2293890312e921ac156.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy6zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_6_backwards_matches4f038823a669140ed233992d9e5ddb69.tex}}}}

\newcommand{\sailRISCVfnhexBitsSixBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy6zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_6_backwards_matches4f038823a669140ed233992d9e5ddb69.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixBackwards}{\saildoclabelled{sailRISCVzhexzybitszy6zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_6_backwardsabaf13af56590b164adcda6b4fd1b52f.tex}}}}

\newcommand{\sailRISCVfnhexBitsSixBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy6zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_6_backwardsabaf13af56590b164adcda6b4fd1b52f.tex}}}}

\newcommand{\sailRISCVvalhexBitsSeven}{\saildoclabelled{sailRISCVzhexzybitszy7}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_7b8d1ab69e279cfbd7a9d7c59b1171b24.tex}}}}

\newcommand{\sailRISCVvalhexBitsSevenForwards}{\saildoclabelled{sailRISCVzhexzybitszy7zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_7_forwards9bd105e290f5b2e7d8bb2e10f49c067b.tex}}}}

\newcommand{\sailRISCVvalhexBitsSevenForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy7zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_7_forwards_matches9d7aa1993e9d141c0950fe9e67734abc.tex}}}}

\newcommand{\sailRISCVfnhexBitsSevenForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy7zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_7_forwards_matches9d7aa1993e9d141c0950fe9e67734abc.tex}}}}

\newcommand{\sailRISCVvalhexBitsSevenMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy7zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_7_matches_prefixfe0ccd9dca07ce0b4f7d3176ad3fc10c.tex}}}}

\newcommand{\sailRISCVvalhexBitsSevenBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy7zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_7_backwards_matchescc985ebeb5f5adedc7e184499a8978db.tex}}}}

\newcommand{\sailRISCVfnhexBitsSevenBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy7zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_7_backwards_matchescc985ebeb5f5adedc7e184499a8978db.tex}}}}

\newcommand{\sailRISCVvalhexBitsSevenBackwards}{\saildoclabelled{sailRISCVzhexzybitszy7zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_7_backwards33c217f9145eec45b693f09bca0d89ea.tex}}}}

\newcommand{\sailRISCVfnhexBitsSevenBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy7zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_7_backwards33c217f9145eec45b693f09bca0d89ea.tex}}}}

\newcommand{\sailRISCVvalhexBitsEight}{\saildoclabelled{sailRISCVzhexzybitszy8}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_8e02cd45b50bbc73ca04e08e3df697f5d.tex}}}}

\newcommand{\sailRISCVvalhexBitsEightForwards}{\saildoclabelled{sailRISCVzhexzybitszy8zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_8_forwards168d310ff118fd3c7d7bc80f8de29d67.tex}}}}

\newcommand{\sailRISCVvalhexBitsEightForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy8zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_8_forwards_matches0746becf5ca996196bfae6048bab9bb1.tex}}}}

\newcommand{\sailRISCVfnhexBitsEightForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy8zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_8_forwards_matches0746becf5ca996196bfae6048bab9bb1.tex}}}}

\newcommand{\sailRISCVvalhexBitsEightMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy8zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_8_matches_prefixf713d7df51d74309ab21b6aa029dbeed.tex}}}}

\newcommand{\sailRISCVvalhexBitsEightBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy8zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_8_backwards_matchesa183109b599ae5e880adc653bde047ba.tex}}}}

\newcommand{\sailRISCVfnhexBitsEightBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy8zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_8_backwards_matchesa183109b599ae5e880adc653bde047ba.tex}}}}

\newcommand{\sailRISCVvalhexBitsEightBackwards}{\saildoclabelled{sailRISCVzhexzybitszy8zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_8_backwards8502ba5c5fdfe5404c185ff925d26a02.tex}}}}

\newcommand{\sailRISCVfnhexBitsEightBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy8zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_8_backwards8502ba5c5fdfe5404c185ff925d26a02.tex}}}}

\newcommand{\sailRISCVvalhexBitsNine}{\saildoclabelled{sailRISCVzhexzybitszy9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_9eeceb6bd9aab72270435e4d9e8c5dc4c.tex}}}}

\newcommand{\sailRISCVvalhexBitsNineForwards}{\saildoclabelled{sailRISCVzhexzybitszy9zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_9_forwards5bc4abb19984f8188c037a8554a3ce15.tex}}}}

\newcommand{\sailRISCVvalhexBitsNineForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy9zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_9_forwards_matches73ffbf54790f1b1c63b0dc63773cd0c0.tex}}}}

\newcommand{\sailRISCVfnhexBitsNineForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy9zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_9_forwards_matches73ffbf54790f1b1c63b0dc63773cd0c0.tex}}}}

\newcommand{\sailRISCVvalhexBitsNineMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy9zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_9_matches_prefix693d173094578fcf50e2fb151d0c156e.tex}}}}

\newcommand{\sailRISCVvalhexBitsNineBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy9zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_9_backwards_matches34e146fa5f101fa17110f57d272dec69.tex}}}}

\newcommand{\sailRISCVfnhexBitsNineBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy9zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_9_backwards_matches34e146fa5f101fa17110f57d272dec69.tex}}}}

\newcommand{\sailRISCVvalhexBitsNineBackwards}{\saildoclabelled{sailRISCVzhexzybitszy9zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_9_backwards90cddf73654805833800c2414c31ab0f.tex}}}}

\newcommand{\sailRISCVfnhexBitsNineBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy9zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_9_backwards90cddf73654805833800c2414c31ab0f.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneZero}{\saildoclabelled{sailRISCVzhexzybitszy10}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1001007fc28a3cc2512c7863ca8f700d8b.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneZeroForwards}{\saildoclabelled{sailRISCVzhexzybitszy10zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_10_forwardseca444da7d319d1932fce8e708381d1e.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneZeroForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy10zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_10_forwards_matches5805c03590a8c87ee15c304ac5e14038.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneZeroForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy10zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_10_forwards_matches5805c03590a8c87ee15c304ac5e14038.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneZeroMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy10zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_10_matches_prefix1bc10569a97d5b943c4d0e1bee005436.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneZeroBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy10zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_10_backwards_matches40e05acb0a138e49841d114ad4d36956.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneZeroBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy10zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_10_backwards_matches40e05acb0a138e49841d114ad4d36956.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneZeroBackwards}{\saildoclabelled{sailRISCVzhexzybitszy10zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_10_backwards3ea67a7e3b03c19fc3f62bce5d70adcf.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneZeroBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy10zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_10_backwards3ea67a7e3b03c19fc3f62bce5d70adcf.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneOne}{\saildoclabelled{sailRISCVzhexzybitszy11}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1196b03eaf6acc67335c0bb71c802e6a22.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneOneForwards}{\saildoclabelled{sailRISCVzhexzybitszy11zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_11_forwardsa103ffbf0ab1e78130e8eca0e504aba5.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneOneForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy11zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_11_forwards_matchesc72e36f9e9259ad52cfd038ae9c0251f.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneOneForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy11zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_11_forwards_matchesc72e36f9e9259ad52cfd038ae9c0251f.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneOneMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy11zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_11_matches_prefix5542021dd19d9d49c8135e0408dda5bf.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneOneBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy11zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_11_backwards_matchesd1ccc1a72470b9d5d21bdc4ac13ff26b.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneOneBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy11zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_11_backwards_matchesd1ccc1a72470b9d5d21bdc4ac13ff26b.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneOneBackwards}{\saildoclabelled{sailRISCVzhexzybitszy11zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_11_backwards2baa8535235545b1d36570cd9bfa54d3.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneOneBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy11zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_11_backwards2baa8535235545b1d36570cd9bfa54d3.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneTwo}{\saildoclabelled{sailRISCVzhexzybitszy12}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_125a4772f29c6286c50b66c991563e61c3.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneTwoForwards}{\saildoclabelled{sailRISCVzhexzybitszy12zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_12_forwardsfead99eab466bc9417dd261cbed56176.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneTwoForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy12zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_12_forwards_matches23afc09f193a32dea040a72b95ec91b2.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneTwoForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy12zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_12_forwards_matches23afc09f193a32dea040a72b95ec91b2.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneTwoMatchesPrefix}{\saildoclabelled{sailRISCVfnzhexzybitszy12zymatcheszyprefix}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_12_matches_prefixc31c0737edfea85e61e2e4a0e4afa0dc.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneTwoBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy12zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_12_backwards_matches6a7e459d92157f0ba9dee2e4c7899300.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneTwoBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy12zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_12_backwards_matches6a7e459d92157f0ba9dee2e4c7899300.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneTwoBackwards}{\saildoclabelled{sailRISCVzhexzybitszy12zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_12_backwards3d80f810c3a0bfaf0d29151a18d72567.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneTwoBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy12zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_12_backwards3d80f810c3a0bfaf0d29151a18d72567.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneThree}{\saildoclabelled{sailRISCVzhexzybitszy13}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_13f2e19b07147e1bc75b3a752515303583.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneThreeForwards}{\saildoclabelled{sailRISCVzhexzybitszy13zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_13_forwards4a6f3d80543dcfc7821c2bf16e534c80.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneThreeForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy13zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_13_forwards_matches24cf47063279787f52ede006100876ff.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneThreeForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy13zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_13_forwards_matches24cf47063279787f52ede006100876ff.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneThreeMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy13zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_13_matches_prefix808dd1e0db4d0e2cbb2964dee566f987.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneThreeBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy13zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_13_backwards_matches3380960c8e44f21f0eeafd0244600ee6.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneThreeBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy13zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_13_backwards_matches3380960c8e44f21f0eeafd0244600ee6.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneThreeBackwards}{\saildoclabelled{sailRISCVzhexzybitszy13zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_13_backwards75db4a8adaa37e62b3ea51d810cbbf3b.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneThreeBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy13zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_13_backwards75db4a8adaa37e62b3ea51d810cbbf3b.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFour}{\saildoclabelled{sailRISCVzhexzybitszy14}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_147ca431b3e814f7be996cd1b6ec3c0902.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFourForwards}{\saildoclabelled{sailRISCVzhexzybitszy14zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_14_forwards8f53488826326c38c678631a29ef042b.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFourForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy14zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_14_forwards_matches229689dc85657ccebc6a0143fb21144e.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneFourForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy14zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_14_forwards_matches229689dc85657ccebc6a0143fb21144e.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFourMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy14zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_14_matches_prefix43b0d69de97191b01d4d4ad6d99d2952.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFourBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy14zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_14_backwards_matches7a9acb89282cc5c0ad18d89d22bf3cfa.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneFourBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy14zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_14_backwards_matches7a9acb89282cc5c0ad18d89d22bf3cfa.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFourBackwards}{\saildoclabelled{sailRISCVzhexzybitszy14zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_14_backwards825f2ad69791fa9a1bb2792ac85efc54.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneFourBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy14zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_14_backwards825f2ad69791fa9a1bb2792ac85efc54.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFive}{\saildoclabelled{sailRISCVzhexzybitszy15}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_15073380baa5f552c999850321b1ecde51.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFiveForwards}{\saildoclabelled{sailRISCVzhexzybitszy15zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_15_forwards6c990ff9d54de24c898e16e2e488b179.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFiveForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy15zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_15_forwards_matches923e93be7d0b466ae08582f59a3c9529.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneFiveForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy15zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_15_forwards_matches923e93be7d0b466ae08582f59a3c9529.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFiveMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy15zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_15_matches_prefixa2a5a94154c4b4c6efd07c71b5146350.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFiveBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy15zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_15_backwards_matchesc6cd9235f40d6808371474280c964ff1.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneFiveBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy15zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_15_backwards_matchesc6cd9235f40d6808371474280c964ff1.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneFiveBackwards}{\saildoclabelled{sailRISCVzhexzybitszy15zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_15_backwardscb4ce484e79dc8d005cf2bda729e7867.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneFiveBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy15zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_15_backwardscb4ce484e79dc8d005cf2bda729e7867.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSix}{\saildoclabelled{sailRISCVzhexzybitszy16}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_167d95ad16536f8aabd412012ac1a3e03f.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSixForwards}{\saildoclabelled{sailRISCVzhexzybitszy16zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_16_forwards7f61f6684c0758bacebc97ae288552c8.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSixForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy16zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_16_forwards_matches99127000f54090aaa9f0aeb2c20f4685.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneSixForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy16zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_16_forwards_matches99127000f54090aaa9f0aeb2c20f4685.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSixMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy16zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_16_matches_prefix38bcd18ff44c77953c7f4f991dfa37b8.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSixBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy16zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_16_backwards_matches8ff37bbe35e588c9d66f041b5b32d8e0.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneSixBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy16zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_16_backwards_matches8ff37bbe35e588c9d66f041b5b32d8e0.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSixBackwards}{\saildoclabelled{sailRISCVzhexzybitszy16zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_16_backwards8afef1c1c4af4f381f60fc4dc7267c9c.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneSixBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy16zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_16_backwards8afef1c1c4af4f381f60fc4dc7267c9c.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSeven}{\saildoclabelled{sailRISCVzhexzybitszy17}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_17d357434a9e9aecc580dae54ef5402fcf.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSevenForwards}{\saildoclabelled{sailRISCVzhexzybitszy17zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_17_forwards1d1b1aacf0ce8d2f042cb60029feef84.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSevenForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy17zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_17_forwards_matches45df8bfd52709ac4d9906f538498742e.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneSevenForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy17zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_17_forwards_matches45df8bfd52709ac4d9906f538498742e.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSevenMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy17zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_17_matches_prefix02c803ee497f2adf656b9a546dc9d148.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSevenBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy17zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_17_backwards_matchesd594e6fb2cf338d85aa8e3a859821359.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneSevenBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy17zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_17_backwards_matchesd594e6fb2cf338d85aa8e3a859821359.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneSevenBackwards}{\saildoclabelled{sailRISCVzhexzybitszy17zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_17_backwards96076e6b0ee1d8c887acfae20a696145.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneSevenBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy17zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_17_backwards96076e6b0ee1d8c887acfae20a696145.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneEight}{\saildoclabelled{sailRISCVzhexzybitszy18}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1819473bd89c251dd41ec313d06e46da0e.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneEightForwards}{\saildoclabelled{sailRISCVzhexzybitszy18zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_18_forwards47e61ad2851c0c0e789494a5e30c9e1c.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneEightForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy18zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_18_forwards_matches6e035e739a1d5414f87357bc391d08b3.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneEightForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy18zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_18_forwards_matches6e035e739a1d5414f87357bc391d08b3.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneEightMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy18zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_18_matches_prefix0123403473ed4dd9dbffc716d963c568.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneEightBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy18zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_18_backwards_matches72b528c9dd8e982607b88bd8ab46a37d.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneEightBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy18zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_18_backwards_matches72b528c9dd8e982607b88bd8ab46a37d.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneEightBackwards}{\saildoclabelled{sailRISCVzhexzybitszy18zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_18_backwards0500c1a0187a21072c3255f60243909f.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneEightBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy18zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_18_backwards0500c1a0187a21072c3255f60243909f.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneNine}{\saildoclabelled{sailRISCVzhexzybitszy19}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_1938ed2064ef7ce8152e6dfd8213383d7e.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneNineForwards}{\saildoclabelled{sailRISCVzhexzybitszy19zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_19_forwardsc23db4c1e0ead6b3252ea4464c668ee1.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneNineForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy19zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_19_forwards_matches07c7d804aca651680480475ad9d45b66.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneNineForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy19zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_19_forwards_matches07c7d804aca651680480475ad9d45b66.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneNineMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy19zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_19_matches_prefix28d0e3106abb68242ac4e35ed75b7eea.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneNineBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy19zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_19_backwards_matchesd823f57016d205b9df109966ee967db9.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneNineBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy19zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_19_backwards_matchesd823f57016d205b9df109966ee967db9.tex}}}}

\newcommand{\sailRISCVvalhexBitsOneNineBackwards}{\saildoclabelled{sailRISCVzhexzybitszy19zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_19_backwards8a1ab4ffc6b6e5e3c0cf6702ec74b710.tex}}}}

\newcommand{\sailRISCVfnhexBitsOneNineBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy19zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_19_backwards8a1ab4ffc6b6e5e3c0cf6702ec74b710.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoZero}{\saildoclabelled{sailRISCVzhexzybitszy20}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_20073767bf3c4e755df8668de0f192df95.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoZeroForwards}{\saildoclabelled{sailRISCVzhexzybitszy20zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_20_forwards00e9d80df23932a0cd55fe8e4cea5260.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoZeroForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy20zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_20_forwards_matchesde8955f96663b48788095ef74c50f0aa.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoZeroForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy20zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_20_forwards_matchesde8955f96663b48788095ef74c50f0aa.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoZeroMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy20zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_20_matches_prefixdf9ef269745a9eb5e6b479b1935b64ab.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoZeroBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy20zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_20_backwards_matches8c546ae28d487f510dca7fe30ea629c5.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoZeroBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy20zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_20_backwards_matches8c546ae28d487f510dca7fe30ea629c5.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoZeroBackwards}{\saildoclabelled{sailRISCVzhexzybitszy20zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_20_backwardsed333b625b69d435d8e8df1b980d11ef.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoZeroBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy20zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_20_backwardsed333b625b69d435d8e8df1b980d11ef.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoOne}{\saildoclabelled{sailRISCVzhexzybitszy21}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_215a399be0fd96b92fed46a34ed6d97e44.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoOneForwards}{\saildoclabelled{sailRISCVzhexzybitszy21zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_21_forwards5d6372cc66bb45095acb2dbe03a6acfc.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoOneForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy21zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_21_forwards_matches05f5fa78d5ad49b7efae27025b546cb7.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoOneForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy21zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_21_forwards_matches05f5fa78d5ad49b7efae27025b546cb7.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoOneMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy21zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_21_matches_prefix159b58fe3bdaba7ade8041d986b2ecf6.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoOneBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy21zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_21_backwards_matches477a84c0bff49ab6511438197e40d9c3.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoOneBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy21zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_21_backwards_matches477a84c0bff49ab6511438197e40d9c3.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoOneBackwards}{\saildoclabelled{sailRISCVzhexzybitszy21zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_21_backwardsc44f7bb35fd47e4506558a2d7d995f8e.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoOneBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy21zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_21_backwardsc44f7bb35fd47e4506558a2d7d995f8e.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoTwo}{\saildoclabelled{sailRISCVzhexzybitszy22}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_228df71d429e9677759c4b9421597b9624.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoTwoForwards}{\saildoclabelled{sailRISCVzhexzybitszy22zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_22_forwards5f20df76cf594392e558c43103ffc6e4.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoTwoForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy22zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_22_forwards_matches4fe97899c8181992923cd1daaa36d526.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoTwoForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy22zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_22_forwards_matches4fe97899c8181992923cd1daaa36d526.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoTwoMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy22zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_22_matches_prefix1a790a92ddf1d11e5f9d0ff8b4ca8b1c.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoTwoBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy22zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_22_backwards_matchesfd56758d4cd0fd6150ee51afa372c83b.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoTwoBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy22zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_22_backwards_matchesfd56758d4cd0fd6150ee51afa372c83b.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoTwoBackwards}{\saildoclabelled{sailRISCVzhexzybitszy22zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_22_backwardsfbed1dd3d215529ff44a9e8165218968.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoTwoBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy22zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_22_backwardsfbed1dd3d215529ff44a9e8165218968.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoThree}{\saildoclabelled{sailRISCVzhexzybitszy23}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_23418f7302c0b7161a092d463e4d8af7dc.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoThreeForwards}{\saildoclabelled{sailRISCVzhexzybitszy23zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_23_forwardsdd8792f3a53735041dd06c758d6e9f7e.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoThreeForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy23zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_23_forwards_matchesb58b33da7b8d1a86392eabd6cc87b2c3.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoThreeForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy23zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_23_forwards_matchesb58b33da7b8d1a86392eabd6cc87b2c3.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoThreeMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy23zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_23_matches_prefix48403fc7c51b83fad5e40b0f6370b8fa.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoThreeBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy23zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_23_backwards_matchesa97370178cb502dd696426e4a347c318.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoThreeBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy23zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_23_backwards_matchesa97370178cb502dd696426e4a347c318.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoThreeBackwards}{\saildoclabelled{sailRISCVzhexzybitszy23zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_23_backwards2183795dfc2ff2f588be2709c2cd7639.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoThreeBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy23zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_23_backwards2183795dfc2ff2f588be2709c2cd7639.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFour}{\saildoclabelled{sailRISCVzhexzybitszy24}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_246fe29a7e07e79124e13aa086639a725a.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFourForwards}{\saildoclabelled{sailRISCVzhexzybitszy24zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_24_forwardsdeaf00c9fe92ade0c2e92648a2b58039.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFourForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy24zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_24_forwards_matchesf4dd0da48edd6a31433b0bae1bedc1f5.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoFourForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy24zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_24_forwards_matchesf4dd0da48edd6a31433b0bae1bedc1f5.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFourMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy24zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_24_matches_prefix6ba2f72e46135bdb8c80c62ad4b58e8f.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFourBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy24zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_24_backwards_matchesb2a483aa8b7cae87c37d98bc8b2a7345.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoFourBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy24zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_24_backwards_matchesb2a483aa8b7cae87c37d98bc8b2a7345.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFourBackwards}{\saildoclabelled{sailRISCVzhexzybitszy24zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_24_backwardsa48c754c7049ebcb72d1fbba8bcfaadf.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoFourBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy24zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_24_backwardsa48c754c7049ebcb72d1fbba8bcfaadf.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFive}{\saildoclabelled{sailRISCVzhexzybitszy25}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_25b2fb96ee1c2b78dcefb54132cd9af05a.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFiveForwards}{\saildoclabelled{sailRISCVzhexzybitszy25zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_25_forwards72bc0d414786f2c38ca3e1ba78cab739.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFiveForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy25zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_25_forwards_matches6d8831afa1ed150c2dca6afcd8d46fd1.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoFiveForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy25zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_25_forwards_matches6d8831afa1ed150c2dca6afcd8d46fd1.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFiveMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy25zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_25_matches_prefixa3fd9e9a9ab3f00e09575979dd9a94e8.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFiveBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy25zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_25_backwards_matchese97e136616a70048191383b2a45471f6.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoFiveBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy25zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_25_backwards_matchese97e136616a70048191383b2a45471f6.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoFiveBackwards}{\saildoclabelled{sailRISCVzhexzybitszy25zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_25_backwardsb4f6ac6cc03e034620b7a4a11a89c5fc.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoFiveBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy25zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_25_backwardsb4f6ac6cc03e034620b7a4a11a89c5fc.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSix}{\saildoclabelled{sailRISCVzhexzybitszy26}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_26663364c85fd29e21280b999b60cb2a55.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSixForwards}{\saildoclabelled{sailRISCVzhexzybitszy26zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_26_forwards5a6114b9bf479d01fa3a9e2beec5d91b.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSixForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy26zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_26_forwards_matchesec5940b6c813530a4c8c509af6c000b6.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoSixForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy26zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_26_forwards_matchesec5940b6c813530a4c8c509af6c000b6.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSixMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy26zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_26_matches_prefix7b5176f43e479ddf2dec5f4a2011b98f.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSixBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy26zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_26_backwards_matches0ea73e31736f776e20958f45ec3e81bd.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoSixBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy26zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_26_backwards_matches0ea73e31736f776e20958f45ec3e81bd.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSixBackwards}{\saildoclabelled{sailRISCVzhexzybitszy26zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_26_backwardsca9980b4fb1beb5e20216094b1b6b352.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoSixBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy26zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_26_backwardsca9980b4fb1beb5e20216094b1b6b352.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSeven}{\saildoclabelled{sailRISCVzhexzybitszy27}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_27b316c424414b7868c1946d3aa5df4022.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSevenForwards}{\saildoclabelled{sailRISCVzhexzybitszy27zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_27_forwardsd1cadb067b94f8db9ac21a09b0a9c465.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSevenForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy27zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_27_forwards_matches6867770d92d07d048cf22050458e9a6f.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoSevenForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy27zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_27_forwards_matches6867770d92d07d048cf22050458e9a6f.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSevenMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy27zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_27_matches_prefixdc708eca229898ef6aae7c4b60f3b806.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSevenBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy27zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_27_backwards_matchesc36973ea671b22434d73ad552c3b36f1.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoSevenBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy27zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_27_backwards_matchesc36973ea671b22434d73ad552c3b36f1.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoSevenBackwards}{\saildoclabelled{sailRISCVzhexzybitszy27zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_27_backwards4d49d22a17608696fe779e708d0d5091.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoSevenBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy27zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_27_backwards4d49d22a17608696fe779e708d0d5091.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoEight}{\saildoclabelled{sailRISCVzhexzybitszy28}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_288d4243d5b924b9df9b04ff6f5779762e.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoEightForwards}{\saildoclabelled{sailRISCVzhexzybitszy28zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_28_forwards1cd2299af6ec5f9078eb9063e9f85a94.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoEightForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy28zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_28_forwards_matchesc4d71e8f4caf976479bf0fd50de2a1f7.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoEightForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy28zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_28_forwards_matchesc4d71e8f4caf976479bf0fd50de2a1f7.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoEightMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy28zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_28_matches_prefix70f347867a8aba96b2c10f78f8f7a372.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoEightBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy28zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_28_backwards_matches0baec25715c212015f55f72f54702da4.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoEightBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy28zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_28_backwards_matches0baec25715c212015f55f72f54702da4.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoEightBackwards}{\saildoclabelled{sailRISCVzhexzybitszy28zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_28_backwards2c2d2daf166e3a6a7935d895391a113e.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoEightBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy28zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_28_backwards2c2d2daf166e3a6a7935d895391a113e.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoNine}{\saildoclabelled{sailRISCVzhexzybitszy29}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_29efa82370fcd77919b51fb03d70b237d5.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoNineForwards}{\saildoclabelled{sailRISCVzhexzybitszy29zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_29_forwards25570c63210d57bb228476e7b744cbc0.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoNineForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy29zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_29_forwards_matchesed84d3ffca269bb316dc98b23b11184a.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoNineForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy29zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_29_forwards_matchesed84d3ffca269bb316dc98b23b11184a.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoNineMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy29zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_29_matches_prefix203fecad348616b1e04e6c54168376e2.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoNineBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy29zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_29_backwards_matchese61c62311ca330ee022b0ce689f2bf7a.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoNineBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy29zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_29_backwards_matchese61c62311ca330ee022b0ce689f2bf7a.tex}}}}

\newcommand{\sailRISCVvalhexBitsTwoNineBackwards}{\saildoclabelled{sailRISCVzhexzybitszy29zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_29_backwards388cf5f0a97b7aadfda6550d7d52cc35.tex}}}}

\newcommand{\sailRISCVfnhexBitsTwoNineBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy29zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_29_backwards388cf5f0a97b7aadfda6550d7d52cc35.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeZero}{\saildoclabelled{sailRISCVzhexzybitszy30}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_30cc6f2a56c4decf190e17ab7b80196c34.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeZeroForwards}{\saildoclabelled{sailRISCVzhexzybitszy30zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_30_forwardscea5ca246547b759f92507a3787c7a96.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeZeroForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy30zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_30_forwards_matches3630c22b1e1e03c4f0e0de4c42a765db.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeZeroForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy30zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_30_forwards_matches3630c22b1e1e03c4f0e0de4c42a765db.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeZeroMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy30zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_30_matches_prefixbf5a6ef1a55049d8f6c26bfca65564f4.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeZeroBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy30zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_30_backwards_matches55c635ce0a1a3c012b3119662b49178c.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeZeroBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy30zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_30_backwards_matches55c635ce0a1a3c012b3119662b49178c.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeZeroBackwards}{\saildoclabelled{sailRISCVzhexzybitszy30zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_30_backwards3391751afa83c025b48e297fc4113f6e.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeZeroBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy30zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_30_backwards3391751afa83c025b48e297fc4113f6e.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeOne}{\saildoclabelled{sailRISCVzhexzybitszy31}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_314eac40254c178573e1a2e3e8c866b4b9.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeOneForwards}{\saildoclabelled{sailRISCVzhexzybitszy31zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_31_forwards4963ea17f27efca42c2c3b70e3678a1f.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeOneForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy31zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_31_forwards_matches830a8b6e6851a2528701adaae04355bf.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeOneForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy31zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_31_forwards_matches830a8b6e6851a2528701adaae04355bf.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeOneMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy31zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_31_matches_prefixb56aff200a836c2c62dd85dd75e2e301.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeOneBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy31zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_31_backwards_matches68cc0d3844c92f7e0ebe6bcaa48a03ca.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeOneBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy31zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_31_backwards_matches68cc0d3844c92f7e0ebe6bcaa48a03ca.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeOneBackwards}{\saildoclabelled{sailRISCVzhexzybitszy31zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_31_backwards36aadfc7c167e0b19e4147eb55e51cba.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeOneBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy31zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_31_backwards36aadfc7c167e0b19e4147eb55e51cba.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeTwo}{\saildoclabelled{sailRISCVzhexzybitszy32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_3297bfc3853730082de31dbfe87d09e9ff.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeTwoForwards}{\saildoclabelled{sailRISCVzhexzybitszy32zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_32_forwards0b8436c3566927b7a7b6bca8d7dd5251.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeTwoForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy32zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_32_forwards_matches6b2dec12f42cfb341d5a812b57201577.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeTwoForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy32zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_32_forwards_matches6b2dec12f42cfb341d5a812b57201577.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeTwoMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy32zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_32_matches_prefix164ead7d22300ab7799ffb9205a2b7a2.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeTwoBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy32zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_32_backwards_matchesc5862ab9ce54a89fb3d05c1a1e742ba8.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeTwoBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy32zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_32_backwards_matchesc5862ab9ce54a89fb3d05c1a1e742ba8.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeTwoBackwards}{\saildoclabelled{sailRISCVzhexzybitszy32zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_32_backwardse98f8968c64c820f7d6ab0adad242eea.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeTwoBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy32zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_32_backwardse98f8968c64c820f7d6ab0adad242eea.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeThree}{\saildoclabelled{sailRISCVzhexzybitszy33}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_33bf5a1dfcb81a2b69ce2e63f2b8ac8ba4.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeThreeForwards}{\saildoclabelled{sailRISCVzhexzybitszy33zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_33_forwards30b0334f0b6652dcc7d0b51e3609d45f.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeThreeForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy33zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_33_forwards_matches4b4b2c7ba9f6a4dd54548314428e59f6.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeThreeForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy33zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_33_forwards_matches4b4b2c7ba9f6a4dd54548314428e59f6.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeThreeMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy33zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_33_matches_prefixfe32236f637b1e2c06fb0442b85daff6.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeThreeBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy33zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_33_backwards_matchesa0efa80a7912e2204c7a08b11236c3ea.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeThreeBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy33zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_33_backwards_matchesa0efa80a7912e2204c7a08b11236c3ea.tex}}}}

\newcommand{\sailRISCVvalhexBitsThreeThreeBackwards}{\saildoclabelled{sailRISCVzhexzybitszy33zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_33_backwardscc814f008a05b1129f62004b8fa5c8e5.tex}}}}

\newcommand{\sailRISCVfnhexBitsThreeThreeBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy33zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_33_backwardscc814f008a05b1129f62004b8fa5c8e5.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourEight}{\saildoclabelled{sailRISCVzhexzybitszy48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_48bcd68487a0855653b3f1bd0b77874f47.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourEightForwards}{\saildoclabelled{sailRISCVzhexzybitszy48zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_48_forwards00cd6bb42ad747a155b252e7b9981df1.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourEightForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy48zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_48_forwards_matchesf2b53432d5d61a0c6dbc5e249b95d790.tex}}}}

\newcommand{\sailRISCVfnhexBitsFourEightForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy48zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_48_forwards_matchesf2b53432d5d61a0c6dbc5e249b95d790.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourEightMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy48zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_48_matches_prefixcaea63593a204f4e52c03e2824ea453e.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourEightBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy48zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_48_backwards_matches3765c7a672ed4a4188e6adcad2e1769c.tex}}}}

\newcommand{\sailRISCVfnhexBitsFourEightBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy48zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_48_backwards_matches3765c7a672ed4a4188e6adcad2e1769c.tex}}}}

\newcommand{\sailRISCVvalhexBitsFourEightBackwards}{\saildoclabelled{sailRISCVzhexzybitszy48zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_48_backwards57285976d132280592935deb245ad737.tex}}}}

\newcommand{\sailRISCVfnhexBitsFourEightBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy48zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_48_backwards57285976d132280592935deb245ad737.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixFour}{\saildoclabelled{sailRISCVzhexzybitszy64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_6481d941ae17c8b68343a58c840ecca1cd.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixFourForwards}{\saildoclabelled{sailRISCVzhexzybitszy64zyforwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_64_forwards7510d79394d351421610c028bea6e7a5.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixFourForwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy64zyforwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_64_forwards_matches9b4aa7858f48288bd5ee715f31bb0cdb.tex}}}}

\newcommand{\sailRISCVfnhexBitsSixFourForwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy64zyforwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_64_forwards_matches9b4aa7858f48288bd5ee715f31bb0cdb.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixFourMatchesPrefix}{\saildoclabelled{sailRISCVzhexzybitszy64zymatcheszyprefix}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_64_matches_prefix72a39a7f0e633af539b7e5e9e8e13575.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixFourBackwardsMatches}{\saildoclabelled{sailRISCVzhexzybitszy64zybackwardszymatches}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_64_backwards_matches2ac7f320ee670e1403b866f7b48f9b95.tex}}}}

\newcommand{\sailRISCVfnhexBitsSixFourBackwardsMatches}{\saildoclabelled{sailRISCVfnzhexzybitszy64zybackwardszymatches}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_64_backwards_matches2ac7f320ee670e1403b866f7b48f9b95.tex}}}}

\newcommand{\sailRISCVvalhexBitsSixFourBackwards}{\saildoclabelled{sailRISCVzhexzybitszy64zybackwards}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhex_bits_64_backwardsef9778c97dfbfdc25f03d089d5788d24.tex}}}}

\newcommand{\sailRISCVfnhexBitsSixFourBackwards}{\saildoclabelled{sailRISCVfnzhexzybitszy64zybackwards}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhex_bits_64_backwardsef9778c97dfbfdc25f03d089d5788d24.tex}}}}

\newcommand{\sailRISCVtypexlen}{\saildoclabelled{sailRISCVtypezxlen}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezxlen69b5c0c212b6eef630aa879251a43faf.tex}}}}

\newcommand{\sailRISCVtypexlenBytes}{\saildoclabelled{sailRISCVtypezxlenzybytes}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezxlen_bytesee19340a9dc2d174c74e7e66789a8ce5.tex}}}}

\newcommand{\sailRISCVtypexlenbits}{\saildoclabelled{sailRISCVtypezxlenbits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezxlenbitsf5ff3be63c10995c090bf7946ccc6ec1.tex}}}}

\newcommand{\sailRISCVtypeflen}{\saildoclabelled{sailRISCVtypezflen}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezflen27ebfaa38e1d50ee3669425f05ac8951.tex}}}}

\newcommand{\sailRISCVtypeflenBytes}{\saildoclabelled{sailRISCVtypezflenzybytes}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezflen_bytesd7ba48b222b9ef1a7ea6335686de6c81.tex}}}}

\newcommand{\sailRISCVtypeflenbits}{\saildoclabelled{sailRISCVtypezflenbits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezflenbits34a10f66673a8dd853aa9dcae8af6905.tex}}}}

\newcommand{\sailRISCVvalMEMrTag}{\saildoclabelled{sailRISCVzMEMrzytag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmemr_tag8062b3657c5bfba8d529ea5c413abc36.tex}}}}

\newcommand{\sailRISCVvalMEMwTag}{\saildoclabelled{sailRISCVzMEMwzytag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmemw_tag0a1745a5ee5b60705e9e4051c5099882.tex}}}}

\newcommand{\sailRISCVvalMAX}{\saildoclabelled{sailRISCVzMAX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmax84a1c708b7c8789c33f72b5bb9ee31e8.tex}}}}

\newcommand{\sailRISCVfnMAX}{\saildoclabelled{sailRISCVfnzMAX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmax84a1c708b7c8789c33f72b5bb9ee31e8.tex}}}}

\newcommand{\sailRISCVvalnot}{\saildoclabelled{sailRISCVznot}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznotcbe861867f25b28c34f5ae99957794ed.tex}}}}

\newcommand{\sailRISCVvalboolToBit}{\saildoclabelled{sailRISCVzboolzytozybit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbool_to_bit5cc99dc0718457cc8a182fa8507f045a.tex}}}}

\newcommand{\sailRISCVfnboolToBit}{\saildoclabelled{sailRISCVfnzboolzytozybit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzbool_to_bit5cc99dc0718457cc8a182fa8507f045a.tex}}}}

\newcommand{\sailRISCVtypeCPtrCmpOp}{\saildoclabelled{sailRISCVtypezCPtrCmpOp}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcptrcmpopb3b1dde403387930c5431415f0c993e5.tex}}}}

\newcommand{\sailRISCVvalCPtrCmpOpOfNum}{\saildoclabelled{sailRISCVzCPtrCmpOpzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcptrcmpop_of_num73ef06bb0c979dffcf7e6619077debb0.tex}}}}

\newcommand{\sailRISCVfnCPtrCmpOpOfNum}{\saildoclabelled{sailRISCVfnzCPtrCmpOpzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcptrcmpop_of_num73ef06bb0c979dffcf7e6619077debb0.tex}}}}

\newcommand{\sailRISCVvalnumOfCPtrCmpOp}{\saildoclabelled{sailRISCVznumzyofzyCPtrCmpOp}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_cptrcmpop261df9a3b627d5fc110f91fa10e6b254.tex}}}}

\newcommand{\sailRISCVfnnumOfCPtrCmpOp}{\saildoclabelled{sailRISCVfnznumzyofzyCPtrCmpOp}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_cptrcmpop261df9a3b627d5fc110f91fa10e6b254.tex}}}}

\newcommand{\sailRISCVtypeClearRegSet}{\saildoclabelled{sailRISCVtypezClearRegSet}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezclearregsete5eab3e282a2a338ddb8311b5edbb561.tex}}}}

\newcommand{\sailRISCVvalClearRegSetOfNum}{\saildoclabelled{sailRISCVzClearRegSetzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzclearregset_of_numcd5fbceac9f286632a9dd1aa0eafe241.tex}}}}

\newcommand{\sailRISCVfnClearRegSetOfNum}{\saildoclabelled{sailRISCVfnzClearRegSetzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzclearregset_of_numcd5fbceac9f286632a9dd1aa0eafe241.tex}}}}

\newcommand{\sailRISCVvalnumOfClearRegSet}{\saildoclabelled{sailRISCVznumzyofzyClearRegSet}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_clearregset49e10f200544574f819f7f660071e10b.tex}}}}

\newcommand{\sailRISCVfnnumOfClearRegSet}{\saildoclabelled{sailRISCVfnznumzyofzyClearRegSet}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_clearregset49e10f200544574f819f7f660071e10b.tex}}}}

\newcommand{\sailRISCVtypeCapEx}{\saildoclabelled{sailRISCVtypezCapEx}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapexbc9797bf8ddff0359677ca6657edba93.tex}}}}

\newcommand{\sailRISCVvalCapExOfNum}{\saildoclabelled{sailRISCVzCapExzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcapex_of_num5060d93d1da28509784feb6c153b90e3.tex}}}}

\newcommand{\sailRISCVfnCapExOfNum}{\saildoclabelled{sailRISCVfnzCapExzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcapex_of_num5060d93d1da28509784feb6c153b90e3.tex}}}}

\newcommand{\sailRISCVvalnumOfCapEx}{\saildoclabelled{sailRISCVznumzyofzyCapEx}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_capexa430f3db535161473e26bac337cc3ffe.tex}}}}

\newcommand{\sailRISCVfnnumOfCapEx}{\saildoclabelled{sailRISCVfnznumzyofzyCapEx}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_capexa430f3db535161473e26bac337cc3ffe.tex}}}}

\newcommand{\sailRISCVvalCapExCode}{\saildoclabelled{sailRISCVzCapExCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcapexcodee065d40e92bb99703db21c8c18bedf11.tex}}}}

\newcommand{\sailRISCVfnCapExCode}{\saildoclabelled{sailRISCVfnzCapExCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcapexcodee065d40e92bb99703db21c8c18bedf11.tex}}}}

\newcommand{\sailRISCVvalstringOfCapex}{\saildoclabelled{sailRISCVzstringzyofzycapex}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstring_of_capexa149bb71f2b82372115d021ece4e6416.tex}}}}

\newcommand{\sailRISCVfnstringOfCapex}{\saildoclabelled{sailRISCVfnzstringzyofzycapex}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzstring_of_capexa149bb71f2b82372115d021ece4e6416.tex}}}}

\newcommand{\sailRISCVtypecapregIdx}{\saildoclabelled{sailRISCVtypezcapregzyidx}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapreg_idx46cb8ec24174ac7dafd6635c5040002d.tex}}}}

\newcommand{\sailRISCVtypescreg}{\saildoclabelled{sailRISCVtypezscreg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezscreg7666c10c12f9f7ff3cd4397f32a77413.tex}}}}

\newcommand{\sailRISCVtypecapSizze}{\saildoclabelled{sailRISCVtypezcapzysizze}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_sizze1bdaf9cd8fe2936d527bdd4bc7dd72ca.tex}}}}

\newcommand{\sailRISCVtypelogTwoCapSizze}{\saildoclabelled{sailRISCVtypezlog2zycapzysizze}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezlog2_cap_sizzea1e54166750a789fdd63562b89a8f0d4.tex}}}}

\newcommand{\sailRISCVtypeCapBits}{\saildoclabelled{sailRISCVtypezCapBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapbits32830b87cefa69a0cdb78ef00d25b781.tex}}}}

\newcommand{\sailRISCVtypecapHpermsWidth}{\saildoclabelled{sailRISCVtypezcapzyhpermszywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_hperms_width7a71e6f5d2bdf15a0098752dcdf93274.tex}}}}

\newcommand{\sailRISCVtypecapUpermsWidth}{\saildoclabelled{sailRISCVtypezcapzyupermszywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_uperms_widthf6dfed0942499b0c2d58b90971faca40.tex}}}}

\newcommand{\sailRISCVtypecapOtypeWidth}{\saildoclabelled{sailRISCVtypezcapzyotypezywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_otype_widthcbba33421b0d173c367e3bd232817e06.tex}}}}

\newcommand{\sailRISCVtypecapReservedWidth}{\saildoclabelled{sailRISCVtypezcapzyreservedzywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_reserved_width162aad08df94c6f762b5521864cec58f.tex}}}}

\newcommand{\sailRISCVtypecapFlagsWidth}{\saildoclabelled{sailRISCVtypezcapzyflagszywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_flags_width335bf4f42772a3e75f4dbee10e086942.tex}}}}

\newcommand{\sailRISCVtypecapMantissaWidth}{\saildoclabelled{sailRISCVtypezcapzymantissazywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_mantissa_width9664b91a58eac86639a6d61f4c90f63a.tex}}}}

\newcommand{\sailRISCVtypecapEWidth}{\saildoclabelled{sailRISCVtypezcapzyEzywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_e_width973f9a73b0496551f021cfb45bc16fba.tex}}}}

\newcommand{\sailRISCVtypecapAddrWidth}{\saildoclabelled{sailRISCVtypezcapzyaddrzywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_addr_width7d4b25117798a50c5addfe865237309d.tex}}}}

\newcommand{\sailRISCVtypecapLenWidth}{\saildoclabelled{sailRISCVtypezcapzylenzywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_len_width9583637a11dff282b382f15c2de94120.tex}}}}

\newcommand{\sailRISCVtypecapsPerCacheLine}{\saildoclabelled{sailRISCVtypezcapszyperzycachezyline}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcaps_per_cache_line7254e281fd7ea6b3c919ca9a34d729ad.tex}}}}

\newcommand{\sailRISCVtypeinternalETakeBits}{\saildoclabelled{sailRISCVtypezinternalzyEzytakezybits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezinternal_e_take_bits2053c0fdb4543de9de260a4bcf9ff42e.tex}}}}

\newcommand{\sailRISCVtypeEncCapability}{\saildoclabelled{sailRISCVtypezEncCapability}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezenccapability8703f01ba56a7670e501750457ffebed.tex}}}}

\newcommand{\sailRISCVvalcapBitsToEncCapability}{\saildoclabelled{sailRISCVzcapBitsToEncCapability}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcapbitstoenccapability376eace6c92fa3a226106f41f4481487.tex}}}}

\newcommand{\sailRISCVfncapBitsToEncCapability}{\saildoclabelled{sailRISCVfnzcapBitsToEncCapability}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcapbitstoenccapability376eace6c92fa3a226106f41f4481487.tex}}}}

\newcommand{\sailRISCVvalencCapToBits}{\saildoclabelled{sailRISCVzencCapToBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzenccaptobits948ae8b1faab2106f5564feb2065ac65.tex}}}}

\newcommand{\sailRISCVfnencCapToBits}{\saildoclabelled{sailRISCVfnzencCapToBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzenccaptobits948ae8b1faab2106f5564feb2065ac65.tex}}}}

\newcommand{\sailRISCVtypememMeta}{\saildoclabelled{sailRISCVtypezmemzymeta}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmem_metaf5b381cf38597ad4a56a53301483f3c2.tex}}}}

\newcommand{\sailRISCVtypetagaddrbits}{\saildoclabelled{sailRISCVtypeztagaddrbits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztagaddrbitsc26f5e6e74dd7ca6d16ebef3163d1a53.tex}}}}

\newcommand{\sailRISCVvaladdrToTagAddr}{\saildoclabelled{sailRISCVzaddrzytozytagzyaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzaddr_to_tag_addr21cfb55575f4fc24f9ec71484b7d4eb8.tex}}}}

\newcommand{\sailRISCVfnaddrToTagAddr}{\saildoclabelled{sailRISCVfnzaddrzytozytagzyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzaddr_to_tag_addr21cfb55575f4fc24f9ec71484b7d4eb8.tex}}}}

\newcommand{\sailRISCVvaltagAddrToAddr}{\saildoclabelled{sailRISCVztagzyaddrzytozyaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztag_addr_to_addrec4cd9758dc545430904849bc06af049.tex}}}}

\newcommand{\sailRISCVfntagAddrToAddr}{\saildoclabelled{sailRISCVfnztagzyaddrzytozyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztag_addr_to_addrec4cd9758dc545430904849bc06af049.tex}}}}

\newcommand{\sailRISCVvalWriteRAMMeta}{\saildoclabelled{sailRISCVzzyzyWriteRAMzyMeta}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__writeram_meta071a60a48b7f4ceb27499d72826fb174.tex}}}}

\newcommand{\sailRISCVfnWriteRAMMeta}{\saildoclabelled{sailRISCVfnzzyzyWriteRAMzyMeta}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz__writeram_meta071a60a48b7f4ceb27499d72826fb174.tex}}}}

\newcommand{\sailRISCVvalReadRAMMeta}{\saildoclabelled{sailRISCVzzyzyReadRAMzyMeta}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__readram_meta16c05ad578ee799cab7403aa8924f5dd.tex}}}}

\newcommand{\sailRISCVfnReadRAMMeta}{\saildoclabelled{sailRISCVfnzzyzyReadRAMzyMeta}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz__readram_meta16c05ad578ee799cab7403aa8924f5dd.tex}}}}

\newcommand{\sailRISCVtypemaxMemAccess}{\saildoclabelled{sailRISCVtypezmaxzymemzyaccess}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmax_mem_access644b1e3f30ca973c2c87d72a6996dab7.tex}}}}

\newcommand{\sailRISCVvalwriteRam}{\saildoclabelled{sailRISCVzwritezyram}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwrite_ramaf59f53ca3a497b3b8d64cf319996fb8.tex}}}}

\newcommand{\sailRISCVfnwriteRam}{\saildoclabelled{sailRISCVfnzwritezyram}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwrite_ramaf59f53ca3a497b3b8d64cf319996fb8.tex}}}}

\newcommand{\sailRISCVvalwriteRamEa}{\saildoclabelled{sailRISCVzwritezyramzyea}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwrite_ram_ea38ee1d0d3a88b7ca22f44ac1921c34c8.tex}}}}

\newcommand{\sailRISCVfnwriteRamEa}{\saildoclabelled{sailRISCVfnzwritezyramzyea}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwrite_ram_ea38ee1d0d3a88b7ca22f44ac1921c34c8.tex}}}}

\newcommand{\sailRISCVvalreadRam}{\saildoclabelled{sailRISCVzreadzyram}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzread_ram020d2ffaf84d982d4588177095c24b8e.tex}}}}

\newcommand{\sailRISCVfnreadRam}{\saildoclabelled{sailRISCVfnzreadzyram}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzread_ram020d2ffaf84d982d4588177095c24b8e.tex}}}}

\newcommand{\sailRISCVvalTraceMemoryWrite}{\saildoclabelled{sailRISCVzzyzyTraceMemoryWrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__tracememorywrite59b064eac2207f0323d075cfc74a28ea.tex}}}}

\newcommand{\sailRISCVvalTraceMemoryRead}{\saildoclabelled{sailRISCVzzyzyTraceMemoryRead}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz__tracememoryread11a5e2cc4158cfc2c22e91249b3a83cb.tex}}}}

\newcommand{\sailRISCVtypecapUpermsShift}{\saildoclabelled{sailRISCVtypezcapzyupermszyshift}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_uperms_shiftbe2a57515ea08a94424ab7ec6686232b.tex}}}}

\newcommand{\sailRISCVtypecapPermsWidth}{\saildoclabelled{sailRISCVtypezcapzypermszywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcap_perms_widthf1a97a7ea919ad9f42706f84547f5b1a.tex}}}}

\newcommand{\sailRISCVtypeCapAddrBits}{\saildoclabelled{sailRISCVtypezCapAddrBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapaddrbitsdbb96675d10b9e9b205f71df6a15d202.tex}}}}

\newcommand{\sailRISCVtypeCapAddrInt}{\saildoclabelled{sailRISCVtypezCapAddrInt}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapaddrintf3dc84d3e8f46c74b19aac7a9fd4f1f2.tex}}}}

\newcommand{\sailRISCVtypeCapLenBits}{\saildoclabelled{sailRISCVtypezCapLenBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcaplenbits0c88c644020f10b2ca144bfbaba3ec9e.tex}}}}

\newcommand{\sailRISCVtypeCapLen}{\saildoclabelled{sailRISCVtypezCapLen}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcaplenf6618af706b03f95ca9741cffae7687d.tex}}}}

\newcommand{\sailRISCVtypeCapPermsBits}{\saildoclabelled{sailRISCVtypezCapPermsBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcappermsbits6613dfcf198c86f0eab4b7594494ef02.tex}}}}

\newcommand{\sailRISCVtypeCapFlagsBits}{\saildoclabelled{sailRISCVtypezCapFlagsBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapflagsbitsc0aea8b13e99ce9586aae1d820edcb88.tex}}}}

\newcommand{\sailRISCVtypeCapability}{\saildoclabelled{sailRISCVtypezCapability}{\saildoctype{A partially decompressed version of a capability -- E, B, T,
lenMSB, sealed and otype fields are not present in all formats and are
populated by capBitsToCapability.

}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcapability5646515621fe4c3bb7fe8874d1909f0e.tex}}}}

\newcommand{\sailRISCVvalgetCapHardPerms}{\saildoclabelled{sailRISCVzgetCapHardPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcaphardperms801568201da814b3b7b1126c01e5c34b.tex}}}}

\newcommand{\sailRISCVfngetCapHardPerms}{\saildoclabelled{sailRISCVfnzgetCapHardPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcaphardperms801568201da814b3b7b1126c01e5c34b.tex}}}}

\newcommand{\sailRISCVvalencCapabilityToCapability}{\saildoclabelled{sailRISCVzencCapabilityToCapability}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzenccapabilitytocapability7ba73fdb2e8fe4a2b512fe117732f648.tex}}}}

\newcommand{\sailRISCVfnencCapabilityToCapability}{\saildoclabelled{sailRISCVfnzencCapabilityToCapability}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzenccapabilitytocapability7ba73fdb2e8fe4a2b512fe117732f648.tex}}}}

\newcommand{\sailRISCVvalcapBitsToCapability}{\saildoclabelled{sailRISCVzcapBitsToCapability}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcapbitstocapability5a9b90d5c99889a6865e9bf96c63fbdd.tex}}}}

\newcommand{\sailRISCVfncapBitsToCapability}{\saildoclabelled{sailRISCVfnzcapBitsToCapability}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcapbitstocapability5a9b90d5c99889a6865e9bf96c63fbdd.tex}}}}

\newcommand{\sailRISCVvalcapToEncCap}{\saildoclabelled{sailRISCVzcapToEncCap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcaptoenccapc141a465054fbb8de522a42c4c66faf3.tex}}}}

\newcommand{\sailRISCVfncapToEncCap}{\saildoclabelled{sailRISCVfnzcapToEncCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcaptoenccapc141a465054fbb8de522a42c4c66faf3.tex}}}}

\newcommand{\sailRISCVvalcapToBits}{\saildoclabelled{sailRISCVzcapToBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcaptobits025010a6e8c284beecc438f72babcc70.tex}}}}

\newcommand{\sailRISCVfncapToBits}{\saildoclabelled{sailRISCVfnzcapToBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcaptobits025010a6e8c284beecc438f72babcc70.tex}}}}

\newcommand{\sailRISCVvalcapToMemBits}{\saildoclabelled{sailRISCVzcapToMemBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcaptomembitsdd93cf3e1664bb5bed89aa04e4889329.tex}}}}

\newcommand{\sailRISCVfncapToMemBits}{\saildoclabelled{sailRISCVfnzcapToMemBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcaptomembitsdd93cf3e1664bb5bed89aa04e4889329.tex}}}}

\newcommand{\sailRISCVvalmemBitsToCapability}{\saildoclabelled{sailRISCVzmemBitsToCapability}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmembitstocapability5eb6ab79951caec58164c1aecfc2f63f.tex}}}}

\newcommand{\sailRISCVfnmemBitsToCapability}{\saildoclabelled{sailRISCVfnzmemBitsToCapability}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmembitstocapability5eb6ab79951caec58164c1aecfc2f63f.tex}}}}

\newcommand{\sailRISCVvalgetCapBoundsBits}{\saildoclabelled{sailRISCVzgetCapBoundsBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapboundsbitscff2a996e27fb45794770bad0b82e1fe.tex}}}}

\newcommand{\sailRISCVfngetCapBoundsBits}{\saildoclabelled{sailRISCVfnzgetCapBoundsBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapboundsbitscff2a996e27fb45794770bad0b82e1fe.tex}}}}

\newcommand{\sailRISCVvalgetCapBounds}{\saildoclabelled{sailRISCVzgetCapBounds}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapboundsd43bce602e08447feaa9f5135ec44e2f.tex}}}}

\newcommand{\sailRISCVfngetCapBounds}{\saildoclabelled{sailRISCVfnzgetCapBounds}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapboundsd43bce602e08447feaa9f5135ec44e2f.tex}}}}

\newcommand{\sailRISCVvalsetCapBounds}{\saildoclabelled{sailRISCVzsetCapBounds}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsetcapbounds7a50a538fe976a2bfbe0b9f81cc7642e.tex}}}}

\newcommand{\sailRISCVfnsetCapBounds}{\saildoclabelled{sailRISCVfnzsetCapBounds}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsetcapbounds7a50a538fe976a2bfbe0b9f81cc7642e.tex}}}}

\newcommand{\sailRISCVvalgetCapPerms}{\saildoclabelled{sailRISCVzgetCapPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapperms6aed04c1602f540bb5d604425f922d92.tex}}}}

\newcommand{\sailRISCVfngetCapPerms}{\saildoclabelled{sailRISCVfnzgetCapPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapperms6aed04c1602f540bb5d604425f922d92.tex}}}}

\newcommand{\sailRISCVvalsetCapPerms}{\saildoclabelled{sailRISCVzsetCapPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsetcappermsbb03905a9ed7e94e44018326fd80a0d0.tex}}}}

\newcommand{\sailRISCVfnsetCapPerms}{\saildoclabelled{sailRISCVfnzsetCapPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsetcappermsbb03905a9ed7e94e44018326fd80a0d0.tex}}}}

\newcommand{\sailRISCVvalgetCapFlags}{\saildoclabelled{sailRISCVzgetCapFlags}{\saildocval{Gets the architecture specific capability flags for given capability.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapflags06024d55b7e2cd94f99830e3c12d9adf.tex}}}}

\newcommand{\sailRISCVfngetCapFlags}{\saildoclabelled{sailRISCVfnzgetCapFlags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapflags06024d55b7e2cd94f99830e3c12d9adf.tex}}}}

\newcommand{\sailRISCVvalsetCapFlags}{\saildoclabelled{sailRISCVzsetCapFlags}{\saildocval{\lstinline{setCapFlags}\lstinline`(cap, flags)` sets the architecture specific capability flags on \lstinline`cap`
to \lstinline`flags` and returns the result as new capability.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsetcapflags1cebd5e15eac27fc3dbd3e6dc534158a.tex}}}}

\newcommand{\sailRISCVfnsetCapFlags}{\saildoclabelled{sailRISCVfnzsetCapFlags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsetcapflags1cebd5e15eac27fc3dbd3e6dc534158a.tex}}}}

\newcommand{\sailRISCVvalisCapSealed}{\saildoclabelled{sailRISCVzisCapSealed}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valziscapsealeda9077bc28a9d2efcd12e42755a4de536.tex}}}}

\newcommand{\sailRISCVfnisCapSealed}{\saildoclabelled{sailRISCVfnzisCapSealed}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnziscapsealeda9077bc28a9d2efcd12e42755a4de536.tex}}}}

\newcommand{\sailRISCVvalhasReservedOType}{\saildoclabelled{sailRISCVzhasReservedOType}{\saildocval{Tests whether the capability has a reserved otype (larger than \hyperref[sailRISCVzcapzymaxzyotype]{\lstinline{cap_max_otype}}).
Note that this includes both sealed (\saildocabbrev{e.g.} sentry) and unsealed (all ones)
otypes.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhasreservedotypee1cbb5365f130582a0df82f04b53cb52.tex}}}}

\newcommand{\sailRISCVfnhasReservedOType}{\saildoclabelled{sailRISCVfnzhasReservedOType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhasreservedotypee1cbb5365f130582a0df82f04b53cb52.tex}}}}

\newcommand{\sailRISCVvalsealCap}{\saildoclabelled{sailRISCVzsealCap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsealcap2d2c6ffa10772e30f9bf6dea4aba0364.tex}}}}

\newcommand{\sailRISCVfnsealCap}{\saildoclabelled{sailRISCVfnzsealCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsealcap2d2c6ffa10772e30f9bf6dea4aba0364.tex}}}}

\newcommand{\sailRISCVvalunsealCap}{\saildoclabelled{sailRISCVzunsealCap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzunsealcap58689ae49a7317c60147327414a678d2.tex}}}}

\newcommand{\sailRISCVfnunsealCap}{\saildoclabelled{sailRISCVfnzunsealCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzunsealcap58689ae49a7317c60147327414a678d2.tex}}}}

\newcommand{\sailRISCVvalgetCapBaseBits}{\saildoclabelled{sailRISCVzgetCapBaseBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapbasebits475f0d31f4d2e3d821fa3069875fc752.tex}}}}

\newcommand{\sailRISCVfngetCapBaseBits}{\saildoclabelled{sailRISCVfnzgetCapBaseBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapbasebits475f0d31f4d2e3d821fa3069875fc752.tex}}}}

\newcommand{\sailRISCVvalgetCapBase}{\saildoclabelled{sailRISCVzgetCapBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapbase6e35c9ba8902471f4b873925840c53a4.tex}}}}

\newcommand{\sailRISCVfngetCapBase}{\saildoclabelled{sailRISCVfnzgetCapBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapbase6e35c9ba8902471f4b873925840c53a4.tex}}}}

\newcommand{\sailRISCVvalgetCapTopBits}{\saildoclabelled{sailRISCVzgetCapTopBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcaptopbits5ee890f973b03f4c37ec6911afe96449.tex}}}}

\newcommand{\sailRISCVfngetCapTopBits}{\saildoclabelled{sailRISCVfnzgetCapTopBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcaptopbits5ee890f973b03f4c37ec6911afe96449.tex}}}}

\newcommand{\sailRISCVvalgetCapTop}{\saildoclabelled{sailRISCVzgetCapTop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcaptop94c52bdb95931df50575f8a40f8b9865.tex}}}}

\newcommand{\sailRISCVfngetCapTop}{\saildoclabelled{sailRISCVfnzgetCapTop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcaptop94c52bdb95931df50575f8a40f8b9865.tex}}}}

\newcommand{\sailRISCVvalgetCapOffsetBits}{\saildoclabelled{sailRISCVzgetCapOffsetBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapoffsetbits4ee7332151f133f0a8370e45dc0808ca.tex}}}}

\newcommand{\sailRISCVfngetCapOffsetBits}{\saildoclabelled{sailRISCVfnzgetCapOffsetBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapoffsetbits4ee7332151f133f0a8370e45dc0808ca.tex}}}}

\newcommand{\sailRISCVvalgetCapOffset}{\saildoclabelled{sailRISCVzgetCapOffset}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapoffset9584da45b9f67a0838c0334ac7a14797.tex}}}}

\newcommand{\sailRISCVfngetCapOffset}{\saildoclabelled{sailRISCVfnzgetCapOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapoffset9584da45b9f67a0838c0334ac7a14797.tex}}}}

\newcommand{\sailRISCVvalgetCapLength}{\saildoclabelled{sailRISCVzgetCapLength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcaplengthe378e6c1b52834806f3d0d380ea18090.tex}}}}

\newcommand{\sailRISCVfngetCapLength}{\saildoclabelled{sailRISCVfnzgetCapLength}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcaplengthe378e6c1b52834806f3d0d380ea18090.tex}}}}

\newcommand{\sailRISCVvalinCapBounds}{\saildoclabelled{sailRISCVzinCapBounds}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzincapboundsc6e70952d3c6507cf32d75b499b90335.tex}}}}

\newcommand{\sailRISCVfninCapBounds}{\saildoclabelled{sailRISCVfnzinCapBounds}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzincapboundsc6e70952d3c6507cf32d75b499b90335.tex}}}}

\newcommand{\sailRISCVvalgetCapCursor}{\saildoclabelled{sailRISCVzgetCapCursor}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetcapcursord3f4378a821667d421527b6e82da2a0f.tex}}}}

\newcommand{\sailRISCVfngetCapCursor}{\saildoclabelled{sailRISCVfnzgetCapCursor}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetcapcursord3f4378a821667d421527b6e82da2a0f.tex}}}}

\newcommand{\sailRISCVvalintToCap}{\saildoclabelled{sailRISCVzintzytozycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzint_to_capf8526cbe276f6bcb8e84d62c62d4f9a1.tex}}}}

\newcommand{\sailRISCVfnintToCap}{\saildoclabelled{sailRISCVfnzintzytozycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzint_to_capf8526cbe276f6bcb8e84d62c62d4f9a1.tex}}}}

\newcommand{\sailRISCVvalinvalidateCap}{\saildoclabelled{sailRISCVzinvalidateCap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinvalidatecap831c5555c31b163a19988faa291f9c20.tex}}}}

\newcommand{\sailRISCVfninvalidateCap}{\saildoclabelled{sailRISCVfnzinvalidateCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinvalidatecap831c5555c31b163a19988faa291f9c20.tex}}}}

\newcommand{\sailRISCVvalcapBoundsEqual}{\saildoclabelled{sailRISCVzcapBoundsEqual}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcapboundsequal1d03aee0bdb04e1debef609dd2a20edc.tex}}}}

\newcommand{\sailRISCVfncapBoundsEqual}{\saildoclabelled{sailRISCVfnzcapBoundsEqual}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcapboundsequal1d03aee0bdb04e1debef609dd2a20edc.tex}}}}

\newcommand{\sailRISCVvalsetCapAddr}{\saildoclabelled{sailRISCVzsetCapAddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsetcapaddr35ad6dc7effb74b141243b59c9daceff.tex}}}}

\newcommand{\sailRISCVfnsetCapAddr}{\saildoclabelled{sailRISCVfnzsetCapAddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsetcapaddr35ad6dc7effb74b141243b59c9daceff.tex}}}}

\newcommand{\sailRISCVoverloadXXzEightoperatorzZerozKzKzNine}{\saildoclabelled{sailRISCVoverloadXXzz8operatorz0zKzKz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXzz8operatorz0zkzkz9e772b5e121d0113826739b52dbbce0f8.tex}}}}

\newcommand{\sailRISCVoverloadYYzEightoperatorzZerozIzIzNine}{\saildoclabelled{sailRISCVoverloadYYzz8operatorz0zIzIz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYzz8operatorz0ziziz90068ca3610cb726b2dddda4048ca7686.tex}}}}

\newcommand{\sailRISCVoverloadZZzEightoperatorzZerozKzKSzNine}{\saildoclabelled{sailRISCVoverloadZZzz8operatorz0zKzKzysz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZzz8operatorz0zkzk_sz9fd336467c8d7c9163cb44b900cb10522.tex}}}}

\newcommand{\sailRISCVvalfastRepCheck}{\saildoclabelled{sailRISCVzfastRepCheck}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfastrepcheck592cc92c49a4599da60647f87c331420.tex}}}}

\newcommand{\sailRISCVfnfastRepCheck}{\saildoclabelled{sailRISCVfnzfastRepCheck}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfastrepcheck592cc92c49a4599da60647f87c331420.tex}}}}

\newcommand{\sailRISCVvalsetCapOffset}{\saildoclabelled{sailRISCVzsetCapOffset}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsetcapoffset2da95070f2a3b53b97519f3b1f6a312a.tex}}}}

\newcommand{\sailRISCVfnsetCapOffset}{\saildoclabelled{sailRISCVfnzsetCapOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsetcapoffset2da95070f2a3b53b97519f3b1f6a312a.tex}}}}

\newcommand{\sailRISCVvalsetCapOffsetOrNull}{\saildoclabelled{sailRISCVzsetCapOffsetOrNull}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsetcapoffsetornullc7b6ed6c2844187ec5b671dc1ca3eae0.tex}}}}

\newcommand{\sailRISCVfnsetCapOffsetOrNull}{\saildoclabelled{sailRISCVfnzsetCapOffsetOrNull}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsetcapoffsetornullc7b6ed6c2844187ec5b671dc1ca3eae0.tex}}}}

\newcommand{\sailRISCVvalincCapOffset}{\saildoclabelled{sailRISCVzincCapOffset}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinccapoffsetc4735d243650e78b90bacb6efb419260.tex}}}}

\newcommand{\sailRISCVfnincCapOffset}{\saildoclabelled{sailRISCVfnzincCapOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinccapoffsetc4735d243650e78b90bacb6efb419260.tex}}}}

\newcommand{\sailRISCVvalcapToString}{\saildoclabelled{sailRISCVzcapToString}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcaptostring7067e2f1e90748309c77a5de3d661e3d.tex}}}}

\newcommand{\sailRISCVfncapToString}{\saildoclabelled{sailRISCVfnzcapToString}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcaptostring7067e2f1e90748309c77a5de3d661e3d.tex}}}}

\newcommand{\sailRISCVvalgetRepresentableAlignmentMask}{\saildoclabelled{sailRISCVzgetRepresentableAlignmentMask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetrepresentablealignmentmaskdc533650b5133e10468f8840d3ad2739.tex}}}}

\newcommand{\sailRISCVfngetRepresentableAlignmentMask}{\saildoclabelled{sailRISCVfnzgetRepresentableAlignmentMask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetrepresentablealignmentmaskdc533650b5133e10468f8840d3ad2739.tex}}}}

\newcommand{\sailRISCVvalgetRepresentableLength}{\saildoclabelled{sailRISCVzgetRepresentableLength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetrepresentablelengthad3bb54ef850e37183b86b40599239a6.tex}}}}

\newcommand{\sailRISCVfngetRepresentableLength}{\saildoclabelled{sailRISCVfnzgetRepresentableLength}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetrepresentablelengthad3bb54ef850e37183b86b40599239a6.tex}}}}

\newcommand{\sailRISCVtypeexcCode}{\saildoclabelled{sailRISCVtypezexczycode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezexc_code41fa41b8abb196633a02f07b51e90738.tex}}}}

\newcommand{\sailRISCVtypeextPtwLc}{\saildoclabelled{sailRISCVtypezextzyptwzylc}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_ptw_lcbba545a858359524aa6ef05819a4c22a.tex}}}}

\newcommand{\sailRISCVvalextPtwLcOfNum}{\saildoclabelled{sailRISCVzextzyptwzylczyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_ptw_lc_of_numfefbb86ad247369523da5c5114df83a8.tex}}}}

\newcommand{\sailRISCVfnextPtwLcOfNum}{\saildoclabelled{sailRISCVfnzextzyptwzylczyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_ptw_lc_of_numfefbb86ad247369523da5c5114df83a8.tex}}}}

\newcommand{\sailRISCVvalnumOfExtPtwLc}{\saildoclabelled{sailRISCVznumzyofzyextzyptwzylc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ext_ptw_lcfde46f3a7b817078010b5dc3a4f25be7.tex}}}}

\newcommand{\sailRISCVfnnumOfExtPtwLc}{\saildoclabelled{sailRISCVfnznumzyofzyextzyptwzylc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ext_ptw_lcfde46f3a7b817078010b5dc3a4f25be7.tex}}}}

\newcommand{\sailRISCVtypeextPtwSc}{\saildoclabelled{sailRISCVtypezextzyptwzysc}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_ptw_sccf7d1fb4d0ca02c7aa470f10faacf4b9.tex}}}}

\newcommand{\sailRISCVvalextPtwScOfNum}{\saildoclabelled{sailRISCVzextzyptwzysczyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_ptw_sc_of_num2137f22f5407b82d12c8574662600e18.tex}}}}

\newcommand{\sailRISCVfnextPtwScOfNum}{\saildoclabelled{sailRISCVfnzextzyptwzysczyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_ptw_sc_of_num2137f22f5407b82d12c8574662600e18.tex}}}}

\newcommand{\sailRISCVvalnumOfExtPtwSc}{\saildoclabelled{sailRISCVznumzyofzyextzyptwzysc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ext_ptw_sc2a22418de077e3289633414d48a30bbe.tex}}}}

\newcommand{\sailRISCVfnnumOfExtPtwSc}{\saildoclabelled{sailRISCVfnznumzyofzyextzyptwzysc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ext_ptw_sc2a22418de077e3289633414d48a30bbe.tex}}}}

\newcommand{\sailRISCVtypeextPtw}{\saildoclabelled{sailRISCVtypezextzyptw}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_ptwde60d7352876746c4773d53f332b5137.tex}}}}

\newcommand{\sailRISCVvalextPtwLcJoin}{\saildoclabelled{sailRISCVzextzyptwzylczyjoin}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_ptw_lc_joindc735a27ea989374f5eabf813141d337.tex}}}}

\newcommand{\sailRISCVfnextPtwLcJoin}{\saildoclabelled{sailRISCVfnzextzyptwzylczyjoin}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_ptw_lc_joindc735a27ea989374f5eabf813141d337.tex}}}}

\newcommand{\sailRISCVvalextPtwScJoin}{\saildoclabelled{sailRISCVzextzyptwzysczyjoin}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_ptw_sc_join88636243b559a2aba809497742e7ce00.tex}}}}

\newcommand{\sailRISCVfnextPtwScJoin}{\saildoclabelled{sailRISCVfnzextzyptwzysczyjoin}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_ptw_sc_join88636243b559a2aba809497742e7ce00.tex}}}}

\newcommand{\sailRISCVtypeextPtwFail}{\saildoclabelled{sailRISCVtypezextzyptwzyfail}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_ptw_fail2875647ee1ba483d4a452f6a98fef854.tex}}}}

\newcommand{\sailRISCVvalextPtwFailOfNum}{\saildoclabelled{sailRISCVzextzyptwzyfailzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_ptw_fail_of_numcc5cb6ad05de49125f246aa8627fb15b.tex}}}}

\newcommand{\sailRISCVfnextPtwFailOfNum}{\saildoclabelled{sailRISCVfnzextzyptwzyfailzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_ptw_fail_of_numcc5cb6ad05de49125f246aa8627fb15b.tex}}}}

\newcommand{\sailRISCVvalnumOfExtPtwFail}{\saildoclabelled{sailRISCVznumzyofzyextzyptwzyfail}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ext_ptw_fail785ab48a0d85159cd76e2d20768c9173.tex}}}}

\newcommand{\sailRISCVfnnumOfExtPtwFail}{\saildoclabelled{sailRISCVfnznumzyofzyextzyptwzyfail}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ext_ptw_fail785ab48a0d85159cd76e2d20768c9173.tex}}}}

\newcommand{\sailRISCVtypeextPtwError}{\saildoclabelled{sailRISCVtypezextzyptwzyerror}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_ptw_error5964337ea2d10baef1f3c2ff9d6e6893.tex}}}}

\newcommand{\sailRISCVvalextPtwErrorOfNum}{\saildoclabelled{sailRISCVzextzyptwzyerrorzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_ptw_error_of_num6c265a5359168121d0772efe3f31cd45.tex}}}}

\newcommand{\sailRISCVfnextPtwErrorOfNum}{\saildoclabelled{sailRISCVfnzextzyptwzyerrorzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_ptw_error_of_num6c265a5359168121d0772efe3f31cd45.tex}}}}

\newcommand{\sailRISCVvalnumOfExtPtwError}{\saildoclabelled{sailRISCVznumzyofzyextzyptwzyerror}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ext_ptw_error7daeb8fc5a17e215ccad3f2a24541927.tex}}}}

\newcommand{\sailRISCVfnnumOfExtPtwError}{\saildoclabelled{sailRISCVfnznumzyofzyextzyptwzyerror}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ext_ptw_error7daeb8fc5a17e215ccad3f2a24541927.tex}}}}

\newcommand{\sailRISCVtypeextExcType}{\saildoclabelled{sailRISCVtypezextzyexczytype}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_exc_type73c827d8e97122989947956ad800fcf5.tex}}}}

\newcommand{\sailRISCVvalextExcTypeOfNum}{\saildoclabelled{sailRISCVzextzyexczytypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_exc_type_of_numa5807bd3284ecfd6e2edf0e304dee26e.tex}}}}

\newcommand{\sailRISCVfnextExcTypeOfNum}{\saildoclabelled{sailRISCVfnzextzyexczytypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_exc_type_of_numa5807bd3284ecfd6e2edf0e304dee26e.tex}}}}

\newcommand{\sailRISCVvalextExcTypeToBits}{\saildoclabelled{sailRISCVzextzyexczytypezytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_exc_type_to_bitse12334413f8dedca96749d4413e3150b.tex}}}}

\newcommand{\sailRISCVfnextExcTypeToBits}{\saildoclabelled{sailRISCVfnzextzyexczytypezytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_exc_type_to_bitse12334413f8dedca96749d4413e3150b.tex}}}}

\newcommand{\sailRISCVvalnumOfExtExcType}{\saildoclabelled{sailRISCVznumzyofzyextzyexczytype}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ext_exc_type79451fb17925bed3ec8d5058c42d301d.tex}}}}

\newcommand{\sailRISCVfnnumOfExtExcType}{\saildoclabelled{sailRISCVfnznumzyofzyextzyexczytype}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ext_exc_type79451fb17925bed3ec8d5058c42d301d.tex}}}}

\newcommand{\sailRISCVvalextExcTypeToStr}{\saildoclabelled{sailRISCVzextzyexczytypezytozystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_exc_type_to_strc4b005a75959aeec9fce26f39219c666.tex}}}}

\newcommand{\sailRISCVfnextExcTypeToStr}{\saildoclabelled{sailRISCVfnzextzyexczytypezytozystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_exc_type_to_strc4b005a75959aeec9fce26f39219c666.tex}}}}

\newcommand{\sailRISCVtypehalf}{\saildoclabelled{sailRISCVtypezhalf}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezhalf6766630885293c014a0c4687f74d88fa.tex}}}}

\newcommand{\sailRISCVtypeword}{\saildoclabelled{sailRISCVtypezword}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezword9ee2a7d7876193e4985e692f6ae78f08.tex}}}}

\newcommand{\sailRISCVtyperegidx}{\saildoclabelled{sailRISCVtypezregidx}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezregidxb20ed6db135b3db9440370ddc1897517.tex}}}}

\newcommand{\sailRISCVtypecregidx}{\saildoclabelled{sailRISCVtypezcregidx}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcregidx93aa5af192dfa10c34a9c84f0c2ce1a1.tex}}}}

\newcommand{\sailRISCVtypecsreg}{\saildoclabelled{sailRISCVtypezcsreg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcsreg01b93a287ca075effde1c3cdbc173b4e.tex}}}}

\newcommand{\sailRISCVtyperegno}{\saildoclabelled{sailRISCVtypezregno}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezregno1c2cd9b00ff5d991528ec5d711c3ace5.tex}}}}

\newcommand{\sailRISCVvalregidxToRegno}{\saildoclabelled{sailRISCVzregidxzytozyregno}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzregidx_to_regno46c7ee8e863ba355f36bf094aa680714.tex}}}}

\newcommand{\sailRISCVfnregidxToRegno}{\saildoclabelled{sailRISCVfnzregidxzytozyregno}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzregidx_to_regno46c7ee8e863ba355f36bf094aa680714.tex}}}}

\newcommand{\sailRISCVvalcregTworegIdx}{\saildoclabelled{sailRISCVzcreg2regzyidx}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcreg2reg_idxe272195325d960d58ce119619a5a1c75.tex}}}}

\newcommand{\sailRISCVfncregTworegIdx}{\saildoclabelled{sailRISCVfnzcreg2regzyidx}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcreg2reg_idxe272195325d960d58ce119619a5a1c75.tex}}}}

\newcommand{\sailRISCVtypeopcode}{\saildoclabelled{sailRISCVtypezopcode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezopcode9a1291b5342e38220790ad44491e6b07.tex}}}}

\newcommand{\sailRISCVtypeimmOneTwo}{\saildoclabelled{sailRISCVtypezimm12}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezimm12deef2ca6ef7ab7db2c410afab5972c9d.tex}}}}

\newcommand{\sailRISCVtypeimmTwoZero}{\saildoclabelled{sailRISCVtypezimm20}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezimm20575f3ad0e57a29fe015b13b4df3641d3.tex}}}}

\newcommand{\sailRISCVtypeamo}{\saildoclabelled{sailRISCVtypezamo}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezamo83bf3a088c1fa727e8019cb088f80417.tex}}}}

\newcommand{\sailRISCVtypeArchitecture}{\saildoclabelled{sailRISCVtypezArchitecture}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezarchitecture5b5b6aa873a23d1ef07eac267bb6da07.tex}}}}

\newcommand{\sailRISCVvalArchitectureOfNum}{\saildoclabelled{sailRISCVzArchitecturezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzarchitecture_of_num798cfe8625bb4fedb9343d4984208b4c.tex}}}}

\newcommand{\sailRISCVfnArchitectureOfNum}{\saildoclabelled{sailRISCVfnzArchitecturezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzarchitecture_of_num798cfe8625bb4fedb9343d4984208b4c.tex}}}}

\newcommand{\sailRISCVvalnumOfArchitecture}{\saildoclabelled{sailRISCVznumzyofzyArchitecture}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_architecture1ae1fee7c4b64fc1c08b7336a9784f4a.tex}}}}

\newcommand{\sailRISCVfnnumOfArchitecture}{\saildoclabelled{sailRISCVfnznumzyofzyArchitecture}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_architecture1ae1fee7c4b64fc1c08b7336a9784f4a.tex}}}}

\newcommand{\sailRISCVtypearchXlen}{\saildoclabelled{sailRISCVtypezarchzyxlen}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezarch_xlene776da3b62a5ddb22c2789a29c4f62e0.tex}}}}

\newcommand{\sailRISCVvalarchitecture}{\saildoclabelled{sailRISCVzarchitecture}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzarchitecture892e99af11725086f28c1c30cefffa9c.tex}}}}

\newcommand{\sailRISCVfnarchitecture}{\saildoclabelled{sailRISCVfnzarchitecture}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzarchitecture892e99af11725086f28c1c30cefffa9c.tex}}}}

\newcommand{\sailRISCVvalarchToBits}{\saildoclabelled{sailRISCVzarchzytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzarch_to_bits5b82edd15605cd21ec0f9d9dc63af541.tex}}}}

\newcommand{\sailRISCVfnarchToBits}{\saildoclabelled{sailRISCVfnzarchzytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzarch_to_bits5b82edd15605cd21ec0f9d9dc63af541.tex}}}}

\newcommand{\sailRISCVtypeprivLevel}{\saildoclabelled{sailRISCVtypezprivzylevel}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpriv_leveld5cdc3b186bdc20eb05333efc3cfd01c.tex}}}}

\newcommand{\sailRISCVtypePrivilege}{\saildoclabelled{sailRISCVtypezPrivilege}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezprivilege9997cec8360c7da9f3608ad36bf538cc.tex}}}}

\newcommand{\sailRISCVvalPrivilegeOfNum}{\saildoclabelled{sailRISCVzPrivilegezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprivilege_of_num84ee3b92a1b0c896120347634e28615d.tex}}}}

\newcommand{\sailRISCVfnPrivilegeOfNum}{\saildoclabelled{sailRISCVfnzPrivilegezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprivilege_of_num84ee3b92a1b0c896120347634e28615d.tex}}}}

\newcommand{\sailRISCVvalnumOfPrivilege}{\saildoclabelled{sailRISCVznumzyofzyPrivilege}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_privilege40c636ca569f6d4bb59a57bee3b2742d.tex}}}}

\newcommand{\sailRISCVfnnumOfPrivilege}{\saildoclabelled{sailRISCVfnznumzyofzyPrivilege}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_privilege40c636ca569f6d4bb59a57bee3b2742d.tex}}}}

\newcommand{\sailRISCVvalprivLevelToBits}{\saildoclabelled{sailRISCVzprivLevelzytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprivlevel_to_bits4b6f72dec94db401093759e81957be6b.tex}}}}

\newcommand{\sailRISCVfnprivLevelToBits}{\saildoclabelled{sailRISCVfnzprivLevelzytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprivlevel_to_bits4b6f72dec94db401093759e81957be6b.tex}}}}

\newcommand{\sailRISCVvalprivLevelOfBits}{\saildoclabelled{sailRISCVzprivLevelzyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprivlevel_of_bitsf8754d7aa9d9aeada7d193ecf64e148c.tex}}}}

\newcommand{\sailRISCVfnprivLevelOfBits}{\saildoclabelled{sailRISCVfnzprivLevelzyofzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprivlevel_of_bitsf8754d7aa9d9aeada7d193ecf64e148c.tex}}}}

\newcommand{\sailRISCVvalprivLevelToStr}{\saildoclabelled{sailRISCVzprivLevelzytozystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprivlevel_to_str130b731da9dd60ea89c77efcbbe0d598.tex}}}}

\newcommand{\sailRISCVfnprivLevelToStr}{\saildoclabelled{sailRISCVfnzprivLevelzytozystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprivlevel_to_str130b731da9dd60ea89c77efcbbe0d598.tex}}}}

\newcommand{\sailRISCVoverloadAAAtoStr}{\saildoclabelled{sailRISCVoverloadAAAztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVtypeRetired}{\saildoclabelled{sailRISCVtypezRetired}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezretired3cb36a9311620933468743a8b2d2f6f4.tex}}}}

\newcommand{\sailRISCVvalRetiredOfNum}{\saildoclabelled{sailRISCVzRetiredzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzretired_of_num68ab3748534f762d814246f11fcf7c77.tex}}}}

\newcommand{\sailRISCVfnRetiredOfNum}{\saildoclabelled{sailRISCVfnzRetiredzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzretired_of_num68ab3748534f762d814246f11fcf7c77.tex}}}}

\newcommand{\sailRISCVvalnumOfRetired}{\saildoclabelled{sailRISCVznumzyofzyRetired}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_retiredc5322d8e56eb574c7eb3ebf89e0586af.tex}}}}

\newcommand{\sailRISCVfnnumOfRetired}{\saildoclabelled{sailRISCVfnznumzyofzyRetired}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_retiredc5322d8e56eb574c7eb3ebf89e0586af.tex}}}}

\newcommand{\sailRISCVtypeAccessType}{\saildoclabelled{sailRISCVtypezAccessType}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezaccesstype627dc4f8d60f616c352a3659c0dfbd61.tex}}}}

\newcommand{\sailRISCVtypewordWidth}{\saildoclabelled{sailRISCVtypezwordzywidth}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezword_width15338b31164a0d031656f7f88e6114c8.tex}}}}

\newcommand{\sailRISCVvalwordWidthOfNum}{\saildoclabelled{sailRISCVzwordzywidthzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzword_width_of_num5022e9594f19a45eb3d8079a7a770a00.tex}}}}

\newcommand{\sailRISCVfnwordWidthOfNum}{\saildoclabelled{sailRISCVfnzwordzywidthzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzword_width_of_num5022e9594f19a45eb3d8079a7a770a00.tex}}}}

\newcommand{\sailRISCVvalnumOfWordWidth}{\saildoclabelled{sailRISCVznumzyofzywordzywidth}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_word_width80798ebf687d8b1ac16aea948967912d.tex}}}}

\newcommand{\sailRISCVfnnumOfWordWidth}{\saildoclabelled{sailRISCVfnznumzyofzywordzywidth}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_word_width80798ebf687d8b1ac16aea948967912d.tex}}}}

\newcommand{\sailRISCVtypeInterruptType}{\saildoclabelled{sailRISCVtypezInterruptType}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezinterrupttypeea26f192039f815bc5d0d5b058b4fac2.tex}}}}

\newcommand{\sailRISCVvalInterruptTypeOfNum}{\saildoclabelled{sailRISCVzInterruptTypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinterrupttype_of_numbcca70e199dd805ea962d03dd661ceb8.tex}}}}

\newcommand{\sailRISCVfnInterruptTypeOfNum}{\saildoclabelled{sailRISCVfnzInterruptTypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinterrupttype_of_numbcca70e199dd805ea962d03dd661ceb8.tex}}}}

\newcommand{\sailRISCVvalnumOfInterruptType}{\saildoclabelled{sailRISCVznumzyofzyInterruptType}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_interrupttype186751debed5f5a4e5f875749623071b.tex}}}}

\newcommand{\sailRISCVfnnumOfInterruptType}{\saildoclabelled{sailRISCVfnznumzyofzyInterruptType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_interrupttype186751debed5f5a4e5f875749623071b.tex}}}}

\newcommand{\sailRISCVvalinterruptTypeToBits}{\saildoclabelled{sailRISCVzinterruptTypezytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinterrupttype_to_bits80d6193c8205e91dcda1e3a5b6126a81.tex}}}}

\newcommand{\sailRISCVfninterruptTypeToBits}{\saildoclabelled{sailRISCVfnzinterruptTypezytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinterrupttype_to_bits80d6193c8205e91dcda1e3a5b6126a81.tex}}}}

\newcommand{\sailRISCVtypeExceptionType}{\saildoclabelled{sailRISCVtypezExceptionType}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezexceptiontype8574cf8632bbc8e423ccb2d23e61bdff.tex}}}}

\newcommand{\sailRISCVvalexceptionTypeToBits}{\saildoclabelled{sailRISCVzexceptionTypezytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzexceptiontype_to_bits6edc76877c2677590096c351d9b431f1.tex}}}}

\newcommand{\sailRISCVfnexceptionTypeToBits}{\saildoclabelled{sailRISCVfnzexceptionTypezytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzexceptiontype_to_bits6edc76877c2677590096c351d9b431f1.tex}}}}

\newcommand{\sailRISCVvalnumOfExceptionType}{\saildoclabelled{sailRISCVznumzyofzyExceptionType}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_exceptiontype13e59fd83201d81140ba0f6bbcbd1a7b.tex}}}}

\newcommand{\sailRISCVfnnumOfExceptionType}{\saildoclabelled{sailRISCVfnznumzyofzyExceptionType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_exceptiontype13e59fd83201d81140ba0f6bbcbd1a7b.tex}}}}

\newcommand{\sailRISCVvalexceptionTypeToStr}{\saildoclabelled{sailRISCVzexceptionTypezytozystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzexceptiontype_to_str566b70f16fdf6ed4d1850ec75465ec4b.tex}}}}

\newcommand{\sailRISCVfnexceptionTypeToStr}{\saildoclabelled{sailRISCVfnzexceptionTypezytozystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzexceptiontype_to_str566b70f16fdf6ed4d1850ec75465ec4b.tex}}}}

\newcommand{\sailRISCVoverloadBBBtoStr}{\saildoclabelled{sailRISCVoverloadBBBztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVtypeexception}{\saildoclabelled{sailRISCVtypezexception}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezexceptionfaa4db8fab65c538edad4222e766a71a.tex}}}}

\newcommand{\sailRISCVvalnotImplemented}{\saildoclabelled{sailRISCVznotzyimplemented}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznot_implementedde41164205ef21773733c511f05a2946.tex}}}}

\newcommand{\sailRISCVfnnotImplemented}{\saildoclabelled{sailRISCVfnznotzyimplemented}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznot_implementedde41164205ef21773733c511f05a2946.tex}}}}

\newcommand{\sailRISCVvalinternalError}{\saildoclabelled{sailRISCVzinternalzyerror}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinternal_error92c3548c19282819d20d44565303aa89.tex}}}}

\newcommand{\sailRISCVfninternalError}{\saildoclabelled{sailRISCVfnzinternalzyerror}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinternal_error92c3548c19282819d20d44565303aa89.tex}}}}

\newcommand{\sailRISCVtypetvMode}{\saildoclabelled{sailRISCVtypeztvzymode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztv_modea724d5138c36f1ab6005c9051bd94ea0.tex}}}}

\newcommand{\sailRISCVtypeTrapVectorMode}{\saildoclabelled{sailRISCVtypezTrapVectorMode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztrapvectormodecc7f1b98e2e9e9062e5f9a94be7a00dd.tex}}}}

\newcommand{\sailRISCVvalTrapVectorModeOfNum}{\saildoclabelled{sailRISCVzTrapVectorModezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztrapvectormode_of_num8f2938d16cb187b62f9cdbbb35278d48.tex}}}}

\newcommand{\sailRISCVfnTrapVectorModeOfNum}{\saildoclabelled{sailRISCVfnzTrapVectorModezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztrapvectormode_of_num8f2938d16cb187b62f9cdbbb35278d48.tex}}}}

\newcommand{\sailRISCVvalnumOfTrapVectorMode}{\saildoclabelled{sailRISCVznumzyofzyTrapVectorMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_trapvectormode9673c0ba1b150ae7d0c789bf1ea8f4fe.tex}}}}

\newcommand{\sailRISCVfnnumOfTrapVectorMode}{\saildoclabelled{sailRISCVfnznumzyofzyTrapVectorMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_trapvectormode9673c0ba1b150ae7d0c789bf1ea8f4fe.tex}}}}

\newcommand{\sailRISCVvaltrapVectorModeOfBits}{\saildoclabelled{sailRISCVztrapVectorModezyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztrapvectormode_of_bits3ab887814163c96ab28aec41cb9b44f6.tex}}}}

\newcommand{\sailRISCVfntrapVectorModeOfBits}{\saildoclabelled{sailRISCVfnztrapVectorModezyofzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztrapvectormode_of_bits3ab887814163c96ab28aec41cb9b44f6.tex}}}}

\newcommand{\sailRISCVtypeextStatus}{\saildoclabelled{sailRISCVtypezextzystatus}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_statuscc754716d0653fa6ecbe317b319fb0e7.tex}}}}

\newcommand{\sailRISCVtypeExtStatus}{\saildoclabelled{sailRISCVtypezExtStatus}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezextstatus48f045aa452fc429aaaaf8df3f7b4a71.tex}}}}

\newcommand{\sailRISCVvalExtStatusOfNum}{\saildoclabelled{sailRISCVzExtStatuszyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextstatus_of_num31bfbda5f90ad0f3cdbc5a0f1b63da2d.tex}}}}

\newcommand{\sailRISCVfnExtStatusOfNum}{\saildoclabelled{sailRISCVfnzExtStatuszyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzextstatus_of_num31bfbda5f90ad0f3cdbc5a0f1b63da2d.tex}}}}

\newcommand{\sailRISCVvalnumOfExtStatus}{\saildoclabelled{sailRISCVznumzyofzyExtStatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_extstatus8d29ae3139c8c2d5d4fa7489689b6a41.tex}}}}

\newcommand{\sailRISCVfnnumOfExtStatus}{\saildoclabelled{sailRISCVfnznumzyofzyExtStatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_extstatus8d29ae3139c8c2d5d4fa7489689b6a41.tex}}}}

\newcommand{\sailRISCVvalextStatusToBits}{\saildoclabelled{sailRISCVzextStatuszytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextstatus_to_bits95f7e744a463eb9cfccacc81efa252ae.tex}}}}

\newcommand{\sailRISCVfnextStatusToBits}{\saildoclabelled{sailRISCVfnzextStatuszytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzextstatus_to_bits95f7e744a463eb9cfccacc81efa252ae.tex}}}}

\newcommand{\sailRISCVvalextStatusOfBits}{\saildoclabelled{sailRISCVzextStatuszyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextstatus_of_bits9da79344bfec7cda3e374a5ba6b49e27.tex}}}}

\newcommand{\sailRISCVfnextStatusOfBits}{\saildoclabelled{sailRISCVfnzextStatuszyofzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzextstatus_of_bits9da79344bfec7cda3e374a5ba6b49e27.tex}}}}

\newcommand{\sailRISCVtypesatpMode}{\saildoclabelled{sailRISCVtypezsatpzymode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsatp_mode578b50fd69503e82abb4182613570ec9.tex}}}}

\newcommand{\sailRISCVtypeSATPMode}{\saildoclabelled{sailRISCVtypezSATPMode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsatpmodedc53ce733006f254af9d4e33c8ed6401.tex}}}}

\newcommand{\sailRISCVvalSATPModeOfNum}{\saildoclabelled{sailRISCVzSATPModezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsatpmode_of_num09ad57622dbe0d0a7b111194f1a36856.tex}}}}

\newcommand{\sailRISCVfnSATPModeOfNum}{\saildoclabelled{sailRISCVfnzSATPModezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsatpmode_of_num09ad57622dbe0d0a7b111194f1a36856.tex}}}}

\newcommand{\sailRISCVvalnumOfSATPMode}{\saildoclabelled{sailRISCVznumzyofzySATPMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_satpmode714998a67cc48d1f59bc52de3d9a052f.tex}}}}

\newcommand{\sailRISCVfnnumOfSATPMode}{\saildoclabelled{sailRISCVfnznumzyofzySATPMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_satpmode714998a67cc48d1f59bc52de3d9a052f.tex}}}}

\newcommand{\sailRISCVvalsatpSixFourModeOfBits}{\saildoclabelled{sailRISCVzsatp64Modezyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsatp64mode_of_bits11c1e0e3eda64d7361d8ec4950c9f1ea.tex}}}}

\newcommand{\sailRISCVfnsatpSixFourModeOfBits}{\saildoclabelled{sailRISCVfnzsatp64Modezyofzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsatp64mode_of_bits11c1e0e3eda64d7361d8ec4950c9f1ea.tex}}}}

\newcommand{\sailRISCVtypecsrRW}{\saildoclabelled{sailRISCVtypezcsrRW}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcsrrwa8d2be180025e67dbbe56d3c5c45b12e.tex}}}}

\newcommand{\sailRISCVtypeuop}{\saildoclabelled{sailRISCVtypezuop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezuopd0b3f6267a24e3937a9850ce9ebaa872.tex}}}}

\newcommand{\sailRISCVvaluopOfNum}{\saildoclabelled{sailRISCVzuopzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzuop_of_num86c5f7f375d0126822beff686eb42370.tex}}}}

\newcommand{\sailRISCVfnuopOfNum}{\saildoclabelled{sailRISCVfnzuopzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzuop_of_num86c5f7f375d0126822beff686eb42370.tex}}}}

\newcommand{\sailRISCVvalnumOfUop}{\saildoclabelled{sailRISCVznumzyofzyuop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_uop5155bc57344db1e0852d69264b07f354.tex}}}}

\newcommand{\sailRISCVfnnumOfUop}{\saildoclabelled{sailRISCVfnznumzyofzyuop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_uop5155bc57344db1e0852d69264b07f354.tex}}}}

\newcommand{\sailRISCVtypebop}{\saildoclabelled{sailRISCVtypezbop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbop5369d06602ae03217d614193dd3f84fa.tex}}}}

\newcommand{\sailRISCVvalbopOfNum}{\saildoclabelled{sailRISCVzbopzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbop_of_num74cd9479863c5a21d66fa86ae45f1bd5.tex}}}}

\newcommand{\sailRISCVfnbopOfNum}{\saildoclabelled{sailRISCVfnzbopzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzbop_of_num74cd9479863c5a21d66fa86ae45f1bd5.tex}}}}

\newcommand{\sailRISCVvalnumOfBop}{\saildoclabelled{sailRISCVznumzyofzybop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_bop465de2d51df014a233592af62fc5056d.tex}}}}

\newcommand{\sailRISCVfnnumOfBop}{\saildoclabelled{sailRISCVfnznumzyofzybop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_bop465de2d51df014a233592af62fc5056d.tex}}}}

\newcommand{\sailRISCVtypeiop}{\saildoclabelled{sailRISCVtypeziop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeziop4f047e83f4bb42a95f028529f28b2b82.tex}}}}

\newcommand{\sailRISCVvaliopOfNum}{\saildoclabelled{sailRISCVziopzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valziop_of_numd466c8622bc5d10ff829fe51ba16e9a6.tex}}}}

\newcommand{\sailRISCVfniopOfNum}{\saildoclabelled{sailRISCVfnziopzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnziop_of_numd466c8622bc5d10ff829fe51ba16e9a6.tex}}}}

\newcommand{\sailRISCVvalnumOfIop}{\saildoclabelled{sailRISCVznumzyofzyiop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_iop7e0f948724eaec1edf1ab6539e332d14.tex}}}}

\newcommand{\sailRISCVfnnumOfIop}{\saildoclabelled{sailRISCVfnznumzyofzyiop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_iop7e0f948724eaec1edf1ab6539e332d14.tex}}}}

\newcommand{\sailRISCVtypesop}{\saildoclabelled{sailRISCVtypezsop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsop278747973081fc221bd6ffe68d2fa910.tex}}}}

\newcommand{\sailRISCVvalsopOfNum}{\saildoclabelled{sailRISCVzsopzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsop_of_num788240d3b5d5ef8334c5920b24c291e9.tex}}}}

\newcommand{\sailRISCVfnsopOfNum}{\saildoclabelled{sailRISCVfnzsopzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsop_of_num788240d3b5d5ef8334c5920b24c291e9.tex}}}}

\newcommand{\sailRISCVvalnumOfSop}{\saildoclabelled{sailRISCVznumzyofzysop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_sopfa04a24d46338146566ae6e8a80132f0.tex}}}}

\newcommand{\sailRISCVfnnumOfSop}{\saildoclabelled{sailRISCVfnznumzyofzysop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_sopfa04a24d46338146566ae6e8a80132f0.tex}}}}

\newcommand{\sailRISCVtyperop}{\saildoclabelled{sailRISCVtypezrop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezrop291ca9b0f81265d59b554cd7976da946.tex}}}}

\newcommand{\sailRISCVvalropOfNum}{\saildoclabelled{sailRISCVzropzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrop_of_numdb49159dd280dafb7370c6477b545c05.tex}}}}

\newcommand{\sailRISCVfnropOfNum}{\saildoclabelled{sailRISCVfnzropzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrop_of_numdb49159dd280dafb7370c6477b545c05.tex}}}}

\newcommand{\sailRISCVvalnumOfRop}{\saildoclabelled{sailRISCVznumzyofzyrop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_rop6b1530298b7a57e62b47f86bb5f1b15c.tex}}}}

\newcommand{\sailRISCVfnnumOfRop}{\saildoclabelled{sailRISCVfnznumzyofzyrop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_rop6b1530298b7a57e62b47f86bb5f1b15c.tex}}}}

\newcommand{\sailRISCVtyperopw}{\saildoclabelled{sailRISCVtypezropw}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezropw43e7b9e2c8f71c945acf86b7ec6e0687.tex}}}}

\newcommand{\sailRISCVvalropwOfNum}{\saildoclabelled{sailRISCVzropwzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzropw_of_numbc49d41e4663ce1e2313189dca74c7f1.tex}}}}

\newcommand{\sailRISCVfnropwOfNum}{\saildoclabelled{sailRISCVfnzropwzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzropw_of_numbc49d41e4663ce1e2313189dca74c7f1.tex}}}}

\newcommand{\sailRISCVvalnumOfRopw}{\saildoclabelled{sailRISCVznumzyofzyropw}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ropw2d1d1b64d2060822876c1a3c1d164870.tex}}}}

\newcommand{\sailRISCVfnnumOfRopw}{\saildoclabelled{sailRISCVfnznumzyofzyropw}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ropw2d1d1b64d2060822876c1a3c1d164870.tex}}}}

\newcommand{\sailRISCVtypesopw}{\saildoclabelled{sailRISCVtypezsopw}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsopw29bbaf9eb4401b2d853623bfd0698c6e.tex}}}}

\newcommand{\sailRISCVvalsopwOfNum}{\saildoclabelled{sailRISCVzsopwzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsopw_of_num696c7b3c0b6fb9b9c9d699cd0a410ea3.tex}}}}

\newcommand{\sailRISCVfnsopwOfNum}{\saildoclabelled{sailRISCVfnzsopwzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzsopw_of_num696c7b3c0b6fb9b9c9d699cd0a410ea3.tex}}}}

\newcommand{\sailRISCVvalnumOfSopw}{\saildoclabelled{sailRISCVznumzyofzysopw}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_sopw352409ee6a8831f827129fc3d78cd4d6.tex}}}}

\newcommand{\sailRISCVfnnumOfSopw}{\saildoclabelled{sailRISCVfnznumzyofzysopw}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_sopw352409ee6a8831f827129fc3d78cd4d6.tex}}}}

\newcommand{\sailRISCVtypeamoop}{\saildoclabelled{sailRISCVtypezamoop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezamoopd600bc1f48968cf6c909a7527f520a98.tex}}}}

\newcommand{\sailRISCVvalamoopOfNum}{\saildoclabelled{sailRISCVzamoopzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzamoop_of_num66fc14378761bc8bd8137ac63cffe431.tex}}}}

\newcommand{\sailRISCVfnamoopOfNum}{\saildoclabelled{sailRISCVfnzamoopzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzamoop_of_num66fc14378761bc8bd8137ac63cffe431.tex}}}}

\newcommand{\sailRISCVvalnumOfAmoop}{\saildoclabelled{sailRISCVznumzyofzyamoop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_amoop3990788e22835bf2e0af928f223c3eba.tex}}}}

\newcommand{\sailRISCVfnnumOfAmoop}{\saildoclabelled{sailRISCVfnznumzyofzyamoop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_amoop3990788e22835bf2e0af928f223c3eba.tex}}}}

\newcommand{\sailRISCVtypecsrop}{\saildoclabelled{sailRISCVtypezcsrop}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcsrop2c5a5cf59f588ba61c955dc544ab5638.tex}}}}

\newcommand{\sailRISCVvalcsropOfNum}{\saildoclabelled{sailRISCVzcsropzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcsrop_of_numfc0e82db24db14fec87d0613c91892f2.tex}}}}

\newcommand{\sailRISCVfncsropOfNum}{\saildoclabelled{sailRISCVfnzcsropzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcsrop_of_numfc0e82db24db14fec87d0613c91892f2.tex}}}}

\newcommand{\sailRISCVvalnumOfCsrop}{\saildoclabelled{sailRISCVznumzyofzycsrop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_csropc21ef48aae10c4abc2e72f7386a31ce9.tex}}}}

\newcommand{\sailRISCVfnnumOfCsrop}{\saildoclabelled{sailRISCVfnznumzyofzycsrop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_csropc21ef48aae10c4abc2e72f7386a31ce9.tex}}}}

\newcommand{\sailRISCVvalsep}{\saildoclabelled{sailRISCVzsep}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsep43dac566d26bd3f7fb9088b8d09ca246.tex}}}}

\newcommand{\sailRISCVvalboolBits}{\saildoclabelled{sailRISCVzboolzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbool_bitsc0498d89cd314b64ec44bc657a0630ec.tex}}}}

\newcommand{\sailRISCVvalboolNotBits}{\saildoclabelled{sailRISCVzboolzynotzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbool_not_bits8cc7dc8d8a4bcd7dc0a9851db7a322cc.tex}}}}

\newcommand{\sailRISCVvalsizzeBits}{\saildoclabelled{sailRISCVzsizzezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsizze_bits40630770cee662892ab899654b7e2f0d.tex}}}}

\newcommand{\sailRISCVvalsizzeMnemonic}{\saildoclabelled{sailRISCVzsizzezymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsizze_mnemonic4114d3c8877e3689368588f52debea7b.tex}}}}

\newcommand{\sailRISCVvalwordWidthBytes}{\saildoclabelled{sailRISCVzwordzywidthzybytes}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzword_width_bytes3499487c0f03a80d8659fa504a62261f.tex}}}}

\newcommand{\sailRISCVfnwordWidthBytes}{\saildoclabelled{sailRISCVfnzwordzywidthzybytes}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzword_width_bytes3499487c0f03a80d8659fa504a62261f.tex}}}}

\newcommand{\sailRISCVtyperegtype}{\saildoclabelled{sailRISCVtypezregtype}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezregtype0be936c0d9e150ad1beff99e08691cf8.tex}}}}

\newcommand{\sailRISCVvalRegStr}{\saildoclabelled{sailRISCVzRegStr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzregstrf07d744c662238e6879fb1aee407788d.tex}}}}

\newcommand{\sailRISCVfnRegStr}{\saildoclabelled{sailRISCVfnzRegStr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzregstrf07d744c662238e6879fb1aee407788d.tex}}}}

\newcommand{\sailRISCVvalregvalFromReg}{\saildoclabelled{sailRISCVzregvalzyfromzyreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzregval_from_rega072b7983f1f9ac4a9021e76a911b9c9.tex}}}}

\newcommand{\sailRISCVfnregvalFromReg}{\saildoclabelled{sailRISCVfnzregvalzyfromzyreg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzregval_from_rega072b7983f1f9ac4a9021e76a911b9c9.tex}}}}

\newcommand{\sailRISCVvalregvalIntoReg}{\saildoclabelled{sailRISCVzregvalzyintozyreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzregval_into_reg03a5bdeabb3e6169090e6ed21f1a84cb.tex}}}}

\newcommand{\sailRISCVfnregvalIntoReg}{\saildoclabelled{sailRISCVfnzregvalzyintozyreg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzregval_into_reg03a5bdeabb3e6169090e6ed21f1a84cb.tex}}}}

\newcommand{\sailRISCVtypefregtype}{\saildoclabelled{sailRISCVtypezfregtype}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezfregtype005522b0120ed9774e1ab7767fd5f4aa.tex}}}}

\newcommand{\sailRISCVvalFRegStr}{\saildoclabelled{sailRISCVzFRegStr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfregstr48009e974e6089e7ac15bb0f9271a481.tex}}}}

\newcommand{\sailRISCVfnFRegStr}{\saildoclabelled{sailRISCVfnzFRegStr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfregstr48009e974e6089e7ac15bb0f9271a481.tex}}}}

\newcommand{\sailRISCVvalfregvalFromFreg}{\saildoclabelled{sailRISCVzfregvalzyfromzyfreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfregval_from_freg24f4c96a7be559c758c7de5e3dfe669b.tex}}}}

\newcommand{\sailRISCVfnfregvalFromFreg}{\saildoclabelled{sailRISCVfnzfregvalzyfromzyfreg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfregval_from_freg24f4c96a7be559c758c7de5e3dfe669b.tex}}}}

\newcommand{\sailRISCVvalfregvalIntoFreg}{\saildoclabelled{sailRISCVzfregvalzyintozyfreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfregval_into_fregc2bccb9e14fa0e7ca1dec382b998fa46.tex}}}}

\newcommand{\sailRISCVfnfregvalIntoFreg}{\saildoclabelled{sailRISCVfnzfregvalzyintozyfreg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfregval_into_fregc2bccb9e14fa0e7ca1dec382b998fa46.tex}}}}

\newcommand{\sailRISCVtyperoundingMode}{\saildoclabelled{sailRISCVtypezroundingzymode}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezrounding_modea8ccd05712e3eb82022c72b8440f235b.tex}}}}

\newcommand{\sailRISCVvalroundingModeOfNum}{\saildoclabelled{sailRISCVzroundingzymodezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrounding_mode_of_num6135245be40748c506fabd0190282238.tex}}}}

\newcommand{\sailRISCVfnroundingModeOfNum}{\saildoclabelled{sailRISCVfnzroundingzymodezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrounding_mode_of_num6135245be40748c506fabd0190282238.tex}}}}

\newcommand{\sailRISCVvalnumOfRoundingMode}{\saildoclabelled{sailRISCVznumzyofzyroundingzymode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_rounding_mode41a60e82308e6507de434c7dc6e17db8.tex}}}}

\newcommand{\sailRISCVfnnumOfRoundingMode}{\saildoclabelled{sailRISCVfnznumzyofzyroundingzymode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_rounding_mode41a60e82308e6507de434c7dc6e17db8.tex}}}}

\newcommand{\sailRISCVtypefMaddOpS}{\saildoclabelled{sailRISCVtypezfzymaddzyopzyS}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_madd_op_sb37be1865406477b64362e39a00e2afe.tex}}}}

\newcommand{\sailRISCVvalfMaddOpSOfNum}{\saildoclabelled{sailRISCVzfzymaddzyopzySzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_madd_op_s_of_num9bfe1beb29f1f97cf6b7643bd9febe9b.tex}}}}

\newcommand{\sailRISCVfnfMaddOpSOfNum}{\saildoclabelled{sailRISCVfnzfzymaddzyopzySzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_madd_op_s_of_num9bfe1beb29f1f97cf6b7643bd9febe9b.tex}}}}

\newcommand{\sailRISCVvalnumOfFMaddOpS}{\saildoclabelled{sailRISCVznumzyofzyfzymaddzyopzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_madd_op_s775906828ed91e55055481dedc5d9da4.tex}}}}

\newcommand{\sailRISCVfnnumOfFMaddOpS}{\saildoclabelled{sailRISCVfnznumzyofzyfzymaddzyopzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_madd_op_s775906828ed91e55055481dedc5d9da4.tex}}}}

\newcommand{\sailRISCVtypefBinRmOpS}{\saildoclabelled{sailRISCVtypezfzybinzyrmzyopzyS}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_bin_rm_op_s0fd11305b9d3dfc93e566ad91732c086.tex}}}}

\newcommand{\sailRISCVvalfBinRmOpSOfNum}{\saildoclabelled{sailRISCVzfzybinzyrmzyopzySzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_rm_op_s_of_num425ba7f76e47ae16326c0417fe340273.tex}}}}

\newcommand{\sailRISCVfnfBinRmOpSOfNum}{\saildoclabelled{sailRISCVfnzfzybinzyrmzyopzySzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_bin_rm_op_s_of_num425ba7f76e47ae16326c0417fe340273.tex}}}}

\newcommand{\sailRISCVvalnumOfFBinRmOpS}{\saildoclabelled{sailRISCVznumzyofzyfzybinzyrmzyopzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_bin_rm_op_s893f36c63d593d34b1cf67930090a6d2.tex}}}}

\newcommand{\sailRISCVfnnumOfFBinRmOpS}{\saildoclabelled{sailRISCVfnznumzyofzyfzybinzyrmzyopzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_bin_rm_op_s893f36c63d593d34b1cf67930090a6d2.tex}}}}

\newcommand{\sailRISCVtypefUnRmOpS}{\saildoclabelled{sailRISCVtypezfzyunzyrmzyopzyS}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_un_rm_op_sd0ea7b4f9a759adc91555b3055b8016a.tex}}}}

\newcommand{\sailRISCVvalfUnRmOpSOfNum}{\saildoclabelled{sailRISCVzfzyunzyrmzyopzySzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_rm_op_s_of_numcf978158d6a6f45fe1893c4a9c122140.tex}}}}

\newcommand{\sailRISCVfnfUnRmOpSOfNum}{\saildoclabelled{sailRISCVfnzfzyunzyrmzyopzySzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_un_rm_op_s_of_numcf978158d6a6f45fe1893c4a9c122140.tex}}}}

\newcommand{\sailRISCVvalnumOfFUnRmOpS}{\saildoclabelled{sailRISCVznumzyofzyfzyunzyrmzyopzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_un_rm_op_se915d9a4f61459b98b43ab8bc6055666.tex}}}}

\newcommand{\sailRISCVfnnumOfFUnRmOpS}{\saildoclabelled{sailRISCVfnznumzyofzyfzyunzyrmzyopzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_un_rm_op_se915d9a4f61459b98b43ab8bc6055666.tex}}}}

\newcommand{\sailRISCVtypefUnOpS}{\saildoclabelled{sailRISCVtypezfzyunzyopzyS}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_un_op_s286e536373f63a1fa600b8619060bb26.tex}}}}

\newcommand{\sailRISCVvalfUnOpSOfNum}{\saildoclabelled{sailRISCVzfzyunzyopzySzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_op_s_of_num428b8623c493e45bc273b3e1a0c895e0.tex}}}}

\newcommand{\sailRISCVfnfUnOpSOfNum}{\saildoclabelled{sailRISCVfnzfzyunzyopzySzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_un_op_s_of_num428b8623c493e45bc273b3e1a0c895e0.tex}}}}

\newcommand{\sailRISCVvalnumOfFUnOpS}{\saildoclabelled{sailRISCVznumzyofzyfzyunzyopzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_un_op_se59a01770756c5c1ccc368187228ef32.tex}}}}

\newcommand{\sailRISCVfnnumOfFUnOpS}{\saildoclabelled{sailRISCVfnznumzyofzyfzyunzyopzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_un_op_se59a01770756c5c1ccc368187228ef32.tex}}}}

\newcommand{\sailRISCVtypefBinOpS}{\saildoclabelled{sailRISCVtypezfzybinzyopzyS}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_bin_op_s70d2d316fdfc1f5fd4d53696fd688829.tex}}}}

\newcommand{\sailRISCVvalfBinOpSOfNum}{\saildoclabelled{sailRISCVzfzybinzyopzySzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_op_s_of_num66d590442d54517898ad2679db0d80bc.tex}}}}

\newcommand{\sailRISCVfnfBinOpSOfNum}{\saildoclabelled{sailRISCVfnzfzybinzyopzySzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_bin_op_s_of_num66d590442d54517898ad2679db0d80bc.tex}}}}

\newcommand{\sailRISCVvalnumOfFBinOpS}{\saildoclabelled{sailRISCVznumzyofzyfzybinzyopzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_bin_op_s67646ca4512abf0a4d4b44cd4f5b13ca.tex}}}}

\newcommand{\sailRISCVfnnumOfFBinOpS}{\saildoclabelled{sailRISCVfnznumzyofzyfzybinzyopzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_bin_op_s67646ca4512abf0a4d4b44cd4f5b13ca.tex}}}}

\newcommand{\sailRISCVtypefMaddOpD}{\saildoclabelled{sailRISCVtypezfzymaddzyopzyD}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_madd_op_d3909a9cf5d4cc7f2d6f5dc2a8683ef42.tex}}}}

\newcommand{\sailRISCVvalfMaddOpDOfNum}{\saildoclabelled{sailRISCVzfzymaddzyopzyDzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_madd_op_d_of_num115462b951eadf3acf4b0a2bb11e801b.tex}}}}

\newcommand{\sailRISCVfnfMaddOpDOfNum}{\saildoclabelled{sailRISCVfnzfzymaddzyopzyDzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_madd_op_d_of_num115462b951eadf3acf4b0a2bb11e801b.tex}}}}

\newcommand{\sailRISCVvalnumOfFMaddOpD}{\saildoclabelled{sailRISCVznumzyofzyfzymaddzyopzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_madd_op_d37717f7c44daba9b30789132320443ff.tex}}}}

\newcommand{\sailRISCVfnnumOfFMaddOpD}{\saildoclabelled{sailRISCVfnznumzyofzyfzymaddzyopzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_madd_op_d37717f7c44daba9b30789132320443ff.tex}}}}

\newcommand{\sailRISCVtypefBinRmOpD}{\saildoclabelled{sailRISCVtypezfzybinzyrmzyopzyD}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_bin_rm_op_d17db6dd54145474f7e451ccb8f074943.tex}}}}

\newcommand{\sailRISCVvalfBinRmOpDOfNum}{\saildoclabelled{sailRISCVzfzybinzyrmzyopzyDzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_rm_op_d_of_num4f1c6a877a7fdb6ce5cba8edac489378.tex}}}}

\newcommand{\sailRISCVfnfBinRmOpDOfNum}{\saildoclabelled{sailRISCVfnzfzybinzyrmzyopzyDzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_bin_rm_op_d_of_num4f1c6a877a7fdb6ce5cba8edac489378.tex}}}}

\newcommand{\sailRISCVvalnumOfFBinRmOpD}{\saildoclabelled{sailRISCVznumzyofzyfzybinzyrmzyopzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_bin_rm_op_dc153c7dd1e01a91df37cddfd46dfd9da.tex}}}}

\newcommand{\sailRISCVfnnumOfFBinRmOpD}{\saildoclabelled{sailRISCVfnznumzyofzyfzybinzyrmzyopzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_bin_rm_op_dc153c7dd1e01a91df37cddfd46dfd9da.tex}}}}

\newcommand{\sailRISCVtypefUnRmOpD}{\saildoclabelled{sailRISCVtypezfzyunzyrmzyopzyD}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_un_rm_op_de2fd51e1e803f0967e3388fb50d06082.tex}}}}

\newcommand{\sailRISCVvalfUnRmOpDOfNum}{\saildoclabelled{sailRISCVzfzyunzyrmzyopzyDzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_rm_op_d_of_num3c7528aaf2a777986f767617d6c66717.tex}}}}

\newcommand{\sailRISCVfnfUnRmOpDOfNum}{\saildoclabelled{sailRISCVfnzfzyunzyrmzyopzyDzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_un_rm_op_d_of_num3c7528aaf2a777986f767617d6c66717.tex}}}}

\newcommand{\sailRISCVvalnumOfFUnRmOpD}{\saildoclabelled{sailRISCVznumzyofzyfzyunzyrmzyopzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_un_rm_op_d6e3378f59faf04b5d017d7c996a625e0.tex}}}}

\newcommand{\sailRISCVfnnumOfFUnRmOpD}{\saildoclabelled{sailRISCVfnznumzyofzyfzyunzyrmzyopzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_un_rm_op_d6e3378f59faf04b5d017d7c996a625e0.tex}}}}

\newcommand{\sailRISCVtypefBinOpD}{\saildoclabelled{sailRISCVtypezfzybinzyopzyD}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_bin_op_d997af8255aaaca7c24b987d847247564.tex}}}}

\newcommand{\sailRISCVvalfBinOpDOfNum}{\saildoclabelled{sailRISCVzfzybinzyopzyDzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_op_d_of_num97322de52afcea7a7f630a9ec29b7900.tex}}}}

\newcommand{\sailRISCVfnfBinOpDOfNum}{\saildoclabelled{sailRISCVfnzfzybinzyopzyDzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_bin_op_d_of_num97322de52afcea7a7f630a9ec29b7900.tex}}}}

\newcommand{\sailRISCVvalnumOfFBinOpD}{\saildoclabelled{sailRISCVznumzyofzyfzybinzyopzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_bin_op_dd209f84b003673fbf65e2d0267de89cd.tex}}}}

\newcommand{\sailRISCVfnnumOfFBinOpD}{\saildoclabelled{sailRISCVfnznumzyofzyfzybinzyopzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_bin_op_dd209f84b003673fbf65e2d0267de89cd.tex}}}}

\newcommand{\sailRISCVtypefUnOpD}{\saildoclabelled{sailRISCVtypezfzyunzyopzyD}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezf_un_op_d60d5205abfb9c0cba7b1e1dbdf6ad69e.tex}}}}

\newcommand{\sailRISCVvalfUnOpDOfNum}{\saildoclabelled{sailRISCVzfzyunzyopzyDzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_op_d_of_num20c93bb1c359c6ff0f65b3c91dbe8c85.tex}}}}

\newcommand{\sailRISCVfnfUnOpDOfNum}{\saildoclabelled{sailRISCVfnzfzyunzyopzyDzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_un_op_d_of_num20c93bb1c359c6ff0f65b3c91dbe8c85.tex}}}}

\newcommand{\sailRISCVvalnumOfFUnOpD}{\saildoclabelled{sailRISCVznumzyofzyfzyunzyopzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_f_un_op_d6d388f339a377c4a985a55a3c728bb8f.tex}}}}

\newcommand{\sailRISCVfnnumOfFUnOpD}{\saildoclabelled{sailRISCVfnznumzyofzyfzyunzyopzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_f_un_op_d6d388f339a377c4a985a55a3c728bb8f.tex}}}}

\newcommand{\sailRISCVvalcsrNameMap}{\saildoclabelled{sailRISCVzcsrzynamezymap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcsr_name_map043e1d5f928269d79e6253854765ef21.tex}}}}

\newcommand{\sailRISCVvalcsrName}{\saildoclabelled{sailRISCVzcsrzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcsr_name355619c0d72f0a56dfaf2d45f4b72967.tex}}}}

\newcommand{\sailRISCVoverloadCCCtoStr}{\saildoclabelled{sailRISCVoverloadCCCztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvalextIsCSRDefined}{\saildoclabelled{sailRISCVzextzyiszyCSRzydefined}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVvalextReadCSR}{\saildoclabelled{sailRISCVzextzyreadzyCSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVvalextWriteCSR}{\saildoclabelled{sailRISCVzextzywritezyCSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVvalscrNameMap}{\saildoclabelled{sailRISCVzscrzynamezymap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzscr_name_map4b235a67e525de15ab35ff501d369c01.tex}}}}

\newcommand{\sailRISCVvalscrName}{\saildoclabelled{sailRISCVzscrzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzscr_name18d33d5c24513d7598c403423ce2f8e6.tex}}}}

\newcommand{\sailRISCVoverloadDDDtoStr}{\saildoclabelled{sailRISCVoverloadDDDztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVtypeextAccessType}{\saildoclabelled{sailRISCVtypezextzyaccesszytype}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_access_type8c60f923ce211fcdc0c77548b866673e.tex}}}}

\newcommand{\sailRISCVvalextAccessTypeOfNum}{\saildoclabelled{sailRISCVzextzyaccesszytypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_access_type_of_num6a15c4e70d2e9820f649a1cc6760e30a.tex}}}}

\newcommand{\sailRISCVfnextAccessTypeOfNum}{\saildoclabelled{sailRISCVfnzextzyaccesszytypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_access_type_of_num6a15c4e70d2e9820f649a1cc6760e30a.tex}}}}

\newcommand{\sailRISCVvalnumOfExtAccessType}{\saildoclabelled{sailRISCVznumzyofzyextzyaccesszytype}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_ext_access_typea973217ed477a3d18820058dd3b21729.tex}}}}

\newcommand{\sailRISCVfnnumOfExtAccessType}{\saildoclabelled{sailRISCVfnznumzyofzyextzyaccesszytype}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_ext_access_typea973217ed477a3d18820058dd3b21729.tex}}}}

\newcommand{\sailRISCVvalaccessTypeToStr}{\saildoclabelled{sailRISCVzaccessTypezytozystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzaccesstype_to_str58f7a46d6b3e326411426e3cf0fe52cf.tex}}}}

\newcommand{\sailRISCVfnaccessTypeToStr}{\saildoclabelled{sailRISCVfnzaccessTypezytozystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzaccesstype_to_str58f7a46d6b3e326411426e3cf0fe52cf.tex}}}}

\newcommand{\sailRISCVoverloadEEEtoStr}{\saildoclabelled{sailRISCVoverloadEEEztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvalrX}{\saildoclabelled{sailRISCVzrX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrxa8aad9466d0653707390b940aa9282e7.tex}}}}

\newcommand{\sailRISCVfnrX}{\saildoclabelled{sailRISCVfnzrX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrxa8aad9466d0653707390b940aa9282e7.tex}}}}

\newcommand{\sailRISCVvalrvfiWX}{\saildoclabelled{sailRISCVzrvfizywX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrvfi_wxed842ecfeb56ef18626194f2f22935f3.tex}}}}

\newcommand{\sailRISCVfnrvfiWX}{\saildoclabelled{sailRISCVfnzrvfizywX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrvfi_wxed842ecfeb56ef18626194f2f22935f3.tex}}}}

\newcommand{\sailRISCVvalwX}{\saildoclabelled{sailRISCVzwX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwx0042b1ee0bdb45d47dcb45d5a9461882.tex}}}}

\newcommand{\sailRISCVfnwX}{\saildoclabelled{sailRISCVfnzwX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwx0042b1ee0bdb45d47dcb45d5a9461882.tex}}}}

\newcommand{\sailRISCVvalrXBits}{\saildoclabelled{sailRISCVzrXzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrx_bitsba4d35e6c426ac476fdbf36efdd5d0da.tex}}}}

\newcommand{\sailRISCVfnrXBits}{\saildoclabelled{sailRISCVfnzrXzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrx_bitsba4d35e6c426ac476fdbf36efdd5d0da.tex}}}}

\newcommand{\sailRISCVvalwXBits}{\saildoclabelled{sailRISCVzwXzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwx_bitseb6ef5be72b31b8cb0f1595602665261.tex}}}}

\newcommand{\sailRISCVfnwXBits}{\saildoclabelled{sailRISCVfnzwXzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwx_bitseb6ef5be72b31b8cb0f1595602665261.tex}}}}

\newcommand{\sailRISCVoverloadFFFX}{\saildoclabelled{sailRISCVoverloadFFFzX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFzx1f3c57dd04ac52fd92f3346ca51f00ec.tex}}}}

\newcommand{\sailRISCVvalregNameAbi}{\saildoclabelled{sailRISCVzregzynamezyabi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzreg_name_abi8c36e923dc671675cb54fb0175878a3f.tex}}}}

\newcommand{\sailRISCVfnregNameAbi}{\saildoclabelled{sailRISCVfnzregzynamezyabi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzreg_name_abi8c36e923dc671675cb54fb0175878a3f.tex}}}}

\newcommand{\sailRISCVoverloadGGGtoStr}{\saildoclabelled{sailRISCVoverloadGGGztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvalregName}{\saildoclabelled{sailRISCVzregzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzreg_namea3a934e14215c11bd841e5d2fb4f53e0.tex}}}}

\newcommand{\sailRISCVvalcregName}{\saildoclabelled{sailRISCVzcregzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcreg_name8aa7dd2adef25f1d7c38341bff05c8a9.tex}}}}

\newcommand{\sailRISCVvalinitBaseRegs}{\saildoclabelled{sailRISCVzinitzybasezyregs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_base_regs92fa12c31a7794db853235a9147b1c7b.tex}}}}

\newcommand{\sailRISCVfninitBaseRegs}{\saildoclabelled{sailRISCVfnzinitzybasezyregs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_base_regs92fa12c31a7794db853235a9147b1c7b.tex}}}}

\newcommand{\sailRISCVtypeMisa}{\saildoclabelled{sailRISCVtypezMisa}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmisaa32c2c216e0702e03f7fa6ac32ade17d.tex}}}}

\newcommand{\sailRISCVvalMkMisa}{\saildoclabelled{sailRISCVzMkzyMisa}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_misa9e5f00faa0413197c9cc5f0f7791d5b7.tex}}}}

\newcommand{\sailRISCVfnMkMisa}{\saildoclabelled{sailRISCVfnzMkzyMisa}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_misa9e5f00faa0413197c9cc5f0f7791d5b7.tex}}}}

\newcommand{\sailRISCVvalGetMisaBits}{\saildoclabelled{sailRISCVzzygetzyMisazybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_bits227fd8e446573e270b2f6ea70e25b072.tex}}}}

\newcommand{\sailRISCVfnGetMisaBits}{\saildoclabelled{sailRISCVfnzzygetzyMisazybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_bits227fd8e446573e270b2f6ea70e25b072.tex}}}}

\newcommand{\sailRISCVvalSetMisaBits}{\saildoclabelled{sailRISCVzzysetzyMisazybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_bits8a8c7777988f3569033d87950ad2055d.tex}}}}

\newcommand{\sailRISCVfnSetMisaBits}{\saildoclabelled{sailRISCVfnzzysetzyMisazybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_bits8a8c7777988f3569033d87950ad2055d.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaBits}{\saildoclabelled{sailRISCVzzyupdatezyMisazybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_bitsf571d9035c480faf7559a6b750d4b5d1.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaBits}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_bitsf571d9035c480faf7559a6b750d4b5d1.tex}}}}

\newcommand{\sailRISCVoverloadHHHupdateBits}{\saildoclabelled{sailRISCVoverloadHHHzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadIIIModBits}{\saildoclabelled{sailRISCVoverloadIIIzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetMisaMXL}{\saildoclabelled{sailRISCVzzygetzyMisazyMXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_mxl28cf17010b1a2667fba28101a95eb2ae.tex}}}}

\newcommand{\sailRISCVfnGetMisaMXL}{\saildoclabelled{sailRISCVfnzzygetzyMisazyMXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_mxl28cf17010b1a2667fba28101a95eb2ae.tex}}}}

\newcommand{\sailRISCVvalSetMisaMXL}{\saildoclabelled{sailRISCVzzysetzyMisazyMXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_mxlfaf2da4a42816291e01fbd0451c6cfc5.tex}}}}

\newcommand{\sailRISCVfnSetMisaMXL}{\saildoclabelled{sailRISCVfnzzysetzyMisazyMXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_mxlfaf2da4a42816291e01fbd0451c6cfc5.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaMXL}{\saildoclabelled{sailRISCVzzyupdatezyMisazyMXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_mxla1af4e187cbc1f82dd5ef946cabac371.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaMXL}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyMXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_mxla1af4e187cbc1f82dd5ef946cabac371.tex}}}}

\newcommand{\sailRISCVoverloadJJJupdateMXL}{\saildoclabelled{sailRISCVoverloadJJJzupdatezyMXL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJzupdate_mxlb5a3c988cbea039f1e178bcd72815821.tex}}}}

\newcommand{\sailRISCVoverloadKKKModMXL}{\saildoclabelled{sailRISCVoverloadKKKzzymodzyMXL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKz_mod_mxlaa066cfb7ec1d12283cbb376dd9b1101.tex}}}}

\newcommand{\sailRISCVvalGetMisaZ}{\saildoclabelled{sailRISCVzzygetzyMisazyZ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_z0279590775f9ece96e2d9030ddcdfa1d.tex}}}}

\newcommand{\sailRISCVfnGetMisaZ}{\saildoclabelled{sailRISCVfnzzygetzyMisazyZ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_z0279590775f9ece96e2d9030ddcdfa1d.tex}}}}

\newcommand{\sailRISCVvalSetMisaZ}{\saildoclabelled{sailRISCVzzysetzyMisazyZ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_z0aa6e14567359f53c59523971c522eda.tex}}}}

\newcommand{\sailRISCVfnSetMisaZ}{\saildoclabelled{sailRISCVfnzzysetzyMisazyZ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_z0aa6e14567359f53c59523971c522eda.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaZ}{\saildoclabelled{sailRISCVzzyupdatezyMisazyZ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_z801b78039b962c298e7fc5710e8ae3c4.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaZ}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyZ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_z801b78039b962c298e7fc5710e8ae3c4.tex}}}}

\newcommand{\sailRISCVoverloadLLLupdateZ}{\saildoclabelled{sailRISCVoverloadLLLzupdatezyZ}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLzupdate_z526c1a025fbdbfc03ac9334c924737a9.tex}}}}

\newcommand{\sailRISCVoverloadMMMModZ}{\saildoclabelled{sailRISCVoverloadMMMzzymodzyZ}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMz_mod_za28d358f8525c17052bc8ea6cdba9052.tex}}}}

\newcommand{\sailRISCVvalGetMisaY}{\saildoclabelled{sailRISCVzzygetzyMisazyY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_ycb7d2d02e2edfcdcd44bdf6e4764863d.tex}}}}

\newcommand{\sailRISCVfnGetMisaY}{\saildoclabelled{sailRISCVfnzzygetzyMisazyY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_ycb7d2d02e2edfcdcd44bdf6e4764863d.tex}}}}

\newcommand{\sailRISCVvalSetMisaY}{\saildoclabelled{sailRISCVzzysetzyMisazyY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_y0780ac18d01eba2171fd0f4807b7f5eb.tex}}}}

\newcommand{\sailRISCVfnSetMisaY}{\saildoclabelled{sailRISCVfnzzysetzyMisazyY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_y0780ac18d01eba2171fd0f4807b7f5eb.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaY}{\saildoclabelled{sailRISCVzzyupdatezyMisazyY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_y44689f65180da16f003ee1c86f6b157e.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaY}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_y44689f65180da16f003ee1c86f6b157e.tex}}}}

\newcommand{\sailRISCVoverloadNNNupdateY}{\saildoclabelled{sailRISCVoverloadNNNzupdatezyY}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNzupdate_y18932cf4e3dad22b55782b0d44c2a5ed.tex}}}}

\newcommand{\sailRISCVoverloadOOOModY}{\saildoclabelled{sailRISCVoverloadOOOzzymodzyY}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOz_mod_y4993b5018b9fa96b0a5a3dff5d778b09.tex}}}}

\newcommand{\sailRISCVvalGetMisaX}{\saildoclabelled{sailRISCVzzygetzyMisazyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_xd43796eb311a89255d0382867f07ad38.tex}}}}

\newcommand{\sailRISCVfnGetMisaX}{\saildoclabelled{sailRISCVfnzzygetzyMisazyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_xd43796eb311a89255d0382867f07ad38.tex}}}}

\newcommand{\sailRISCVvalSetMisaX}{\saildoclabelled{sailRISCVzzysetzyMisazyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_x73ca1bfd41ee29a68574f834d43acd6b.tex}}}}

\newcommand{\sailRISCVfnSetMisaX}{\saildoclabelled{sailRISCVfnzzysetzyMisazyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_x73ca1bfd41ee29a68574f834d43acd6b.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaX}{\saildoclabelled{sailRISCVzzyupdatezyMisazyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_x51e71056e58398948e16168b5c3c2df9.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaX}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_x51e71056e58398948e16168b5c3c2df9.tex}}}}

\newcommand{\sailRISCVoverloadPPPupdateX}{\saildoclabelled{sailRISCVoverloadPPPzupdatezyX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPzupdate_x647abdeca7ac108f059148e19df0452e.tex}}}}

\newcommand{\sailRISCVoverloadQQQModX}{\saildoclabelled{sailRISCVoverloadQQQzzymodzyX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQz_mod_xc906d7554de3b79cd0cc78501a562587.tex}}}}

\newcommand{\sailRISCVvalGetMisaW}{\saildoclabelled{sailRISCVzzygetzyMisazyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_w4b9d3d940363386a3b964f5d156642f8.tex}}}}

\newcommand{\sailRISCVfnGetMisaW}{\saildoclabelled{sailRISCVfnzzygetzyMisazyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_w4b9d3d940363386a3b964f5d156642f8.tex}}}}

\newcommand{\sailRISCVvalSetMisaW}{\saildoclabelled{sailRISCVzzysetzyMisazyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_wcf078697ae48ea6fcaebfe7fc01e054a.tex}}}}

\newcommand{\sailRISCVfnSetMisaW}{\saildoclabelled{sailRISCVfnzzysetzyMisazyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_wcf078697ae48ea6fcaebfe7fc01e054a.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaW}{\saildoclabelled{sailRISCVzzyupdatezyMisazyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_wd53860d44fba8bd03071c9b2edd62e86.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaW}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_wd53860d44fba8bd03071c9b2edd62e86.tex}}}}

\newcommand{\sailRISCVoverloadRRRupdateW}{\saildoclabelled{sailRISCVoverloadRRRzupdatezyW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRzupdate_w3209efc3cdd41bbc0810494fad257f06.tex}}}}

\newcommand{\sailRISCVoverloadSSSModW}{\saildoclabelled{sailRISCVoverloadSSSzzymodzyW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSz_mod_w196183ee717bdd84cd7d5e4b2af0b219.tex}}}}

\newcommand{\sailRISCVvalGetMisaV}{\saildoclabelled{sailRISCVzzygetzyMisazyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_v3c3bbe0f72733630524d92db60c14a02.tex}}}}

\newcommand{\sailRISCVfnGetMisaV}{\saildoclabelled{sailRISCVfnzzygetzyMisazyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_v3c3bbe0f72733630524d92db60c14a02.tex}}}}

\newcommand{\sailRISCVvalSetMisaV}{\saildoclabelled{sailRISCVzzysetzyMisazyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_vd4a716e627db58a7aa372269cb454a1e.tex}}}}

\newcommand{\sailRISCVfnSetMisaV}{\saildoclabelled{sailRISCVfnzzysetzyMisazyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_vd4a716e627db58a7aa372269cb454a1e.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaV}{\saildoclabelled{sailRISCVzzyupdatezyMisazyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_v1a8b5a29274e9567bae2f9671be4372a.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaV}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_v1a8b5a29274e9567bae2f9671be4372a.tex}}}}

\newcommand{\sailRISCVoverloadTTTupdateV}{\saildoclabelled{sailRISCVoverloadTTTzupdatezyV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTzupdate_v550d76e01b2aee2bcdcdd8fcb788e6ae.tex}}}}

\newcommand{\sailRISCVoverloadUUUModV}{\saildoclabelled{sailRISCVoverloadUUUzzymodzyV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUz_mod_v136fe7ecc31e11f2521faa02b71b57fa.tex}}}}

\newcommand{\sailRISCVvalGetMisaU}{\saildoclabelled{sailRISCVzzygetzyMisazyU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_u2220c5041e723fd883e5ca3aad46843a.tex}}}}

\newcommand{\sailRISCVfnGetMisaU}{\saildoclabelled{sailRISCVfnzzygetzyMisazyU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_u2220c5041e723fd883e5ca3aad46843a.tex}}}}

\newcommand{\sailRISCVvalSetMisaU}{\saildoclabelled{sailRISCVzzysetzyMisazyU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_ub0a56841c43a9fb3c49a6bee644b7362.tex}}}}

\newcommand{\sailRISCVfnSetMisaU}{\saildoclabelled{sailRISCVfnzzysetzyMisazyU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_ub0a56841c43a9fb3c49a6bee644b7362.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaU}{\saildoclabelled{sailRISCVzzyupdatezyMisazyU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_uac3943ed1944a21d61ef4550883e07f7.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaU}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_uac3943ed1944a21d61ef4550883e07f7.tex}}}}

\newcommand{\sailRISCVoverloadVVVupdateU}{\saildoclabelled{sailRISCVoverloadVVVzupdatezyU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVzupdate_uf25457b59a73b45bf964c7ab354d043c.tex}}}}

\newcommand{\sailRISCVoverloadWWWModU}{\saildoclabelled{sailRISCVoverloadWWWzzymodzyU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWz_mod_u960ee5decf6c18ea57af0e0387ef7d9c.tex}}}}

\newcommand{\sailRISCVvalGetMisaT}{\saildoclabelled{sailRISCVzzygetzyMisazyT}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_t964cf69481b883e83863eb9ac05b8d52.tex}}}}

\newcommand{\sailRISCVfnGetMisaT}{\saildoclabelled{sailRISCVfnzzygetzyMisazyT}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_t964cf69481b883e83863eb9ac05b8d52.tex}}}}

\newcommand{\sailRISCVvalSetMisaT}{\saildoclabelled{sailRISCVzzysetzyMisazyT}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_tc2c88db403b799714c1a38812acd037c.tex}}}}

\newcommand{\sailRISCVfnSetMisaT}{\saildoclabelled{sailRISCVfnzzysetzyMisazyT}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_tc2c88db403b799714c1a38812acd037c.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaT}{\saildoclabelled{sailRISCVzzyupdatezyMisazyT}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_tab0b967322f8b3d8c5d8c510963c8722.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaT}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyT}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_tab0b967322f8b3d8c5d8c510963c8722.tex}}}}

\newcommand{\sailRISCVoverloadXXXupdateT}{\saildoclabelled{sailRISCVoverloadXXXzupdatezyT}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXzupdate_t4387a59a7ca6dbd358923def3d05d452.tex}}}}

\newcommand{\sailRISCVoverloadYYYModT}{\saildoclabelled{sailRISCVoverloadYYYzzymodzyT}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYz_mod_t20863ac4eec1cefcdefe7f2e08aeb65b.tex}}}}

\newcommand{\sailRISCVvalGetMisaS}{\saildoclabelled{sailRISCVzzygetzyMisazyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_s8d44106b93832cd46e00cba3d0fd7cc8.tex}}}}

\newcommand{\sailRISCVfnGetMisaS}{\saildoclabelled{sailRISCVfnzzygetzyMisazyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_s8d44106b93832cd46e00cba3d0fd7cc8.tex}}}}

\newcommand{\sailRISCVvalSetMisaS}{\saildoclabelled{sailRISCVzzysetzyMisazyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_s4c44d8942646231e0c7666a1590a0a92.tex}}}}

\newcommand{\sailRISCVfnSetMisaS}{\saildoclabelled{sailRISCVfnzzysetzyMisazyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_s4c44d8942646231e0c7666a1590a0a92.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaS}{\saildoclabelled{sailRISCVzzyupdatezyMisazyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_sa29e6cb2dba70d986fb8ff30487dfbad.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaS}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_sa29e6cb2dba70d986fb8ff30487dfbad.tex}}}}

\newcommand{\sailRISCVoverloadZZZupdateS}{\saildoclabelled{sailRISCVoverloadZZZzupdatezyS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZzupdate_sa0c87839ffa29da7fb0fae8f4724ad23.tex}}}}

\newcommand{\sailRISCVoverloadAAAAModS}{\saildoclabelled{sailRISCVoverloadAAAAzzymodzyS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAz_mod_sd4c32983c0a4bd556ddaf553d2e450b6.tex}}}}

\newcommand{\sailRISCVvalGetMisaR}{\saildoclabelled{sailRISCVzzygetzyMisazyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_rd0abea1daab407b029000fb4e1d3af0d.tex}}}}

\newcommand{\sailRISCVfnGetMisaR}{\saildoclabelled{sailRISCVfnzzygetzyMisazyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_rd0abea1daab407b029000fb4e1d3af0d.tex}}}}

\newcommand{\sailRISCVvalSetMisaR}{\saildoclabelled{sailRISCVzzysetzyMisazyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_r2e9e070264ac8e4df4365cbcd9bfec35.tex}}}}

\newcommand{\sailRISCVfnSetMisaR}{\saildoclabelled{sailRISCVfnzzysetzyMisazyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_r2e9e070264ac8e4df4365cbcd9bfec35.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaR}{\saildoclabelled{sailRISCVzzyupdatezyMisazyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_r1f6eba10007c144d1b33e8eff2959c17.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaR}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_r1f6eba10007c144d1b33e8eff2959c17.tex}}}}

\newcommand{\sailRISCVoverloadBBBBupdateR}{\saildoclabelled{sailRISCVoverloadBBBBzupdatezyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBzupdate_ree87191d8946f350c6ec7e0b7d1dc14b.tex}}}}

\newcommand{\sailRISCVoverloadCCCCModR}{\saildoclabelled{sailRISCVoverloadCCCCzzymodzyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCz_mod_r2cb5b1200e8617fc71d89b8d03167318.tex}}}}

\newcommand{\sailRISCVvalGetMisaQ}{\saildoclabelled{sailRISCVzzygetzyMisazyQ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_q90da1bead4ec3b742728fa054935bbc0.tex}}}}

\newcommand{\sailRISCVfnGetMisaQ}{\saildoclabelled{sailRISCVfnzzygetzyMisazyQ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_q90da1bead4ec3b742728fa054935bbc0.tex}}}}

\newcommand{\sailRISCVvalSetMisaQ}{\saildoclabelled{sailRISCVzzysetzyMisazyQ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_q0b750236d1f52d9ca63b5ff7f29aeaad.tex}}}}

\newcommand{\sailRISCVfnSetMisaQ}{\saildoclabelled{sailRISCVfnzzysetzyMisazyQ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_q0b750236d1f52d9ca63b5ff7f29aeaad.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaQ}{\saildoclabelled{sailRISCVzzyupdatezyMisazyQ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_q17b883fc2058f678be34555bf03acf4e.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaQ}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyQ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_q17b883fc2058f678be34555bf03acf4e.tex}}}}

\newcommand{\sailRISCVoverloadDDDDupdateQ}{\saildoclabelled{sailRISCVoverloadDDDDzupdatezyQ}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDzupdate_q789d0c6855d20e12d058ed6a4170014d.tex}}}}

\newcommand{\sailRISCVoverloadEEEEModQ}{\saildoclabelled{sailRISCVoverloadEEEEzzymodzyQ}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEz_mod_qba4e572e9225df8e5fc28e66a1a59f8b.tex}}}}

\newcommand{\sailRISCVvalGetMisaP}{\saildoclabelled{sailRISCVzzygetzyMisazyP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_p728ca41f7e9225442cea7a2d06fda1ba.tex}}}}

\newcommand{\sailRISCVfnGetMisaP}{\saildoclabelled{sailRISCVfnzzygetzyMisazyP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_p728ca41f7e9225442cea7a2d06fda1ba.tex}}}}

\newcommand{\sailRISCVvalSetMisaP}{\saildoclabelled{sailRISCVzzysetzyMisazyP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_p0c9c63b8a5952a51bae2365cdbc17092.tex}}}}

\newcommand{\sailRISCVfnSetMisaP}{\saildoclabelled{sailRISCVfnzzysetzyMisazyP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_p0c9c63b8a5952a51bae2365cdbc17092.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaP}{\saildoclabelled{sailRISCVzzyupdatezyMisazyP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_pc6c8bc56b2633630ff91deb372f972a7.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaP}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_pc6c8bc56b2633630ff91deb372f972a7.tex}}}}

\newcommand{\sailRISCVoverloadFFFFupdateP}{\saildoclabelled{sailRISCVoverloadFFFFzupdatezyP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFzupdate_pe6a91f2bcf1dfe547ab54c91e21491d7.tex}}}}

\newcommand{\sailRISCVoverloadGGGGModP}{\saildoclabelled{sailRISCVoverloadGGGGzzymodzyP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGz_mod_p2173ed12d76a57820f7a2ec18bdf9649.tex}}}}

\newcommand{\sailRISCVvalGetMisaO}{\saildoclabelled{sailRISCVzzygetzyMisazyO}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_o286d096661b36149b410863337f15d31.tex}}}}

\newcommand{\sailRISCVfnGetMisaO}{\saildoclabelled{sailRISCVfnzzygetzyMisazyO}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_o286d096661b36149b410863337f15d31.tex}}}}

\newcommand{\sailRISCVvalSetMisaO}{\saildoclabelled{sailRISCVzzysetzyMisazyO}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_o6e1ac3382cd1de0c3fbbaf6bbce3e104.tex}}}}

\newcommand{\sailRISCVfnSetMisaO}{\saildoclabelled{sailRISCVfnzzysetzyMisazyO}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_o6e1ac3382cd1de0c3fbbaf6bbce3e104.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaO}{\saildoclabelled{sailRISCVzzyupdatezyMisazyO}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_obfc0e4a05dbc52b81817844c67df04f7.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaO}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyO}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_obfc0e4a05dbc52b81817844c67df04f7.tex}}}}

\newcommand{\sailRISCVoverloadHHHHupdateO}{\saildoclabelled{sailRISCVoverloadHHHHzupdatezyO}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHzupdate_o1cf4a63b59c60634f3652ef5713b7f66.tex}}}}

\newcommand{\sailRISCVoverloadIIIIModO}{\saildoclabelled{sailRISCVoverloadIIIIzzymodzyO}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIz_mod_o90384a06c29bd45bb9fb8e11226e2dcc.tex}}}}

\newcommand{\sailRISCVvalGetMisaN}{\saildoclabelled{sailRISCVzzygetzyMisazyN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_n58245b65aecd8d3dded8e5951d67f763.tex}}}}

\newcommand{\sailRISCVfnGetMisaN}{\saildoclabelled{sailRISCVfnzzygetzyMisazyN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_n58245b65aecd8d3dded8e5951d67f763.tex}}}}

\newcommand{\sailRISCVvalSetMisaN}{\saildoclabelled{sailRISCVzzysetzyMisazyN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_n1bb6db66ab4e88190d63b918228487ea.tex}}}}

\newcommand{\sailRISCVfnSetMisaN}{\saildoclabelled{sailRISCVfnzzysetzyMisazyN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_n1bb6db66ab4e88190d63b918228487ea.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaN}{\saildoclabelled{sailRISCVzzyupdatezyMisazyN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_n83ee893338b4bd792d81b5cf59f2ebce.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaN}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_n83ee893338b4bd792d81b5cf59f2ebce.tex}}}}

\newcommand{\sailRISCVoverloadJJJJupdateN}{\saildoclabelled{sailRISCVoverloadJJJJzupdatezyN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJzupdate_n06ad7e05862f7e6f8616952d94bf0cdf.tex}}}}

\newcommand{\sailRISCVoverloadKKKKModN}{\saildoclabelled{sailRISCVoverloadKKKKzzymodzyN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKz_mod_n17a5dd1d9904ad5f32f920b05936d22a.tex}}}}

\newcommand{\sailRISCVvalGetMisaM}{\saildoclabelled{sailRISCVzzygetzyMisazyM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_meaba66535fc1510348a6e72b1dbef759.tex}}}}

\newcommand{\sailRISCVfnGetMisaM}{\saildoclabelled{sailRISCVfnzzygetzyMisazyM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_meaba66535fc1510348a6e72b1dbef759.tex}}}}

\newcommand{\sailRISCVvalSetMisaM}{\saildoclabelled{sailRISCVzzysetzyMisazyM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_m9fc1a0ff196728bb0dbae698e2e8a7e9.tex}}}}

\newcommand{\sailRISCVfnSetMisaM}{\saildoclabelled{sailRISCVfnzzysetzyMisazyM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_m9fc1a0ff196728bb0dbae698e2e8a7e9.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaM}{\saildoclabelled{sailRISCVzzyupdatezyMisazyM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_m698989b85ca48a2f975a5588f3dc7491.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaM}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_m698989b85ca48a2f975a5588f3dc7491.tex}}}}

\newcommand{\sailRISCVoverloadLLLLupdateM}{\saildoclabelled{sailRISCVoverloadLLLLzupdatezyM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLzupdate_m412167d0e8698c4d2e3c5386d172d67a.tex}}}}

\newcommand{\sailRISCVoverloadMMMMModM}{\saildoclabelled{sailRISCVoverloadMMMMzzymodzyM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMz_mod_mec2059285eb3c26fd1e8311b63d5c502.tex}}}}

\newcommand{\sailRISCVvalGetMisaL}{\saildoclabelled{sailRISCVzzygetzyMisazyL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_lf087e66a72a445f7b73881c1235233c0.tex}}}}

\newcommand{\sailRISCVfnGetMisaL}{\saildoclabelled{sailRISCVfnzzygetzyMisazyL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_lf087e66a72a445f7b73881c1235233c0.tex}}}}

\newcommand{\sailRISCVvalSetMisaL}{\saildoclabelled{sailRISCVzzysetzyMisazyL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_lce522273afcdcceb0fff20729aec4ac4.tex}}}}

\newcommand{\sailRISCVfnSetMisaL}{\saildoclabelled{sailRISCVfnzzysetzyMisazyL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_lce522273afcdcceb0fff20729aec4ac4.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaL}{\saildoclabelled{sailRISCVzzyupdatezyMisazyL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_l26aa92a8b1cde2502fe1736a8838b22e.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaL}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_l26aa92a8b1cde2502fe1736a8838b22e.tex}}}}

\newcommand{\sailRISCVoverloadNNNNupdateL}{\saildoclabelled{sailRISCVoverloadNNNNzupdatezyL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNzupdate_l18c2828f8e56660ea058db7889463318.tex}}}}

\newcommand{\sailRISCVoverloadOOOOModL}{\saildoclabelled{sailRISCVoverloadOOOOzzymodzyL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOz_mod_lac2bd336f003b6226e212aa9fd493ac8.tex}}}}

\newcommand{\sailRISCVvalGetMisaK}{\saildoclabelled{sailRISCVzzygetzyMisazyK}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_k16049cc76852c9c8026f567e68a54414.tex}}}}

\newcommand{\sailRISCVfnGetMisaK}{\saildoclabelled{sailRISCVfnzzygetzyMisazyK}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_k16049cc76852c9c8026f567e68a54414.tex}}}}

\newcommand{\sailRISCVvalSetMisaK}{\saildoclabelled{sailRISCVzzysetzyMisazyK}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_k32d9915ba6161247dfa2e07599b14f05.tex}}}}

\newcommand{\sailRISCVfnSetMisaK}{\saildoclabelled{sailRISCVfnzzysetzyMisazyK}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_k32d9915ba6161247dfa2e07599b14f05.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaK}{\saildoclabelled{sailRISCVzzyupdatezyMisazyK}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_kc4683fd490bb981aba37613fc8cdcb37.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaK}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyK}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_kc4683fd490bb981aba37613fc8cdcb37.tex}}}}

\newcommand{\sailRISCVoverloadPPPPupdateK}{\saildoclabelled{sailRISCVoverloadPPPPzupdatezyK}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPzupdate_k022206cce3b142160f729d7bf95e8a36.tex}}}}

\newcommand{\sailRISCVoverloadQQQQModK}{\saildoclabelled{sailRISCVoverloadQQQQzzymodzyK}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQz_mod_k2815acab0d1e9758841eb69be2dec6b4.tex}}}}

\newcommand{\sailRISCVvalGetMisaJ}{\saildoclabelled{sailRISCVzzygetzyMisazyJ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_j2bd628593035d085073fabfda59a3691.tex}}}}

\newcommand{\sailRISCVfnGetMisaJ}{\saildoclabelled{sailRISCVfnzzygetzyMisazyJ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_j2bd628593035d085073fabfda59a3691.tex}}}}

\newcommand{\sailRISCVvalSetMisaJ}{\saildoclabelled{sailRISCVzzysetzyMisazyJ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_jf62a4ffaf2eeedcd5ec20654000caf02.tex}}}}

\newcommand{\sailRISCVfnSetMisaJ}{\saildoclabelled{sailRISCVfnzzysetzyMisazyJ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_jf62a4ffaf2eeedcd5ec20654000caf02.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaJ}{\saildoclabelled{sailRISCVzzyupdatezyMisazyJ}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_j103955d7d1e9e399dfbb839d275455e0.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaJ}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyJ}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_j103955d7d1e9e399dfbb839d275455e0.tex}}}}

\newcommand{\sailRISCVoverloadRRRRupdateJ}{\saildoclabelled{sailRISCVoverloadRRRRzupdatezyJ}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRzupdate_j42315d8e5eeed615464c6d7cd92ba743.tex}}}}

\newcommand{\sailRISCVoverloadSSSSModJ}{\saildoclabelled{sailRISCVoverloadSSSSzzymodzyJ}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSz_mod_j99da9691d0d08dd9802e57459c1a645b.tex}}}}

\newcommand{\sailRISCVvalGetMisaI}{\saildoclabelled{sailRISCVzzygetzyMisazyI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_ifd11140b556fe14f486f51c949a8637b.tex}}}}

\newcommand{\sailRISCVfnGetMisaI}{\saildoclabelled{sailRISCVfnzzygetzyMisazyI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_ifd11140b556fe14f486f51c949a8637b.tex}}}}

\newcommand{\sailRISCVvalSetMisaI}{\saildoclabelled{sailRISCVzzysetzyMisazyI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_i459bf00eda120c5909e07545e00c48c1.tex}}}}

\newcommand{\sailRISCVfnSetMisaI}{\saildoclabelled{sailRISCVfnzzysetzyMisazyI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_i459bf00eda120c5909e07545e00c48c1.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaI}{\saildoclabelled{sailRISCVzzyupdatezyMisazyI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_i139fa4ff8a9c72a06d7ffebdda92436a.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaI}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_i139fa4ff8a9c72a06d7ffebdda92436a.tex}}}}

\newcommand{\sailRISCVoverloadTTTTupdateI}{\saildoclabelled{sailRISCVoverloadTTTTzupdatezyI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTzupdate_i23ad4da3401bf9554e20a8c3f705fe00.tex}}}}

\newcommand{\sailRISCVoverloadUUUUModI}{\saildoclabelled{sailRISCVoverloadUUUUzzymodzyI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUz_mod_i10672a4f5733dfdc7d432fb5c80c7e42.tex}}}}

\newcommand{\sailRISCVvalGetMisaH}{\saildoclabelled{sailRISCVzzygetzyMisazyH}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_hd877c2daaecfe719a9d7c418c493c805.tex}}}}

\newcommand{\sailRISCVfnGetMisaH}{\saildoclabelled{sailRISCVfnzzygetzyMisazyH}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_hd877c2daaecfe719a9d7c418c493c805.tex}}}}

\newcommand{\sailRISCVvalSetMisaH}{\saildoclabelled{sailRISCVzzysetzyMisazyH}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_h7a13933c5ad288a885bba1ccd7aa1003.tex}}}}

\newcommand{\sailRISCVfnSetMisaH}{\saildoclabelled{sailRISCVfnzzysetzyMisazyH}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_h7a13933c5ad288a885bba1ccd7aa1003.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaH}{\saildoclabelled{sailRISCVzzyupdatezyMisazyH}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_h360ae205342d957f7a624e4c1114fe8f.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaH}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyH}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_h360ae205342d957f7a624e4c1114fe8f.tex}}}}

\newcommand{\sailRISCVoverloadVVVVupdateH}{\saildoclabelled{sailRISCVoverloadVVVVzupdatezyH}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVzupdate_hae56bacde98340a2d95ba3256bd8ada9.tex}}}}

\newcommand{\sailRISCVoverloadWWWWModH}{\saildoclabelled{sailRISCVoverloadWWWWzzymodzyH}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWz_mod_h49b48eb0876f788743697a82df15f831.tex}}}}

\newcommand{\sailRISCVvalGetMisaG}{\saildoclabelled{sailRISCVzzygetzyMisazyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_gcfcd286901f53880700e0bb46ee4c493.tex}}}}

\newcommand{\sailRISCVfnGetMisaG}{\saildoclabelled{sailRISCVfnzzygetzyMisazyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_gcfcd286901f53880700e0bb46ee4c493.tex}}}}

\newcommand{\sailRISCVvalSetMisaG}{\saildoclabelled{sailRISCVzzysetzyMisazyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_g7e6256e7a4ea213c35876542280b8601.tex}}}}

\newcommand{\sailRISCVfnSetMisaG}{\saildoclabelled{sailRISCVfnzzysetzyMisazyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_g7e6256e7a4ea213c35876542280b8601.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaG}{\saildoclabelled{sailRISCVzzyupdatezyMisazyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_g10edea49b1441082ca8d42e45e1480ab.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaG}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_g10edea49b1441082ca8d42e45e1480ab.tex}}}}

\newcommand{\sailRISCVoverloadXXXXupdateG}{\saildoclabelled{sailRISCVoverloadXXXXzupdatezyG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXzupdate_ga61979e0097ae60f8598f57688dbae8b.tex}}}}

\newcommand{\sailRISCVoverloadYYYYModG}{\saildoclabelled{sailRISCVoverloadYYYYzzymodzyG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYz_mod_g521053c016cb3f20bf7b96843a7a2cf4.tex}}}}

\newcommand{\sailRISCVvalGetMisaF}{\saildoclabelled{sailRISCVzzygetzyMisazyF}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_f684dc9ab9b0a463db4389e87dc7e784f.tex}}}}

\newcommand{\sailRISCVfnGetMisaF}{\saildoclabelled{sailRISCVfnzzygetzyMisazyF}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_f684dc9ab9b0a463db4389e87dc7e784f.tex}}}}

\newcommand{\sailRISCVvalSetMisaF}{\saildoclabelled{sailRISCVzzysetzyMisazyF}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_f8c698083198450c6a61ec00abe038c08.tex}}}}

\newcommand{\sailRISCVfnSetMisaF}{\saildoclabelled{sailRISCVfnzzysetzyMisazyF}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_f8c698083198450c6a61ec00abe038c08.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaF}{\saildoclabelled{sailRISCVzzyupdatezyMisazyF}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_fc88c899133c0200ee42f24494da679a4.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaF}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyF}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_fc88c899133c0200ee42f24494da679a4.tex}}}}

\newcommand{\sailRISCVoverloadZZZZupdateF}{\saildoclabelled{sailRISCVoverloadZZZZzupdatezyF}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZzupdate_ff24be4e6c534e2f8325e19562655da80.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAModF}{\saildoclabelled{sailRISCVoverloadAAAAAzzymodzyF}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAz_mod_fd77a6e62ab1cfa45a61b48a241cf22f2.tex}}}}

\newcommand{\sailRISCVvalGetMisaE}{\saildoclabelled{sailRISCVzzygetzyMisazyE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_efde9ad5723fbd21ad73d9649cc491dd4.tex}}}}

\newcommand{\sailRISCVfnGetMisaE}{\saildoclabelled{sailRISCVfnzzygetzyMisazyE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_efde9ad5723fbd21ad73d9649cc491dd4.tex}}}}

\newcommand{\sailRISCVvalSetMisaE}{\saildoclabelled{sailRISCVzzysetzyMisazyE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_e36282592c3981fb3312fd0b0b03227bd.tex}}}}

\newcommand{\sailRISCVfnSetMisaE}{\saildoclabelled{sailRISCVfnzzysetzyMisazyE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_e36282592c3981fb3312fd0b0b03227bd.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaE}{\saildoclabelled{sailRISCVzzyupdatezyMisazyE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_e410ef028122a879e5db0523a611dbfe5.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaE}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_e410ef028122a879e5db0523a611dbfe5.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBupdateE}{\saildoclabelled{sailRISCVoverloadBBBBBzupdatezyE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBzupdate_e5b6e9655311268e198c390cdf59ecba9.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCModE}{\saildoclabelled{sailRISCVoverloadCCCCCzzymodzyE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCz_mod_e788189af4a7082aacc7ac54449a1c6f5.tex}}}}

\newcommand{\sailRISCVvalGetMisaD}{\saildoclabelled{sailRISCVzzygetzyMisazyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_d254b68e0fd6637680c01aa4da6738280.tex}}}}

\newcommand{\sailRISCVfnGetMisaD}{\saildoclabelled{sailRISCVfnzzygetzyMisazyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_d254b68e0fd6637680c01aa4da6738280.tex}}}}

\newcommand{\sailRISCVvalSetMisaD}{\saildoclabelled{sailRISCVzzysetzyMisazyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_dc53b7d60ef59832cce8ea7080073ac39.tex}}}}

\newcommand{\sailRISCVfnSetMisaD}{\saildoclabelled{sailRISCVfnzzysetzyMisazyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_dc53b7d60ef59832cce8ea7080073ac39.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaD}{\saildoclabelled{sailRISCVzzyupdatezyMisazyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_dae3fb84a048be1ee677eb585143660b4.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaD}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_dae3fb84a048be1ee677eb585143660b4.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDupdateD}{\saildoclabelled{sailRISCVoverloadDDDDDzupdatezyD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDzupdate_da9201c8a6710e680d16238f3581a0227.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEModD}{\saildoclabelled{sailRISCVoverloadEEEEEzzymodzyD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEz_mod_d8c29507d9735e49d608a373bd2e2c599.tex}}}}

\newcommand{\sailRISCVvalGetMisaC}{\saildoclabelled{sailRISCVzzygetzyMisazyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_c79dc24d8a0b99e961dd504cd6b697318.tex}}}}

\newcommand{\sailRISCVfnGetMisaC}{\saildoclabelled{sailRISCVfnzzygetzyMisazyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_c79dc24d8a0b99e961dd504cd6b697318.tex}}}}

\newcommand{\sailRISCVvalSetMisaC}{\saildoclabelled{sailRISCVzzysetzyMisazyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_cdd88b98e41a5e410ecf7b2bf6be19aa8.tex}}}}

\newcommand{\sailRISCVfnSetMisaC}{\saildoclabelled{sailRISCVfnzzysetzyMisazyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_cdd88b98e41a5e410ecf7b2bf6be19aa8.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaC}{\saildoclabelled{sailRISCVzzyupdatezyMisazyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_c57e3c86e55b96ffdd3750d922289ff67.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaC}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_c57e3c86e55b96ffdd3750d922289ff67.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFupdateC}{\saildoclabelled{sailRISCVoverloadFFFFFzupdatezyC}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFzupdate_c58b96a6767db6cbc4e0bfce6023a35b9.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGModC}{\saildoclabelled{sailRISCVoverloadGGGGGzzymodzyC}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGz_mod_ceb8c62eaf4804c4722a6c0c552f18d93.tex}}}}

\newcommand{\sailRISCVvalGetMisaB}{\saildoclabelled{sailRISCVzzygetzyMisazyB}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_b1d772b9d019b6aaad84ed1639e5e0d09.tex}}}}

\newcommand{\sailRISCVfnGetMisaB}{\saildoclabelled{sailRISCVfnzzygetzyMisazyB}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_b1d772b9d019b6aaad84ed1639e5e0d09.tex}}}}

\newcommand{\sailRISCVvalSetMisaB}{\saildoclabelled{sailRISCVzzysetzyMisazyB}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_b0a197892362ef80b92b24e457a36fe2e.tex}}}}

\newcommand{\sailRISCVfnSetMisaB}{\saildoclabelled{sailRISCVfnzzysetzyMisazyB}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_b0a197892362ef80b92b24e457a36fe2e.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaB}{\saildoclabelled{sailRISCVzzyupdatezyMisazyB}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_be5486da384cf1d6bc28f1b8e40ddf4ad.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaB}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyB}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_be5486da384cf1d6bc28f1b8e40ddf4ad.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHupdateB}{\saildoclabelled{sailRISCVoverloadHHHHHzupdatezyB}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHzupdate_ba3e6b1d1a0efbd004275eab5c1c3b711.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIModB}{\saildoclabelled{sailRISCVoverloadIIIIIzzymodzyB}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIz_mod_bd3b147cd60c14b1c9fafe4194389bcdc.tex}}}}

\newcommand{\sailRISCVvalGetMisaA}{\saildoclabelled{sailRISCVzzygetzyMisazyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_misa_af461bea08dc77aa785842eb918466700.tex}}}}

\newcommand{\sailRISCVfnGetMisaA}{\saildoclabelled{sailRISCVfnzzygetzyMisazyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_misa_af461bea08dc77aa785842eb918466700.tex}}}}

\newcommand{\sailRISCVvalSetMisaA}{\saildoclabelled{sailRISCVzzysetzyMisazyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_misa_af2a884db4759788724edc2e8603b8be4.tex}}}}

\newcommand{\sailRISCVfnSetMisaA}{\saildoclabelled{sailRISCVfnzzysetzyMisazyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_misa_af2a884db4759788724edc2e8603b8be4.tex}}}}

\newcommand{\sailRISCVvalUpdateMisaA}{\saildoclabelled{sailRISCVzzyupdatezyMisazyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_misa_a84a3cc4727896aed6b903b7b0d0caa83.tex}}}}

\newcommand{\sailRISCVfnUpdateMisaA}{\saildoclabelled{sailRISCVfnzzyupdatezyMisazyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_misa_a84a3cc4727896aed6b903b7b0d0caa83.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJupdateA}{\saildoclabelled{sailRISCVoverloadJJJJJzupdatezyA}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJzupdate_ab740c1f378b55b3328b2a9f25ff6c1cf.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKModA}{\saildoclabelled{sailRISCVoverloadKKKKKzzymodzyA}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKz_mod_a62a6f88676512d98a363811f9f5ba327.tex}}}}

\newcommand{\sailRISCVvalsysEnableWritableMisa}{\saildoclabelled{sailRISCVzsyszyenablezywritablezymisa}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsys_enable_writable_misa83863aeddc0d69035dc46d6908595d89.tex}}}}

\newcommand{\sailRISCVvalsysEnableRvc}{\saildoclabelled{sailRISCVzsyszyenablezyrvc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsys_enable_rvc836db920a63cd54b635b109fb85bcb90.tex}}}}

\newcommand{\sailRISCVvalsysEnableFdext}{\saildoclabelled{sailRISCVzsyszyenablezyfdext}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzsys_enable_fdext3e294bd170189b70567069837e1534c5.tex}}}}

\newcommand{\sailRISCVvalextVetoDisableC}{\saildoclabelled{sailRISCVzextzyvetozydisablezyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_veto_disable_cd10c2d1c5077060fa007c1628d7aaa8c.tex}}}}

\newcommand{\sailRISCVvallegalizzeMisa}{\saildoclabelled{sailRISCVzlegalizzezymisa}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_misad494764bfeb5d382d189645941a1bce6.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMisa}{\saildoclabelled{sailRISCVfnzlegalizzezymisa}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_misad494764bfeb5d382d189645941a1bce6.tex}}}}

\newcommand{\sailRISCVvalhaveAtomics}{\saildoclabelled{sailRISCVzhaveAtomics}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhaveatomics63cb703b1e3f955440fac8b850da53f7.tex}}}}

\newcommand{\sailRISCVfnhaveAtomics}{\saildoclabelled{sailRISCVfnzhaveAtomics}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhaveatomics63cb703b1e3f955440fac8b850da53f7.tex}}}}

\newcommand{\sailRISCVvalhaveRVC}{\saildoclabelled{sailRISCVzhaveRVC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavervcd1bab8584f566314057babec4a4bfcce.tex}}}}

\newcommand{\sailRISCVfnhaveRVC}{\saildoclabelled{sailRISCVfnzhaveRVC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavervcd1bab8584f566314057babec4a4bfcce.tex}}}}

\newcommand{\sailRISCVvalhaveMulDiv}{\saildoclabelled{sailRISCVzhaveMulDiv}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavemuldivee13dcf875cf3974336f980d6be89b2a.tex}}}}

\newcommand{\sailRISCVfnhaveMulDiv}{\saildoclabelled{sailRISCVfnzhaveMulDiv}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavemuldivee13dcf875cf3974336f980d6be89b2a.tex}}}}

\newcommand{\sailRISCVvalhaveSupMode}{\saildoclabelled{sailRISCVzhaveSupMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavesupmode3f08edf2b0386d18c650f34868f384db.tex}}}}

\newcommand{\sailRISCVfnhaveSupMode}{\saildoclabelled{sailRISCVfnzhaveSupMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavesupmode3f08edf2b0386d18c650f34868f384db.tex}}}}

\newcommand{\sailRISCVvalhaveUsrMode}{\saildoclabelled{sailRISCVzhaveUsrMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhaveusrmode2e520828ead805e9613cc1f88f964861.tex}}}}

\newcommand{\sailRISCVfnhaveUsrMode}{\saildoclabelled{sailRISCVfnzhaveUsrMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhaveusrmode2e520828ead805e9613cc1f88f964861.tex}}}}

\newcommand{\sailRISCVvalhaveNExt}{\saildoclabelled{sailRISCVzhaveNExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavenext74060caf84942f39cfe17eb66bce56e4.tex}}}}

\newcommand{\sailRISCVfnhaveNExt}{\saildoclabelled{sailRISCVfnzhaveNExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavenext74060caf84942f39cfe17eb66bce56e4.tex}}}}

\newcommand{\sailRISCVtypeMstatus}{\saildoclabelled{sailRISCVtypezMstatus}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmstatus6adeedf6ca37e8c03608d356a04db81f.tex}}}}

\newcommand{\sailRISCVvalMkMstatus}{\saildoclabelled{sailRISCVzMkzyMstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_mstatus5db327fc42d9fe4de62eca1e3915bd06.tex}}}}

\newcommand{\sailRISCVfnMkMstatus}{\saildoclabelled{sailRISCVfnzMkzyMstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_mstatus5db327fc42d9fe4de62eca1e3915bd06.tex}}}}

\newcommand{\sailRISCVvalGetMstatusBits}{\saildoclabelled{sailRISCVzzygetzyMstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_bits0aa5b9575406d172210cdde6ef45d6cd.tex}}}}

\newcommand{\sailRISCVfnGetMstatusBits}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_bits0aa5b9575406d172210cdde6ef45d6cd.tex}}}}

\newcommand{\sailRISCVvalSetMstatusBits}{\saildoclabelled{sailRISCVzzysetzyMstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_bits70d36d4b6b9dcb53e2c6533f6831dfa1.tex}}}}

\newcommand{\sailRISCVfnSetMstatusBits}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_bits70d36d4b6b9dcb53e2c6533f6831dfa1.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusBits}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_bits62d247fffd2b228018ee801927d13b83.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusBits}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_bits62d247fffd2b228018ee801927d13b83.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLupdateBits}{\saildoclabelled{sailRISCVoverloadLLLLLzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMModBits}{\saildoclabelled{sailRISCVoverloadMMMMMzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetMstatusSD}{\saildoclabelled{sailRISCVzzygetzyMstatuszySD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_sdd1de4e48331a465d1f6bc8b70c10db69.tex}}}}

\newcommand{\sailRISCVfnGetMstatusSD}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszySD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_sdd1de4e48331a465d1f6bc8b70c10db69.tex}}}}

\newcommand{\sailRISCVvalSetMstatusSD}{\saildoclabelled{sailRISCVzzysetzyMstatuszySD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_sdd513d7f81bd0e504ac04f4e053f73dea.tex}}}}

\newcommand{\sailRISCVfnSetMstatusSD}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszySD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_sdd513d7f81bd0e504ac04f4e053f73dea.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusSD}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszySD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_sda4daaeb7cf3d3804c84f8f3adc875435.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusSD}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszySD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_sda4daaeb7cf3d3804c84f8f3adc875435.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNupdateSD}{\saildoclabelled{sailRISCVoverloadNNNNNzupdatezySD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNzupdate_sd5d9e90ac938aa12ac2bdb01a3c3d6e92.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOModSD}{\saildoclabelled{sailRISCVoverloadOOOOOzzymodzySD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOz_mod_sd1e51a771a9b628b657ecbb1ba7aa8f7c.tex}}}}

\newcommand{\sailRISCVvalGetMstatusTSR}{\saildoclabelled{sailRISCVzzygetzyMstatuszyTSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_tsr45a4c5c29b4ca69f189205bb23dbb516.tex}}}}

\newcommand{\sailRISCVfnGetMstatusTSR}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyTSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_tsr45a4c5c29b4ca69f189205bb23dbb516.tex}}}}

\newcommand{\sailRISCVvalSetMstatusTSR}{\saildoclabelled{sailRISCVzzysetzyMstatuszyTSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_tsraafd8a43c6d53a07c488b0efb80af394.tex}}}}

\newcommand{\sailRISCVfnSetMstatusTSR}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyTSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_tsraafd8a43c6d53a07c488b0efb80af394.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusTSR}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyTSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_tsr911d1e468313451d39d3edd62969f771.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusTSR}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyTSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_tsr911d1e468313451d39d3edd62969f771.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPupdateTSR}{\saildoclabelled{sailRISCVoverloadPPPPPzupdatezyTSR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPzupdate_tsr6f4c30747be8b86521f24a17848f44f8.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQModTSR}{\saildoclabelled{sailRISCVoverloadQQQQQzzymodzyTSR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQz_mod_tsr0f7b8b3a1051c941d7b36c26a6689899.tex}}}}

\newcommand{\sailRISCVvalGetMstatusTW}{\saildoclabelled{sailRISCVzzygetzyMstatuszyTW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_twdd04977b0ac22974f609e5b00f1a09e9.tex}}}}

\newcommand{\sailRISCVfnGetMstatusTW}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyTW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_twdd04977b0ac22974f609e5b00f1a09e9.tex}}}}

\newcommand{\sailRISCVvalSetMstatusTW}{\saildoclabelled{sailRISCVzzysetzyMstatuszyTW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_tw07f419963ff98d483c7b9ce832c90eb4.tex}}}}

\newcommand{\sailRISCVfnSetMstatusTW}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyTW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_tw07f419963ff98d483c7b9ce832c90eb4.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusTW}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyTW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_tw2d7307276d7507e86718caff9b05aee8.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusTW}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyTW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_tw2d7307276d7507e86718caff9b05aee8.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRupdateTW}{\saildoclabelled{sailRISCVoverloadRRRRRzupdatezyTW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRzupdate_tw5ee4f2da170269d4a859283d302b33bb.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSModTW}{\saildoclabelled{sailRISCVoverloadSSSSSzzymodzyTW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSz_mod_twd51a94299168a627db8ea29496d4ea83.tex}}}}

\newcommand{\sailRISCVvalGetMstatusTVM}{\saildoclabelled{sailRISCVzzygetzyMstatuszyTVM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_tvm0a763585a6834af9f476c5b07d9dcce6.tex}}}}

\newcommand{\sailRISCVfnGetMstatusTVM}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyTVM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_tvm0a763585a6834af9f476c5b07d9dcce6.tex}}}}

\newcommand{\sailRISCVvalSetMstatusTVM}{\saildoclabelled{sailRISCVzzysetzyMstatuszyTVM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_tvmb162bee39ba51b064f3dd93188326775.tex}}}}

\newcommand{\sailRISCVfnSetMstatusTVM}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyTVM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_tvmb162bee39ba51b064f3dd93188326775.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusTVM}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyTVM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_tvmf7d012651ef54cac1cdafef6e0e98a7f.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusTVM}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyTVM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_tvmf7d012651ef54cac1cdafef6e0e98a7f.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTupdateTVM}{\saildoclabelled{sailRISCVoverloadTTTTTzupdatezyTVM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTzupdate_tvm7e1e43bb3e8b7c252211bd33016cce23.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUModTVM}{\saildoclabelled{sailRISCVoverloadUUUUUzzymodzyTVM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUz_mod_tvm115bf3a71837868b1ca1b42515d8bf97.tex}}}}

\newcommand{\sailRISCVvalGetMstatusMXR}{\saildoclabelled{sailRISCVzzygetzyMstatuszyMXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_mxrc3cb8fda7e9db55ac7c86e5a6c05793f.tex}}}}

\newcommand{\sailRISCVfnGetMstatusMXR}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyMXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_mxrc3cb8fda7e9db55ac7c86e5a6c05793f.tex}}}}

\newcommand{\sailRISCVvalSetMstatusMXR}{\saildoclabelled{sailRISCVzzysetzyMstatuszyMXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_mxr7d2c792dc408468b6a36d6dccfe73ce3.tex}}}}

\newcommand{\sailRISCVfnSetMstatusMXR}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyMXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_mxr7d2c792dc408468b6a36d6dccfe73ce3.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusMXR}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyMXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_mxr86db170c1ee7edaf7ee350f188d44e71.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusMXR}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyMXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_mxr86db170c1ee7edaf7ee350f188d44e71.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVupdateMXR}{\saildoclabelled{sailRISCVoverloadVVVVVzupdatezyMXR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVzupdate_mxra54b3693fefa5d6b0301ff08e0ea5a3f.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWModMXR}{\saildoclabelled{sailRISCVoverloadWWWWWzzymodzyMXR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWz_mod_mxr626efb0dadf77d402ea180eddd656377.tex}}}}

\newcommand{\sailRISCVvalGetMstatusSUM}{\saildoclabelled{sailRISCVzzygetzyMstatuszySUM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_sumdf310d1f826fe16b715b86b635711496.tex}}}}

\newcommand{\sailRISCVfnGetMstatusSUM}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszySUM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_sumdf310d1f826fe16b715b86b635711496.tex}}}}

\newcommand{\sailRISCVvalSetMstatusSUM}{\saildoclabelled{sailRISCVzzysetzyMstatuszySUM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_sume93a07e55c0ec08fc5f1fff8ec36c08c.tex}}}}

\newcommand{\sailRISCVfnSetMstatusSUM}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszySUM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_sume93a07e55c0ec08fc5f1fff8ec36c08c.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusSUM}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszySUM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_sumb7a60974e206e5c4db1cb80fdf3bcfe5.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusSUM}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszySUM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_sumb7a60974e206e5c4db1cb80fdf3bcfe5.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXupdateSUM}{\saildoclabelled{sailRISCVoverloadXXXXXzupdatezySUM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXzupdate_sum45aaa4f77ddaa1e976bb9719406d8d4d.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYModSUM}{\saildoclabelled{sailRISCVoverloadYYYYYzzymodzySUM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYz_mod_sum9c28eec9a0977f334c917bffeb75d7eb.tex}}}}

\newcommand{\sailRISCVvalGetMstatusMPRV}{\saildoclabelled{sailRISCVzzygetzyMstatuszyMPRV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_mprv4b66922b817797bb81a3c2cdfdeff3e4.tex}}}}

\newcommand{\sailRISCVfnGetMstatusMPRV}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyMPRV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_mprv4b66922b817797bb81a3c2cdfdeff3e4.tex}}}}

\newcommand{\sailRISCVvalSetMstatusMPRV}{\saildoclabelled{sailRISCVzzysetzyMstatuszyMPRV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_mprv7cb39a57c743d887daa45479299eb721.tex}}}}

\newcommand{\sailRISCVfnSetMstatusMPRV}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyMPRV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_mprv7cb39a57c743d887daa45479299eb721.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusMPRV}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyMPRV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_mprv5d1e4d26fc69487fc2e371466a2aefda.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusMPRV}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyMPRV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_mprv5d1e4d26fc69487fc2e371466a2aefda.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZupdateMPRV}{\saildoclabelled{sailRISCVoverloadZZZZZzupdatezyMPRV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZzupdate_mprv112ef4f0b7ba57dead1dd08473f677fa.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAModMPRV}{\saildoclabelled{sailRISCVoverloadAAAAAAzzymodzyMPRV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAz_mod_mprv5b120c5e51154d4f8a5780bd0310aa4b.tex}}}}

\newcommand{\sailRISCVvalGetMstatusXS}{\saildoclabelled{sailRISCVzzygetzyMstatuszyXS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_xsb541df8fdc5ba9ddaf95a2890f06b4b1.tex}}}}

\newcommand{\sailRISCVfnGetMstatusXS}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyXS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_xsb541df8fdc5ba9ddaf95a2890f06b4b1.tex}}}}

\newcommand{\sailRISCVvalSetMstatusXS}{\saildoclabelled{sailRISCVzzysetzyMstatuszyXS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_xs13adea89de69c7b934d405e2c5369191.tex}}}}

\newcommand{\sailRISCVfnSetMstatusXS}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyXS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_xs13adea89de69c7b934d405e2c5369191.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusXS}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyXS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_xsa631910853fd5409435e58ed9e2273a3.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusXS}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyXS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_xsa631910853fd5409435e58ed9e2273a3.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBupdateXS}{\saildoclabelled{sailRISCVoverloadBBBBBBzupdatezyXS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBzupdate_xsd577805c39539bb2ca85cd57d24ab51e.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCModXS}{\saildoclabelled{sailRISCVoverloadCCCCCCzzymodzyXS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCz_mod_xs4cdc96063571eef4b6f09a5174c4405f.tex}}}}

\newcommand{\sailRISCVvalGetMstatusFS}{\saildoclabelled{sailRISCVzzygetzyMstatuszyFS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_fs330eb17a3e05d1bdbd6f51377b6d3412.tex}}}}

\newcommand{\sailRISCVfnGetMstatusFS}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyFS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_fs330eb17a3e05d1bdbd6f51377b6d3412.tex}}}}

\newcommand{\sailRISCVvalSetMstatusFS}{\saildoclabelled{sailRISCVzzysetzyMstatuszyFS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_fsf8cc24d417ffb4c08683df543afa5120.tex}}}}

\newcommand{\sailRISCVfnSetMstatusFS}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyFS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_fsf8cc24d417ffb4c08683df543afa5120.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusFS}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyFS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_fsf06a4782f53e6ed8e2818ec43a049e21.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusFS}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyFS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_fsf06a4782f53e6ed8e2818ec43a049e21.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDupdateFS}{\saildoclabelled{sailRISCVoverloadDDDDDDzupdatezyFS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDzupdate_fs64e6ca4d39ea47b95fa1da5e3e2e0921.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEModFS}{\saildoclabelled{sailRISCVoverloadEEEEEEzzymodzyFS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEz_mod_fs91fd3eaccea19c4e4e7d0eef23a6ae9a.tex}}}}

\newcommand{\sailRISCVvalGetMstatusMPP}{\saildoclabelled{sailRISCVzzygetzyMstatuszyMPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_mppaf78fafa2a77f2e77dbce07a488444bf.tex}}}}

\newcommand{\sailRISCVfnGetMstatusMPP}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyMPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_mppaf78fafa2a77f2e77dbce07a488444bf.tex}}}}

\newcommand{\sailRISCVvalSetMstatusMPP}{\saildoclabelled{sailRISCVzzysetzyMstatuszyMPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_mppaeee0122745c7341c92694423c1d67fa.tex}}}}

\newcommand{\sailRISCVfnSetMstatusMPP}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyMPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_mppaeee0122745c7341c92694423c1d67fa.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusMPP}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyMPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_mpp0dfb32efcb28c9f2f9f70f8b7fc4edeb.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusMPP}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyMPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_mpp0dfb32efcb28c9f2f9f70f8b7fc4edeb.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFupdateMPP}{\saildoclabelled{sailRISCVoverloadFFFFFFzupdatezyMPP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFzupdate_mpp3c9c58e612012b492912dc500a75dc6e.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGModMPP}{\saildoclabelled{sailRISCVoverloadGGGGGGzzymodzyMPP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGz_mod_mpp3d9619db1e6f03e1e065c1fea13b6a67.tex}}}}

\newcommand{\sailRISCVvalGetMstatusSPP}{\saildoclabelled{sailRISCVzzygetzyMstatuszySPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_spp27a2b01ae2feb0234f716a7027839bbd.tex}}}}

\newcommand{\sailRISCVfnGetMstatusSPP}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszySPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_spp27a2b01ae2feb0234f716a7027839bbd.tex}}}}

\newcommand{\sailRISCVvalSetMstatusSPP}{\saildoclabelled{sailRISCVzzysetzyMstatuszySPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_sppf813af50b83110182ea2f06174cb1d20.tex}}}}

\newcommand{\sailRISCVfnSetMstatusSPP}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszySPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_sppf813af50b83110182ea2f06174cb1d20.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusSPP}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszySPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_sppfa488292080686e2372e721aece0aca4.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusSPP}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszySPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_sppfa488292080686e2372e721aece0aca4.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHupdateSPP}{\saildoclabelled{sailRISCVoverloadHHHHHHzupdatezySPP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHzupdate_spp8c7dea9e7e0f6e12e0b546be06facdc6.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIModSPP}{\saildoclabelled{sailRISCVoverloadIIIIIIzzymodzySPP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIz_mod_spp50ceeb4c06bc3d145fb76bed24fa7e68.tex}}}}

\newcommand{\sailRISCVvalGetMstatusMPIE}{\saildoclabelled{sailRISCVzzygetzyMstatuszyMPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_mpie70d0deda1607434a8f6fc4a7553fa022.tex}}}}

\newcommand{\sailRISCVfnGetMstatusMPIE}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyMPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_mpie70d0deda1607434a8f6fc4a7553fa022.tex}}}}

\newcommand{\sailRISCVvalSetMstatusMPIE}{\saildoclabelled{sailRISCVzzysetzyMstatuszyMPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_mpieb229e5b0c3cc862190502f8c77503c18.tex}}}}

\newcommand{\sailRISCVfnSetMstatusMPIE}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyMPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_mpieb229e5b0c3cc862190502f8c77503c18.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusMPIE}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyMPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_mpie66bbd7d75ad543a33368f099d66c2ad3.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusMPIE}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyMPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_mpie66bbd7d75ad543a33368f099d66c2ad3.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJupdateMPIE}{\saildoclabelled{sailRISCVoverloadJJJJJJzupdatezyMPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJzupdate_mpiea8e9bf67d46cea99b972f7713503794d.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKModMPIE}{\saildoclabelled{sailRISCVoverloadKKKKKKzzymodzyMPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKz_mod_mpief0782a90b79bf243f3b4c31e5bf1eda0.tex}}}}

\newcommand{\sailRISCVvalGetMstatusSPIE}{\saildoclabelled{sailRISCVzzygetzyMstatuszySPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_spie13e7c8fd06a819c72ff0319a1708039d.tex}}}}

\newcommand{\sailRISCVfnGetMstatusSPIE}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszySPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_spie13e7c8fd06a819c72ff0319a1708039d.tex}}}}

\newcommand{\sailRISCVvalSetMstatusSPIE}{\saildoclabelled{sailRISCVzzysetzyMstatuszySPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_spie57764ca3799b0493ec493d655361699e.tex}}}}

\newcommand{\sailRISCVfnSetMstatusSPIE}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszySPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_spie57764ca3799b0493ec493d655361699e.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusSPIE}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszySPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_spie6da04c490b761f34be7c9f4b5f75dd15.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusSPIE}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszySPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_spie6da04c490b761f34be7c9f4b5f75dd15.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLupdateSPIE}{\saildoclabelled{sailRISCVoverloadLLLLLLzupdatezySPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLzupdate_spie94668fa3ad37daf933543298ec02f222.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMModSPIE}{\saildoclabelled{sailRISCVoverloadMMMMMMzzymodzySPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMz_mod_spie8a60328109316a4d9a0f7769708c8522.tex}}}}

\newcommand{\sailRISCVvalGetMstatusUPIE}{\saildoclabelled{sailRISCVzzygetzyMstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_upieb1f082dfe5cc07cf43ceb1a9c5ddd9e4.tex}}}}

\newcommand{\sailRISCVfnGetMstatusUPIE}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_upieb1f082dfe5cc07cf43ceb1a9c5ddd9e4.tex}}}}

\newcommand{\sailRISCVvalSetMstatusUPIE}{\saildoclabelled{sailRISCVzzysetzyMstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_upie97f5fcc7e74b28a97eb44ae99226200f.tex}}}}

\newcommand{\sailRISCVfnSetMstatusUPIE}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_upie97f5fcc7e74b28a97eb44ae99226200f.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusUPIE}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_upie62eccd6c3bcbfbe552e26c27d8c9e73e.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusUPIE}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_upie62eccd6c3bcbfbe552e26c27d8c9e73e.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNupdateUPIE}{\saildoclabelled{sailRISCVoverloadNNNNNNzupdatezyUPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNzupdate_upiea5ad86a550536087d757a5582d1a8bb9.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOModUPIE}{\saildoclabelled{sailRISCVoverloadOOOOOOzzymodzyUPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOz_mod_upie27f56ba53dc72f512e0a128ab616ba83.tex}}}}

\newcommand{\sailRISCVvalGetMstatusMIE}{\saildoclabelled{sailRISCVzzygetzyMstatuszyMIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_mie663746b59e574a55bd4a0897e80f3213.tex}}}}

\newcommand{\sailRISCVfnGetMstatusMIE}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyMIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_mie663746b59e574a55bd4a0897e80f3213.tex}}}}

\newcommand{\sailRISCVvalSetMstatusMIE}{\saildoclabelled{sailRISCVzzysetzyMstatuszyMIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_mie3ca1abf74b0d93affa2751898f9cdd5b.tex}}}}

\newcommand{\sailRISCVfnSetMstatusMIE}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyMIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_mie3ca1abf74b0d93affa2751898f9cdd5b.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusMIE}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyMIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_mie80faf2146d01111ce6c4739dfadf9c5a.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusMIE}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyMIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_mie80faf2146d01111ce6c4739dfadf9c5a.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPupdateMIE}{\saildoclabelled{sailRISCVoverloadPPPPPPzupdatezyMIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPzupdate_mie814cfc4975c3e1f41026c234060b84d3.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQModMIE}{\saildoclabelled{sailRISCVoverloadQQQQQQzzymodzyMIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQz_mod_mie44478e86e68d533e6e7ad86bf6100f17.tex}}}}

\newcommand{\sailRISCVvalGetMstatusSIE}{\saildoclabelled{sailRISCVzzygetzyMstatuszySIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_sied77d2cea6c4c5513b90c521245df3f40.tex}}}}

\newcommand{\sailRISCVfnGetMstatusSIE}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszySIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_sied77d2cea6c4c5513b90c521245df3f40.tex}}}}

\newcommand{\sailRISCVvalSetMstatusSIE}{\saildoclabelled{sailRISCVzzysetzyMstatuszySIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_sie307ee7865e3a638cfafc30565428356d.tex}}}}

\newcommand{\sailRISCVfnSetMstatusSIE}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszySIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_sie307ee7865e3a638cfafc30565428356d.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusSIE}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszySIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_sie59e9df0f2de34ad900e35dadcacc511b.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusSIE}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszySIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_sie59e9df0f2de34ad900e35dadcacc511b.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRupdateSIE}{\saildoclabelled{sailRISCVoverloadRRRRRRzupdatezySIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRzupdate_sie1b2ed07072361c44e9ce7a8ca87b5555.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSModSIE}{\saildoclabelled{sailRISCVoverloadSSSSSSzzymodzySIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSz_mod_sieea56e4c7d22bb7c198ba004deeb422c9.tex}}}}

\newcommand{\sailRISCVvalGetMstatusUIE}{\saildoclabelled{sailRISCVzzygetzyMstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mstatus_uie038bd3276e1254d44c8bafbeafa41955.tex}}}}

\newcommand{\sailRISCVfnGetMstatusUIE}{\saildoclabelled{sailRISCVfnzzygetzyMstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mstatus_uie038bd3276e1254d44c8bafbeafa41955.tex}}}}

\newcommand{\sailRISCVvalSetMstatusUIE}{\saildoclabelled{sailRISCVzzysetzyMstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mstatus_uieb479c3c10676b772a02256f3db5428da.tex}}}}

\newcommand{\sailRISCVfnSetMstatusUIE}{\saildoclabelled{sailRISCVfnzzysetzyMstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mstatus_uieb479c3c10676b772a02256f3db5428da.tex}}}}

\newcommand{\sailRISCVvalUpdateMstatusUIE}{\saildoclabelled{sailRISCVzzyupdatezyMstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mstatus_uie24981f834cc06df1bad9dd31da0f462b.tex}}}}

\newcommand{\sailRISCVfnUpdateMstatusUIE}{\saildoclabelled{sailRISCVfnzzyupdatezyMstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mstatus_uie24981f834cc06df1bad9dd31da0f462b.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTupdateUIE}{\saildoclabelled{sailRISCVoverloadTTTTTTzupdatezyUIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTzupdate_uied194e7b32c7c54d35dfc1b602b4b5907.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUModUIE}{\saildoclabelled{sailRISCVoverloadUUUUUUzzymodzyUIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUz_mod_uie18b8fe18a506d4c612ff106c8cc5fb23.tex}}}}

\newcommand{\sailRISCVvaleffectivePrivilege}{\saildoclabelled{sailRISCVzeffectivePrivilege}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzeffectiveprivilegeb14beb91b9202c1aefb99c45054bcb23.tex}}}}

\newcommand{\sailRISCVfneffectivePrivilege}{\saildoclabelled{sailRISCVfnzeffectivePrivilege}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzeffectiveprivilegeb14beb91b9202c1aefb99c45054bcb23.tex}}}}

\newcommand{\sailRISCVvalgetMstatusSXL}{\saildoclabelled{sailRISCVzgetzymstatuszySXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_mstatus_sxl360b4b5f8d3130ad7ed7bb536d1d7019.tex}}}}

\newcommand{\sailRISCVfngetMstatusSXL}{\saildoclabelled{sailRISCVfnzgetzymstatuszySXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_mstatus_sxl360b4b5f8d3130ad7ed7bb536d1d7019.tex}}}}

\newcommand{\sailRISCVvalsetMstatusSXL}{\saildoclabelled{sailRISCVzsetzymstatuszySXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_mstatus_sxl3c993e2659d94bb903dbbc607aa47f8c.tex}}}}

\newcommand{\sailRISCVfnsetMstatusSXL}{\saildoclabelled{sailRISCVfnzsetzymstatuszySXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_mstatus_sxl3c993e2659d94bb903dbbc607aa47f8c.tex}}}}

\newcommand{\sailRISCVvalgetMstatusUXL}{\saildoclabelled{sailRISCVzgetzymstatuszyUXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_mstatus_uxl7f41d7b1028a3b1a7e11b635a0524660.tex}}}}

\newcommand{\sailRISCVfngetMstatusUXL}{\saildoclabelled{sailRISCVfnzgetzymstatuszyUXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_mstatus_uxl7f41d7b1028a3b1a7e11b635a0524660.tex}}}}

\newcommand{\sailRISCVvalsetMstatusUXL}{\saildoclabelled{sailRISCVzsetzymstatuszyUXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_mstatus_uxl030f4a70ceca0610271994fbfcb96d4d.tex}}}}

\newcommand{\sailRISCVfnsetMstatusUXL}{\saildoclabelled{sailRISCVfnzsetzymstatuszyUXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_mstatus_uxl030f4a70ceca0610271994fbfcb96d4d.tex}}}}

\newcommand{\sailRISCVvallegalizzeMstatus}{\saildoclabelled{sailRISCVzlegalizzezymstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_mstatus99091e0733640797e5a873808232271b.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMstatus}{\saildoclabelled{sailRISCVfnzlegalizzezymstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_mstatus99091e0733640797e5a873808232271b.tex}}}}

\newcommand{\sailRISCVvalcurArchitecture}{\saildoclabelled{sailRISCVzcurzyArchitecture}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcur_architecture146db9bbeb421361d412d7f5f7f40511.tex}}}}

\newcommand{\sailRISCVfncurArchitecture}{\saildoclabelled{sailRISCVfnzcurzyArchitecture}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcur_architecture146db9bbeb421361d412d7f5f7f40511.tex}}}}

\newcommand{\sailRISCVvalinThreeTwoBitMode}{\saildoclabelled{sailRISCVzin32BitMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzin32bitmode1fa9d4b065e1807e1dff8fc7b86cca8d.tex}}}}

\newcommand{\sailRISCVfninThreeTwoBitMode}{\saildoclabelled{sailRISCVfnzin32BitMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzin32bitmode1fa9d4b065e1807e1dff8fc7b86cca8d.tex}}}}

\newcommand{\sailRISCVvalhaveFExt}{\saildoclabelled{sailRISCVzhaveFExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavefext496ba4ad5d47088bd723ab96ed6356d0.tex}}}}

\newcommand{\sailRISCVfnhaveFExt}{\saildoclabelled{sailRISCVfnzhaveFExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavefext496ba4ad5d47088bd723ab96ed6356d0.tex}}}}

\newcommand{\sailRISCVvalhaveDExt}{\saildoclabelled{sailRISCVzhaveDExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavedextbb6a692871d46f160484ca963a3fffd0.tex}}}}

\newcommand{\sailRISCVfnhaveDExt}{\saildoclabelled{sailRISCVfnzhaveDExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavedextbb6a692871d46f160484ca963a3fffd0.tex}}}}

\newcommand{\sailRISCVtypeMinterrupts}{\saildoclabelled{sailRISCVtypezMinterrupts}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezminterrupts12bbecae04331c3c2bd6fea56af2709c.tex}}}}

\newcommand{\sailRISCVvalMkMinterrupts}{\saildoclabelled{sailRISCVzMkzyMinterrupts}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_minterruptsaf75f6e1eef17a71d4f11eede706901d.tex}}}}

\newcommand{\sailRISCVfnMkMinterrupts}{\saildoclabelled{sailRISCVfnzMkzyMinterrupts}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_minterruptsaf75f6e1eef17a71d4f11eede706901d.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsBits}{\saildoclabelled{sailRISCVzzygetzyMinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_bits9861684a481530d5524ef64aad179e28.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsBits}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_bits9861684a481530d5524ef64aad179e28.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsBits}{\saildoclabelled{sailRISCVzzysetzyMinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_bits33c9485121287572c28dfb5038fc3d62.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsBits}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_bits33c9485121287572c28dfb5038fc3d62.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsBits}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_bitsd26668b9d73aea27c77c64039eabb63d.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsBits}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_bitsd26668b9d73aea27c77c64039eabb63d.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVupdateBits}{\saildoclabelled{sailRISCVoverloadVVVVVVzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWModBits}{\saildoclabelled{sailRISCVoverloadWWWWWWzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsMEI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszyMEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_mei515173f9dd00afe3be3a8f7e3877089a.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsMEI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszyMEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_mei515173f9dd00afe3be3a8f7e3877089a.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsMEI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszyMEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_mei9744cce951b17c7e2932ca8ace0338c4.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsMEI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszyMEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_mei9744cce951b17c7e2932ca8ace0338c4.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsMEI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszyMEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_mei7bb6606e9f2d34ff0ba0b340c3513751.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsMEI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszyMEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_mei7bb6606e9f2d34ff0ba0b340c3513751.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXupdateMEI}{\saildoclabelled{sailRISCVoverloadXXXXXXzupdatezyMEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXzupdate_mei397a1d801cdc3d609ba62d313a1c78b6.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYModMEI}{\saildoclabelled{sailRISCVoverloadYYYYYYzzymodzyMEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYz_mod_meicf8fd69c57324173193cd468636980ed.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsSEI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszySEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_sei6f52e9424a41a0158d2b56253ab8fdd9.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsSEI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszySEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_sei6f52e9424a41a0158d2b56253ab8fdd9.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsSEI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszySEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_seied3b72a76b0168176b36aa09bb08b409.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsSEI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszySEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_seied3b72a76b0168176b36aa09bb08b409.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsSEI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszySEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_seib6916fd16d950d563a0f6ee65919136c.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsSEI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszySEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_seib6916fd16d950d563a0f6ee65919136c.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZupdateSEI}{\saildoclabelled{sailRISCVoverloadZZZZZZzupdatezySEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZzupdate_seif1998ef482e23699637a58efcff9cf08.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAModSEI}{\saildoclabelled{sailRISCVoverloadAAAAAAAzzymodzySEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAz_mod_sei769b57e17c0057e7ca956b7721915a2e.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsUEI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_uei0f43bea7cfb1473c624d84e67401f902.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsUEI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_uei0f43bea7cfb1473c624d84e67401f902.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsUEI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_uei094ebc68e14480c18355d8aa2f610f29.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsUEI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_uei094ebc68e14480c18355d8aa2f610f29.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsUEI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_uei72e8cc258b8ba110b65ac0940a170b2c.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsUEI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_uei72e8cc258b8ba110b65ac0940a170b2c.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBupdateUEI}{\saildoclabelled{sailRISCVoverloadBBBBBBBzupdatezyUEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBzupdate_uei8252f0ae84161aa560a37211f39d1461.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCModUEI}{\saildoclabelled{sailRISCVoverloadCCCCCCCzzymodzyUEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCz_mod_uei7faef47ef8aacd0d1b2ad1e0530fdf8e.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsMTI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszyMTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_mtia5225791c34b1551a9ad789bbc693091.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsMTI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszyMTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_mtia5225791c34b1551a9ad789bbc693091.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsMTI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszyMTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_mtia7bb5032baba4531a4c7bb5fe29eed89.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsMTI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszyMTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_mtia7bb5032baba4531a4c7bb5fe29eed89.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsMTI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszyMTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_mtic13c165f79b6b9773ec4f922e35a0ebd.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsMTI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszyMTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_mtic13c165f79b6b9773ec4f922e35a0ebd.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDupdateMTI}{\saildoclabelled{sailRISCVoverloadDDDDDDDzupdatezyMTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDzupdate_mtie9a0e80e380d13919203a8a6c5c07d8d.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEModMTI}{\saildoclabelled{sailRISCVoverloadEEEEEEEzzymodzyMTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEz_mod_mti2df88e254ec8ac5958e47465bf888c25.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsSTI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszySTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_stic7fb02b96430cfa9febfe409633700b7.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsSTI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszySTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_stic7fb02b96430cfa9febfe409633700b7.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsSTI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszySTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_sti916655477209971ff8cdb58c26f6ef93.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsSTI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszySTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_sti916655477209971ff8cdb58c26f6ef93.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsSTI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszySTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_sti2b202ceb3ff9251d1c300cb53ff1c320.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsSTI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszySTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_sti2b202ceb3ff9251d1c300cb53ff1c320.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFupdateSTI}{\saildoclabelled{sailRISCVoverloadFFFFFFFzupdatezySTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFzupdate_stibc2608b6e320f416ad08499be50228f8.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGModSTI}{\saildoclabelled{sailRISCVoverloadGGGGGGGzzymodzySTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGz_mod_sti42df95a06ca2a120a19277cb17015a3f.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsUTI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_uti7d38c0c4d8098334626461d0c0734e18.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsUTI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_uti7d38c0c4d8098334626461d0c0734e18.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsUTI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_utid09c8a6e5f537755c8564dc71a61f188.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsUTI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_utid09c8a6e5f537755c8564dc71a61f188.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsUTI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_utiadd0aa7121b36a517ccef2ac029d52ac.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsUTI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_utiadd0aa7121b36a517ccef2ac029d52ac.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHupdateUTI}{\saildoclabelled{sailRISCVoverloadHHHHHHHzupdatezyUTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHzupdate_uti7bb127f84633c2b4f4b4de5582168ddf.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIModUTI}{\saildoclabelled{sailRISCVoverloadIIIIIIIzzymodzyUTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIz_mod_utia23224af950fbe7be4b3db2f7092e6b4.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsMSI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszyMSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_msia5cfaf4688d1a0068789c380e6843d0e.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsMSI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszyMSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_msia5cfaf4688d1a0068789c380e6843d0e.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsMSI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszyMSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_msi2f29aeb62fd44e400e4d6811ee58eff4.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsMSI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszyMSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_msi2f29aeb62fd44e400e4d6811ee58eff4.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsMSI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszyMSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_msib1e866772ecd94b3b9b2c2c19feb2efc.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsMSI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszyMSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_msib1e866772ecd94b3b9b2c2c19feb2efc.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJupdateMSI}{\saildoclabelled{sailRISCVoverloadJJJJJJJzupdatezyMSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJzupdate_msi05b568752ec5efb2935982bb126bbdae.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKModMSI}{\saildoclabelled{sailRISCVoverloadKKKKKKKzzymodzyMSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKz_mod_msid0d72e986b51e2572e46aebbb9db0de0.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsSSI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszySSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_ssi8ebb8da6cffaa81a169231cdfe86edca.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsSSI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszySSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_ssi8ebb8da6cffaa81a169231cdfe86edca.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsSSI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszySSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_ssi862fdaa740d3553d0b00abbad005b654.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsSSI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszySSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_ssi862fdaa740d3553d0b00abbad005b654.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsSSI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszySSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_ssid8971c54b6d3c79de9fcf8f4e40c9bff.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsSSI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszySSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_ssid8971c54b6d3c79de9fcf8f4e40c9bff.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLupdateSSI}{\saildoclabelled{sailRISCVoverloadLLLLLLLzupdatezySSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLzupdate_ssi5471fd96e5b7a8471f1ef66b598501a9.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMModSSI}{\saildoclabelled{sailRISCVoverloadMMMMMMMzzymodzySSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMz_mod_ssicb14ae48c26ad162228aa44069530c95.tex}}}}

\newcommand{\sailRISCVvalGetMinterruptsUSI}{\saildoclabelled{sailRISCVzzygetzyMinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_minterrupts_usi01d28f9f2001eba94bf8de985b2cc8cd.tex}}}}

\newcommand{\sailRISCVfnGetMinterruptsUSI}{\saildoclabelled{sailRISCVfnzzygetzyMinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_minterrupts_usi01d28f9f2001eba94bf8de985b2cc8cd.tex}}}}

\newcommand{\sailRISCVvalSetMinterruptsUSI}{\saildoclabelled{sailRISCVzzysetzyMinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_minterrupts_usi073c76e1d0b95c4329e14eefe61bddb2.tex}}}}

\newcommand{\sailRISCVfnSetMinterruptsUSI}{\saildoclabelled{sailRISCVfnzzysetzyMinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_minterrupts_usi073c76e1d0b95c4329e14eefe61bddb2.tex}}}}

\newcommand{\sailRISCVvalUpdateMinterruptsUSI}{\saildoclabelled{sailRISCVzzyupdatezyMinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_minterrupts_usi77886994f9fcf884ac05c59c57948f29.tex}}}}

\newcommand{\sailRISCVfnUpdateMinterruptsUSI}{\saildoclabelled{sailRISCVfnzzyupdatezyMinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_minterrupts_usi77886994f9fcf884ac05c59c57948f29.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNupdateUSI}{\saildoclabelled{sailRISCVoverloadNNNNNNNzupdatezyUSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNzupdate_usi3c691c58ab628cbd10b9e21b62e0cfc4.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOModUSI}{\saildoclabelled{sailRISCVoverloadOOOOOOOzzymodzyUSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOz_mod_usif3c3aecb7417cc350ad372adfb40e4d3.tex}}}}

\newcommand{\sailRISCVvallegalizzeMip}{\saildoclabelled{sailRISCVzlegalizzezymip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_mip6b35097c942aa7a4220cfbae774dd473.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMip}{\saildoclabelled{sailRISCVfnzlegalizzezymip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_mip6b35097c942aa7a4220cfbae774dd473.tex}}}}

\newcommand{\sailRISCVvallegalizzeMie}{\saildoclabelled{sailRISCVzlegalizzezymie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_miea3d44a6b9220a2e1cbd134912a2b63af.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMie}{\saildoclabelled{sailRISCVfnzlegalizzezymie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_miea3d44a6b9220a2e1cbd134912a2b63af.tex}}}}

\newcommand{\sailRISCVvallegalizzeMideleg}{\saildoclabelled{sailRISCVzlegalizzezymideleg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_mideleg301fb79c822ffefd5b20e289875da3e4.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMideleg}{\saildoclabelled{sailRISCVfnzlegalizzezymideleg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_mideleg301fb79c822ffefd5b20e289875da3e4.tex}}}}

\newcommand{\sailRISCVtypeMedeleg}{\saildoclabelled{sailRISCVtypezMedeleg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmedeleg2ea875f42b3c32731b094792df4272ce.tex}}}}

\newcommand{\sailRISCVvalMkMedeleg}{\saildoclabelled{sailRISCVzMkzyMedeleg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_medeleg3829c83ea6bb677825f964507254a95c.tex}}}}

\newcommand{\sailRISCVfnMkMedeleg}{\saildoclabelled{sailRISCVfnzMkzyMedeleg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_medeleg3829c83ea6bb677825f964507254a95c.tex}}}}

\newcommand{\sailRISCVvalGetMedelegBits}{\saildoclabelled{sailRISCVzzygetzyMedelegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_bits254afc4d0ea5cd20737b995ecb86af96.tex}}}}

\newcommand{\sailRISCVfnGetMedelegBits}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_bits254afc4d0ea5cd20737b995ecb86af96.tex}}}}

\newcommand{\sailRISCVvalSetMedelegBits}{\saildoclabelled{sailRISCVzzysetzyMedelegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_bitsa5164a346cdd02dcec13d6e5c2839918.tex}}}}

\newcommand{\sailRISCVfnSetMedelegBits}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_bitsa5164a346cdd02dcec13d6e5c2839918.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegBits}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_bitsf3dc3e6f3f131d1cc6e32b1c37c8cdde.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegBits}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_bitsf3dc3e6f3f131d1cc6e32b1c37c8cdde.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPupdateBits}{\saildoclabelled{sailRISCVoverloadPPPPPPPzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQModBits}{\saildoclabelled{sailRISCVoverloadQQQQQQQzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetMedelegSAMOPageFault}{\saildoclabelled{sailRISCVzzygetzyMedelegzySAMOzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_samo_page_fault02d4e5d413504e150668b23d70f40d9c.tex}}}}

\newcommand{\sailRISCVfnGetMedelegSAMOPageFault}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzySAMOzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_samo_page_fault02d4e5d413504e150668b23d70f40d9c.tex}}}}

\newcommand{\sailRISCVvalSetMedelegSAMOPageFault}{\saildoclabelled{sailRISCVzzysetzyMedelegzySAMOzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_samo_page_fault3b09cdf77cb2b2817f7c0f833cc758ce.tex}}}}

\newcommand{\sailRISCVfnSetMedelegSAMOPageFault}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzySAMOzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_samo_page_fault3b09cdf77cb2b2817f7c0f833cc758ce.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegSAMOPageFault}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzySAMOzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_samo_page_fault0f5a6e51d39c262ed16dd03fd0f6fd33.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegSAMOPageFault}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzySAMOzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_samo_page_fault0f5a6e51d39c262ed16dd03fd0f6fd33.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRupdateSAMOPageFault}{\saildoclabelled{sailRISCVoverloadRRRRRRRzupdatezySAMOzyPagezyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRzupdate_samo_page_fault0e0044848164a2453737385b443e2a1d.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSModSAMOPageFault}{\saildoclabelled{sailRISCVoverloadSSSSSSSzzymodzySAMOzyPagezyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSz_mod_samo_page_fault43d7b42a58e066e14279c19346f8aa6e.tex}}}}

\newcommand{\sailRISCVvalGetMedelegLoadPageFault}{\saildoclabelled{sailRISCVzzygetzyMedelegzyLoadzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_load_page_faultcad65281f15a01bca2163ece7e5c6ca2.tex}}}}

\newcommand{\sailRISCVfnGetMedelegLoadPageFault}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyLoadzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_load_page_faultcad65281f15a01bca2163ece7e5c6ca2.tex}}}}

\newcommand{\sailRISCVvalSetMedelegLoadPageFault}{\saildoclabelled{sailRISCVzzysetzyMedelegzyLoadzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_load_page_fault9d4748d81d2b444605a3e9cebc4943d7.tex}}}}

\newcommand{\sailRISCVfnSetMedelegLoadPageFault}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyLoadzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_load_page_fault9d4748d81d2b444605a3e9cebc4943d7.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegLoadPageFault}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyLoadzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_load_page_faultf06c6ed3cf5f5fb5c53b68b1755f26be.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegLoadPageFault}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyLoadzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_load_page_faultf06c6ed3cf5f5fb5c53b68b1755f26be.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTupdateLoadPageFault}{\saildoclabelled{sailRISCVoverloadTTTTTTTzupdatezyLoadzyPagezyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTzupdate_load_page_faultf0e55e39dc6672c621900ae1f5aaf5c8.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUModLoadPageFault}{\saildoclabelled{sailRISCVoverloadUUUUUUUzzymodzyLoadzyPagezyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUz_mod_load_page_fault57094f7526c1aa35d9aef0746403aba6.tex}}}}

\newcommand{\sailRISCVvalGetMedelegFetchPageFault}{\saildoclabelled{sailRISCVzzygetzyMedelegzyFetchzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_fetch_page_fault584acc3a0e750181acc1bdc03c42b15c.tex}}}}

\newcommand{\sailRISCVfnGetMedelegFetchPageFault}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyFetchzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_fetch_page_fault584acc3a0e750181acc1bdc03c42b15c.tex}}}}

\newcommand{\sailRISCVvalSetMedelegFetchPageFault}{\saildoclabelled{sailRISCVzzysetzyMedelegzyFetchzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_fetch_page_faultefe8fe08b8ed5f78322e6a4864364068.tex}}}}

\newcommand{\sailRISCVfnSetMedelegFetchPageFault}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyFetchzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_fetch_page_faultefe8fe08b8ed5f78322e6a4864364068.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegFetchPageFault}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyFetchzyPagezyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_fetch_page_faulta2bc84a2cd9018bb44ab5c81423ca187.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegFetchPageFault}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyFetchzyPagezyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_fetch_page_faulta2bc84a2cd9018bb44ab5c81423ca187.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVupdateFetchPageFault}{\saildoclabelled{sailRISCVoverloadVVVVVVVzupdatezyFetchzyPagezyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVzupdate_fetch_page_fault5db4cf0b8a31dd60d34e3f4575579bf6.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWModFetchPageFault}{\saildoclabelled{sailRISCVoverloadWWWWWWWzzymodzyFetchzyPagezyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWz_mod_fetch_page_faulta754353f965dceb2b48b5c02d38fb070.tex}}}}

\newcommand{\sailRISCVvalGetMedelegMEnvCall}{\saildoclabelled{sailRISCVzzygetzyMedelegzyMEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_menvcalla548a3bce22dd9330ba9f237e8ccd8df.tex}}}}

\newcommand{\sailRISCVfnGetMedelegMEnvCall}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyMEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_menvcalla548a3bce22dd9330ba9f237e8ccd8df.tex}}}}

\newcommand{\sailRISCVvalSetMedelegMEnvCall}{\saildoclabelled{sailRISCVzzysetzyMedelegzyMEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_menvcall1e30100a01455a75d7aaa14d1ba8b171.tex}}}}

\newcommand{\sailRISCVfnSetMedelegMEnvCall}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyMEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_menvcall1e30100a01455a75d7aaa14d1ba8b171.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegMEnvCall}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyMEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_menvcall2d8b71da00a8a28b5fb607a33f36612f.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegMEnvCall}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyMEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_menvcall2d8b71da00a8a28b5fb607a33f36612f.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXupdateMEnvCall}{\saildoclabelled{sailRISCVoverloadXXXXXXXzupdatezyMEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXzupdate_menvcall5801f983231805c1edca0da644dd7884.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYModMEnvCall}{\saildoclabelled{sailRISCVoverloadYYYYYYYzzymodzyMEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYz_mod_menvcall76e08341162761e8373fc048ddccb8c9.tex}}}}

\newcommand{\sailRISCVvalGetMedelegSEnvCall}{\saildoclabelled{sailRISCVzzygetzyMedelegzySEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_senvcall3e8e2ef741b16b80e855ffb13f17850d.tex}}}}

\newcommand{\sailRISCVfnGetMedelegSEnvCall}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzySEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_senvcall3e8e2ef741b16b80e855ffb13f17850d.tex}}}}

\newcommand{\sailRISCVvalSetMedelegSEnvCall}{\saildoclabelled{sailRISCVzzysetzyMedelegzySEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_senvcall9eab904bcf0e2130341264216cb52176.tex}}}}

\newcommand{\sailRISCVfnSetMedelegSEnvCall}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzySEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_senvcall9eab904bcf0e2130341264216cb52176.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegSEnvCall}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzySEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_senvcalld3587b88d31060a18775842e14fa2e28.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegSEnvCall}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzySEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_senvcalld3587b88d31060a18775842e14fa2e28.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZupdateSEnvCall}{\saildoclabelled{sailRISCVoverloadZZZZZZZzupdatezySEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZzupdate_senvcall3c3a7a2242c90957bc2c31d37c79e50a.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAModSEnvCall}{\saildoclabelled{sailRISCVoverloadAAAAAAAAzzymodzySEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAz_mod_senvcall87d5357e73e0d0d061971d3b4ae4f615.tex}}}}

\newcommand{\sailRISCVvalGetMedelegUEnvCall}{\saildoclabelled{sailRISCVzzygetzyMedelegzyUEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_uenvcallc38700f20f282265abd49a682cb3711d.tex}}}}

\newcommand{\sailRISCVfnGetMedelegUEnvCall}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyUEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_uenvcallc38700f20f282265abd49a682cb3711d.tex}}}}

\newcommand{\sailRISCVvalSetMedelegUEnvCall}{\saildoclabelled{sailRISCVzzysetzyMedelegzyUEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_uenvcallb8f205a15af52cac02b9bb0657a52d33.tex}}}}

\newcommand{\sailRISCVfnSetMedelegUEnvCall}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyUEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_uenvcallb8f205a15af52cac02b9bb0657a52d33.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegUEnvCall}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyUEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_uenvcalle92cde6b912da5ac5a47cd901345bbf9.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegUEnvCall}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyUEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_uenvcalle92cde6b912da5ac5a47cd901345bbf9.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBupdateUEnvCall}{\saildoclabelled{sailRISCVoverloadBBBBBBBBzupdatezyUEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBzupdate_uenvcall1a8e9c082fb9f272d5370bee121f426d.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCModUEnvCall}{\saildoclabelled{sailRISCVoverloadCCCCCCCCzzymodzyUEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCz_mod_uenvcall837e3a85bd98d15f2f4b32f9230ddef6.tex}}}}

\newcommand{\sailRISCVvalGetMedelegSAMOAccessFault}{\saildoclabelled{sailRISCVzzygetzyMedelegzySAMOzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_samo_access_faultcb72d93dea2bae751976faa859f64fa9.tex}}}}

\newcommand{\sailRISCVfnGetMedelegSAMOAccessFault}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzySAMOzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_samo_access_faultcb72d93dea2bae751976faa859f64fa9.tex}}}}

\newcommand{\sailRISCVvalSetMedelegSAMOAccessFault}{\saildoclabelled{sailRISCVzzysetzyMedelegzySAMOzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_samo_access_fault1dfec566f185ab6cce1059f544290cf1.tex}}}}

\newcommand{\sailRISCVfnSetMedelegSAMOAccessFault}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzySAMOzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_samo_access_fault1dfec566f185ab6cce1059f544290cf1.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegSAMOAccessFault}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzySAMOzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_samo_access_fault6974daf13df1fa6adbf6f8461fbb31e1.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegSAMOAccessFault}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzySAMOzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_samo_access_fault6974daf13df1fa6adbf6f8461fbb31e1.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDupdateSAMOAccessFault}{\saildoclabelled{sailRISCVoverloadDDDDDDDDzupdatezySAMOzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDzupdate_samo_access_faulte622f01b5ab60ce658092d165d64a4f9.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEModSAMOAccessFault}{\saildoclabelled{sailRISCVoverloadEEEEEEEEzzymodzySAMOzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEz_mod_samo_access_faultef1cf7b1db2bf21d4e773b1a41ea8eea.tex}}}}

\newcommand{\sailRISCVvalGetMedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVzzygetzyMedelegzySAMOzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_samo_addr_alignad215ca9df0deef97bdff6842d7f4cb9.tex}}}}

\newcommand{\sailRISCVfnGetMedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzySAMOzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_samo_addr_alignad215ca9df0deef97bdff6842d7f4cb9.tex}}}}

\newcommand{\sailRISCVvalSetMedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVzzysetzyMedelegzySAMOzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_samo_addr_align00c5e4839832dee86f8bfd26cc3f2a80.tex}}}}

\newcommand{\sailRISCVfnSetMedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzySAMOzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_samo_addr_align00c5e4839832dee86f8bfd26cc3f2a80.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzySAMOzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_samo_addr_alignfbf844afddf59029f1bfa6e7730e572d.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzySAMOzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_samo_addr_alignfbf844afddf59029f1bfa6e7730e572d.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFupdateSAMOAddrAlign}{\saildoclabelled{sailRISCVoverloadFFFFFFFFzupdatezySAMOzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFzupdate_samo_addr_alignb6f17cfe030aff1cf9413eeaa67b67ee.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGModSAMOAddrAlign}{\saildoclabelled{sailRISCVoverloadGGGGGGGGzzymodzySAMOzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGz_mod_samo_addr_align71af067f49a8b506587ec718a5e1b7d2.tex}}}}

\newcommand{\sailRISCVvalGetMedelegLoadAccessFault}{\saildoclabelled{sailRISCVzzygetzyMedelegzyLoadzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_load_access_fault83f8e20712f80aab31a1decf153c8956.tex}}}}

\newcommand{\sailRISCVfnGetMedelegLoadAccessFault}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyLoadzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_load_access_fault83f8e20712f80aab31a1decf153c8956.tex}}}}

\newcommand{\sailRISCVvalSetMedelegLoadAccessFault}{\saildoclabelled{sailRISCVzzysetzyMedelegzyLoadzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_load_access_fault6e32b99197543196d68c443430ddcd76.tex}}}}

\newcommand{\sailRISCVfnSetMedelegLoadAccessFault}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyLoadzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_load_access_fault6e32b99197543196d68c443430ddcd76.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegLoadAccessFault}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyLoadzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_load_access_faultf83e5fdaf6895717efc1bb0820a40bcc.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegLoadAccessFault}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyLoadzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_load_access_faultf83e5fdaf6895717efc1bb0820a40bcc.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHupdateLoadAccessFault}{\saildoclabelled{sailRISCVoverloadHHHHHHHHzupdatezyLoadzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHzupdate_load_access_faultcc580699ff14ff7930c001851a1463b8.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIModLoadAccessFault}{\saildoclabelled{sailRISCVoverloadIIIIIIIIzzymodzyLoadzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIz_mod_load_access_fault185ee80ec13fa3fdeb7c2cd3a76688c9.tex}}}}

\newcommand{\sailRISCVvalGetMedelegLoadAddrAlign}{\saildoclabelled{sailRISCVzzygetzyMedelegzyLoadzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_load_addr_alignb78e674217d39981dc173fc694981c59.tex}}}}

\newcommand{\sailRISCVfnGetMedelegLoadAddrAlign}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyLoadzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_load_addr_alignb78e674217d39981dc173fc694981c59.tex}}}}

\newcommand{\sailRISCVvalSetMedelegLoadAddrAlign}{\saildoclabelled{sailRISCVzzysetzyMedelegzyLoadzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_load_addr_align477e12d39eacad577451a2c4ce6c5028.tex}}}}

\newcommand{\sailRISCVfnSetMedelegLoadAddrAlign}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyLoadzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_load_addr_align477e12d39eacad577451a2c4ce6c5028.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegLoadAddrAlign}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyLoadzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_load_addr_alignae797c478ddd9ca50ad25f75c4177b59.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegLoadAddrAlign}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyLoadzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_load_addr_alignae797c478ddd9ca50ad25f75c4177b59.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJupdateLoadAddrAlign}{\saildoclabelled{sailRISCVoverloadJJJJJJJJzupdatezyLoadzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJzupdate_load_addr_aligna304d90cb1ef10e79624a3324854bad0.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKModLoadAddrAlign}{\saildoclabelled{sailRISCVoverloadKKKKKKKKzzymodzyLoadzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKz_mod_load_addr_align34e982fd800fd67969b64a5932439781.tex}}}}

\newcommand{\sailRISCVvalGetMedelegBreakpoint}{\saildoclabelled{sailRISCVzzygetzyMedelegzyBreakpoint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_breakpointd7558e491e73df703b5f48b45fc459fb.tex}}}}

\newcommand{\sailRISCVfnGetMedelegBreakpoint}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyBreakpoint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_breakpointd7558e491e73df703b5f48b45fc459fb.tex}}}}

\newcommand{\sailRISCVvalSetMedelegBreakpoint}{\saildoclabelled{sailRISCVzzysetzyMedelegzyBreakpoint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_breakpoint65522090d2dce601562eb82bb71ebd27.tex}}}}

\newcommand{\sailRISCVfnSetMedelegBreakpoint}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyBreakpoint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_breakpoint65522090d2dce601562eb82bb71ebd27.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegBreakpoint}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyBreakpoint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_breakpointbd84cf9145e5e18dc467f4a838f67957.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegBreakpoint}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyBreakpoint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_breakpointbd84cf9145e5e18dc467f4a838f67957.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLupdateBreakpoint}{\saildoclabelled{sailRISCVoverloadLLLLLLLLzupdatezyBreakpoint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLzupdate_breakpoint560b5628b33be91263dd76c1c88c6a06.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMModBreakpoint}{\saildoclabelled{sailRISCVoverloadMMMMMMMMzzymodzyBreakpoint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMz_mod_breakpointfb455863fb6768bbcbc1b984dbef6360.tex}}}}

\newcommand{\sailRISCVvalGetMedelegIllegalInstr}{\saildoclabelled{sailRISCVzzygetzyMedelegzyIllegalzyInstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_illegal_instre418e5763eb05a3ffb4d6c978a1e3ff3.tex}}}}

\newcommand{\sailRISCVfnGetMedelegIllegalInstr}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyIllegalzyInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_illegal_instre418e5763eb05a3ffb4d6c978a1e3ff3.tex}}}}

\newcommand{\sailRISCVvalSetMedelegIllegalInstr}{\saildoclabelled{sailRISCVzzysetzyMedelegzyIllegalzyInstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_illegal_instr0ddff62c362ec255b511a781fc6e9551.tex}}}}

\newcommand{\sailRISCVfnSetMedelegIllegalInstr}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyIllegalzyInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_illegal_instr0ddff62c362ec255b511a781fc6e9551.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegIllegalInstr}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyIllegalzyInstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_illegal_instr1f275bdf5831e7748612e30e7fc1ce66.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegIllegalInstr}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyIllegalzyInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_illegal_instr1f275bdf5831e7748612e30e7fc1ce66.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNupdateIllegalInstr}{\saildoclabelled{sailRISCVoverloadNNNNNNNNzupdatezyIllegalzyInstr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNzupdate_illegal_instr455fc8a1f0aa354556519de0f7b2c27b.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOModIllegalInstr}{\saildoclabelled{sailRISCVoverloadOOOOOOOOzzymodzyIllegalzyInstr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOz_mod_illegal_instr52b43b228c609c9c311d02dfb920b702.tex}}}}

\newcommand{\sailRISCVvalGetMedelegFetchAccessFault}{\saildoclabelled{sailRISCVzzygetzyMedelegzyFetchzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_fetch_access_faulte776b2e2dd4e9f7381bf51e711dd1a07.tex}}}}

\newcommand{\sailRISCVfnGetMedelegFetchAccessFault}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyFetchzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_fetch_access_faulte776b2e2dd4e9f7381bf51e711dd1a07.tex}}}}

\newcommand{\sailRISCVvalSetMedelegFetchAccessFault}{\saildoclabelled{sailRISCVzzysetzyMedelegzyFetchzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_fetch_access_fault8b3d91a41393ae3c76d0df3e801928e9.tex}}}}

\newcommand{\sailRISCVfnSetMedelegFetchAccessFault}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyFetchzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_fetch_access_fault8b3d91a41393ae3c76d0df3e801928e9.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegFetchAccessFault}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyFetchzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_fetch_access_fault31fef2dab7b4fcdd2b8d5a549f3df1ee.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegFetchAccessFault}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyFetchzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_fetch_access_fault31fef2dab7b4fcdd2b8d5a549f3df1ee.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPupdateFetchAccessFault}{\saildoclabelled{sailRISCVoverloadPPPPPPPPzupdatezyFetchzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPzupdate_fetch_access_faultf6d3ea38a5b206db76f3d15e6b293e4e.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQModFetchAccessFault}{\saildoclabelled{sailRISCVoverloadQQQQQQQQzzymodzyFetchzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQz_mod_fetch_access_fault2d0b00483619a1a634b37492d7e87b39.tex}}}}

\newcommand{\sailRISCVvalGetMedelegFetchAddrAlign}{\saildoclabelled{sailRISCVzzygetzyMedelegzyFetchzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_medeleg_fetch_addr_aligncd9c88ba625264505b33ace3265d8ea5.tex}}}}

\newcommand{\sailRISCVfnGetMedelegFetchAddrAlign}{\saildoclabelled{sailRISCVfnzzygetzyMedelegzyFetchzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_medeleg_fetch_addr_aligncd9c88ba625264505b33ace3265d8ea5.tex}}}}

\newcommand{\sailRISCVvalSetMedelegFetchAddrAlign}{\saildoclabelled{sailRISCVzzysetzyMedelegzyFetchzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_medeleg_fetch_addr_align514673a27e7f896be9dea81dc7662148.tex}}}}

\newcommand{\sailRISCVfnSetMedelegFetchAddrAlign}{\saildoclabelled{sailRISCVfnzzysetzyMedelegzyFetchzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_medeleg_fetch_addr_align514673a27e7f896be9dea81dc7662148.tex}}}}

\newcommand{\sailRISCVvalUpdateMedelegFetchAddrAlign}{\saildoclabelled{sailRISCVzzyupdatezyMedelegzyFetchzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_medeleg_fetch_addr_aligna193083f9170990caf0b815723cfe4f5.tex}}}}

\newcommand{\sailRISCVfnUpdateMedelegFetchAddrAlign}{\saildoclabelled{sailRISCVfnzzyupdatezyMedelegzyFetchzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_medeleg_fetch_addr_aligna193083f9170990caf0b815723cfe4f5.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRupdateFetchAddrAlign}{\saildoclabelled{sailRISCVoverloadRRRRRRRRzupdatezyFetchzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRzupdate_fetch_addr_aligned5113ea584423e01fcb4b2781a3aeab.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSModFetchAddrAlign}{\saildoclabelled{sailRISCVoverloadSSSSSSSSzzymodzyFetchzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSz_mod_fetch_addr_align94e1ec62c225ae16e8fbc401efa25352.tex}}}}

\newcommand{\sailRISCVvallegalizzeMedeleg}{\saildoclabelled{sailRISCVzlegalizzezymedeleg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_medeleg4472d564e1553d1bbac6c6cbaeff95c9.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMedeleg}{\saildoclabelled{sailRISCVfnzlegalizzezymedeleg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_medeleg4472d564e1553d1bbac6c6cbaeff95c9.tex}}}}

\newcommand{\sailRISCVtypeMtvec}{\saildoclabelled{sailRISCVtypezMtvec}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmtvec31778e1eff09235941858a1d4774e45c.tex}}}}

\newcommand{\sailRISCVvalMkMtvec}{\saildoclabelled{sailRISCVzMkzyMtvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_mtvec60ead547a4a385f88360115e550b4ab2.tex}}}}

\newcommand{\sailRISCVfnMkMtvec}{\saildoclabelled{sailRISCVfnzMkzyMtvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_mtvec60ead547a4a385f88360115e550b4ab2.tex}}}}

\newcommand{\sailRISCVvalGetMtvecBits}{\saildoclabelled{sailRISCVzzygetzyMtveczybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mtvec_bitse609b5bdda2049f1b86a85566415ea34.tex}}}}

\newcommand{\sailRISCVfnGetMtvecBits}{\saildoclabelled{sailRISCVfnzzygetzyMtveczybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mtvec_bitse609b5bdda2049f1b86a85566415ea34.tex}}}}

\newcommand{\sailRISCVvalSetMtvecBits}{\saildoclabelled{sailRISCVzzysetzyMtveczybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mtvec_bitsbae28d0fb32e4a35886c4c0190acdeb8.tex}}}}

\newcommand{\sailRISCVfnSetMtvecBits}{\saildoclabelled{sailRISCVfnzzysetzyMtveczybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mtvec_bitsbae28d0fb32e4a35886c4c0190acdeb8.tex}}}}

\newcommand{\sailRISCVvalUpdateMtvecBits}{\saildoclabelled{sailRISCVzzyupdatezyMtveczybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mtvec_bits158581c836e4cf68e74f750598d54083.tex}}}}

\newcommand{\sailRISCVfnUpdateMtvecBits}{\saildoclabelled{sailRISCVfnzzyupdatezyMtveczybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mtvec_bits158581c836e4cf68e74f750598d54083.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTupdateBits}{\saildoclabelled{sailRISCVoverloadTTTTTTTTzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUModBits}{\saildoclabelled{sailRISCVoverloadUUUUUUUUzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetMtvecBase}{\saildoclabelled{sailRISCVzzygetzyMtveczyBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mtvec_basefad37a1b29dd19f0e36c4f4c971339ee.tex}}}}

\newcommand{\sailRISCVfnGetMtvecBase}{\saildoclabelled{sailRISCVfnzzygetzyMtveczyBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mtvec_basefad37a1b29dd19f0e36c4f4c971339ee.tex}}}}

\newcommand{\sailRISCVvalSetMtvecBase}{\saildoclabelled{sailRISCVzzysetzyMtveczyBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mtvec_base86e6903a9eebeb1822f298249988800a.tex}}}}

\newcommand{\sailRISCVfnSetMtvecBase}{\saildoclabelled{sailRISCVfnzzysetzyMtveczyBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mtvec_base86e6903a9eebeb1822f298249988800a.tex}}}}

\newcommand{\sailRISCVvalUpdateMtvecBase}{\saildoclabelled{sailRISCVzzyupdatezyMtveczyBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mtvec_base2276531f23752a05146b70a788934e75.tex}}}}

\newcommand{\sailRISCVfnUpdateMtvecBase}{\saildoclabelled{sailRISCVfnzzyupdatezyMtveczyBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mtvec_base2276531f23752a05146b70a788934e75.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVupdateBase}{\saildoclabelled{sailRISCVoverloadVVVVVVVVzupdatezyBase}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVzupdate_basef3805d7e016e708f5f63a87f731f0265.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWModBase}{\saildoclabelled{sailRISCVoverloadWWWWWWWWzzymodzyBase}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWz_mod_base4044bc65e2dc6a7a9071ee2819432775.tex}}}}

\newcommand{\sailRISCVvalGetMtvecMode}{\saildoclabelled{sailRISCVzzygetzyMtveczyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mtvec_modeac4fc90b9c4014235eab8096eeec86f0.tex}}}}

\newcommand{\sailRISCVfnGetMtvecMode}{\saildoclabelled{sailRISCVfnzzygetzyMtveczyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mtvec_modeac4fc90b9c4014235eab8096eeec86f0.tex}}}}

\newcommand{\sailRISCVvalSetMtvecMode}{\saildoclabelled{sailRISCVzzysetzyMtveczyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mtvec_mode83a05e7666364d3e4e87f1aedc208023.tex}}}}

\newcommand{\sailRISCVfnSetMtvecMode}{\saildoclabelled{sailRISCVfnzzysetzyMtveczyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mtvec_mode83a05e7666364d3e4e87f1aedc208023.tex}}}}

\newcommand{\sailRISCVvalUpdateMtvecMode}{\saildoclabelled{sailRISCVzzyupdatezyMtveczyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mtvec_moded92fe8c6eb43d3e69a83d0a2b060e3a2.tex}}}}

\newcommand{\sailRISCVfnUpdateMtvecMode}{\saildoclabelled{sailRISCVfnzzyupdatezyMtveczyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mtvec_moded92fe8c6eb43d3e69a83d0a2b060e3a2.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXupdateMode}{\saildoclabelled{sailRISCVoverloadXXXXXXXXzupdatezyMode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXzupdate_modea8b179bc2887fad34e9a3f8cefc9cf29.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYModMode}{\saildoclabelled{sailRISCVoverloadYYYYYYYYzzymodzyMode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYz_mod_mode7dda808a114a5634018c73fc24f43140.tex}}}}

\newcommand{\sailRISCVvallegalizzeTvec}{\saildoclabelled{sailRISCVzlegalizzezytvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_tvec4a108f656cfc40d55dcc9e2cd9614e5c.tex}}}}

\newcommand{\sailRISCVfnlegalizzeTvec}{\saildoclabelled{sailRISCVfnzlegalizzezytvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_tvec4a108f656cfc40d55dcc9e2cd9614e5c.tex}}}}

\newcommand{\sailRISCVtypeMcause}{\saildoclabelled{sailRISCVtypezMcause}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmcausea662f8fdb3c01a6efcbdc5abf35af73e.tex}}}}

\newcommand{\sailRISCVvalMkMcause}{\saildoclabelled{sailRISCVzMkzyMcause}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_mcause0c621c96c15db1b801688d6c698bfddd.tex}}}}

\newcommand{\sailRISCVfnMkMcause}{\saildoclabelled{sailRISCVfnzMkzyMcause}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_mcause0c621c96c15db1b801688d6c698bfddd.tex}}}}

\newcommand{\sailRISCVvalGetMcauseBits}{\saildoclabelled{sailRISCVzzygetzyMcausezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mcause_bits74f8f43c07e2abaa1ac3d45b4a2b6ba2.tex}}}}

\newcommand{\sailRISCVfnGetMcauseBits}{\saildoclabelled{sailRISCVfnzzygetzyMcausezybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mcause_bits74f8f43c07e2abaa1ac3d45b4a2b6ba2.tex}}}}

\newcommand{\sailRISCVvalSetMcauseBits}{\saildoclabelled{sailRISCVzzysetzyMcausezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mcause_bits80b6d4b61ba8cd659ac54309cbdb9ea7.tex}}}}

\newcommand{\sailRISCVfnSetMcauseBits}{\saildoclabelled{sailRISCVfnzzysetzyMcausezybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mcause_bits80b6d4b61ba8cd659ac54309cbdb9ea7.tex}}}}

\newcommand{\sailRISCVvalUpdateMcauseBits}{\saildoclabelled{sailRISCVzzyupdatezyMcausezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mcause_bitsf7e305192beebf30554f7e43f12ae4ed.tex}}}}

\newcommand{\sailRISCVfnUpdateMcauseBits}{\saildoclabelled{sailRISCVfnzzyupdatezyMcausezybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mcause_bitsf7e305192beebf30554f7e43f12ae4ed.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZupdateBits}{\saildoclabelled{sailRISCVoverloadZZZZZZZZzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAModBits}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetMcauseIsInterrupt}{\saildoclabelled{sailRISCVzzygetzyMcausezyIsInterrupt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mcause_isinterruptca4d348b8a2eaccd2e92f7ee7d03bee7.tex}}}}

\newcommand{\sailRISCVfnGetMcauseIsInterrupt}{\saildoclabelled{sailRISCVfnzzygetzyMcausezyIsInterrupt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mcause_isinterruptca4d348b8a2eaccd2e92f7ee7d03bee7.tex}}}}

\newcommand{\sailRISCVvalSetMcauseIsInterrupt}{\saildoclabelled{sailRISCVzzysetzyMcausezyIsInterrupt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mcause_isinterrupt6acecb43461e553536ef76a71d78c3e7.tex}}}}

\newcommand{\sailRISCVfnSetMcauseIsInterrupt}{\saildoclabelled{sailRISCVfnzzysetzyMcausezyIsInterrupt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mcause_isinterrupt6acecb43461e553536ef76a71d78c3e7.tex}}}}

\newcommand{\sailRISCVvalUpdateMcauseIsInterrupt}{\saildoclabelled{sailRISCVzzyupdatezyMcausezyIsInterrupt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mcause_isinterrupt642fe02b577ce4d39155750b612ad77c.tex}}}}

\newcommand{\sailRISCVfnUpdateMcauseIsInterrupt}{\saildoclabelled{sailRISCVfnzzyupdatezyMcausezyIsInterrupt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mcause_isinterrupt642fe02b577ce4d39155750b612ad77c.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBupdateIsInterrupt}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBzupdatezyIsInterrupt}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBzupdate_isinterrupt7cba1e6a14631a642becc8e33e0de341.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCModIsInterrupt}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCzzymodzyIsInterrupt}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCz_mod_isinterrupt2bb38c1a3ef90daa70a3b0957628b7d4.tex}}}}

\newcommand{\sailRISCVvalGetMcauseCause}{\saildoclabelled{sailRISCVzzygetzyMcausezyCause}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_mcause_cause1bdd5398cd23fc4b4f8215c110954e19.tex}}}}

\newcommand{\sailRISCVfnGetMcauseCause}{\saildoclabelled{sailRISCVfnzzygetzyMcausezyCause}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_mcause_cause1bdd5398cd23fc4b4f8215c110954e19.tex}}}}

\newcommand{\sailRISCVvalSetMcauseCause}{\saildoclabelled{sailRISCVzzysetzyMcausezyCause}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_mcause_causecce7178eb6a826303b904fd987904cff.tex}}}}

\newcommand{\sailRISCVfnSetMcauseCause}{\saildoclabelled{sailRISCVfnzzysetzyMcausezyCause}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_mcause_causecce7178eb6a826303b904fd987904cff.tex}}}}

\newcommand{\sailRISCVvalUpdateMcauseCause}{\saildoclabelled{sailRISCVzzyupdatezyMcausezyCause}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_mcause_cause36f08972c0051221257ac44d915e866d.tex}}}}

\newcommand{\sailRISCVfnUpdateMcauseCause}{\saildoclabelled{sailRISCVfnzzyupdatezyMcausezyCause}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_mcause_cause36f08972c0051221257ac44d915e866d.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDupdateCause}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDzupdatezyCause}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDzupdate_cause0e0260fdee4fbd12d08cac973b1bc938.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEModCause}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEzzymodzyCause}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEz_mod_cause6fb7970fc86ee1af49227b574ab5c281.tex}}}}

\newcommand{\sailRISCVvaltvecAddr}{\saildoclabelled{sailRISCVztveczyaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztvec_addrc6c52b287eacbc1aca798406d1b08576.tex}}}}

\newcommand{\sailRISCVfntvecAddr}{\saildoclabelled{sailRISCVfnztveczyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztvec_addrc6c52b287eacbc1aca798406d1b08576.tex}}}}

\newcommand{\sailRISCVvallegalizzeXepc}{\saildoclabelled{sailRISCVzlegalizzezyxepc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_xepc8416dd9133f6232df0898ca0ae2784c2.tex}}}}

\newcommand{\sailRISCVfnlegalizzeXepc}{\saildoclabelled{sailRISCVfnzlegalizzezyxepc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_xepc8416dd9133f6232df0898ca0ae2784c2.tex}}}}

\newcommand{\sailRISCVvalpcAlignmentMask}{\saildoclabelled{sailRISCVzpczyalignmentzymask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpc_alignment_mask1943267c124397815476842d08d3901e.tex}}}}

\newcommand{\sailRISCVfnpcAlignmentMask}{\saildoclabelled{sailRISCVfnzpczyalignmentzymask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpc_alignment_mask1943267c124397815476842d08d3901e.tex}}}}

\newcommand{\sailRISCVtypeCounteren}{\saildoclabelled{sailRISCVtypezCounteren}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcounteren79441db7eb726d320a01493bb921db0e.tex}}}}

\newcommand{\sailRISCVvalMkCounteren}{\saildoclabelled{sailRISCVzMkzyCounteren}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_counterenf15701a312ca5765a184f9c5e5a93c32.tex}}}}

\newcommand{\sailRISCVfnMkCounteren}{\saildoclabelled{sailRISCVfnzMkzyCounteren}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_counterenf15701a312ca5765a184f9c5e5a93c32.tex}}}}

\newcommand{\sailRISCVvalGetCounterenBits}{\saildoclabelled{sailRISCVzzygetzyCounterenzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counteren_bits63485ab688d4675e7f4e8ef14d9606ff.tex}}}}

\newcommand{\sailRISCVfnGetCounterenBits}{\saildoclabelled{sailRISCVfnzzygetzyCounterenzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counteren_bits63485ab688d4675e7f4e8ef14d9606ff.tex}}}}

\newcommand{\sailRISCVvalSetCounterenBits}{\saildoclabelled{sailRISCVzzysetzyCounterenzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counteren_bits645facfec852be9a4b81ed364e1460c2.tex}}}}

\newcommand{\sailRISCVfnSetCounterenBits}{\saildoclabelled{sailRISCVfnzzysetzyCounterenzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counteren_bits645facfec852be9a4b81ed364e1460c2.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterenBits}{\saildoclabelled{sailRISCVzzyupdatezyCounterenzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counteren_bitsab054ba63ba12cbce69135a6de8c9fad.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterenBits}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterenzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counteren_bitsab054ba63ba12cbce69135a6de8c9fad.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFupdateBits}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGModBits}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetCounterenHPM}{\saildoclabelled{sailRISCVzzygetzyCounterenzyHPM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counteren_hpm3a5db98081f95347897bc13fea2e569f.tex}}}}

\newcommand{\sailRISCVfnGetCounterenHPM}{\saildoclabelled{sailRISCVfnzzygetzyCounterenzyHPM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counteren_hpm3a5db98081f95347897bc13fea2e569f.tex}}}}

\newcommand{\sailRISCVvalSetCounterenHPM}{\saildoclabelled{sailRISCVzzysetzyCounterenzyHPM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counteren_hpme0b60e00eab80a2934fe853d7cc21c79.tex}}}}

\newcommand{\sailRISCVfnSetCounterenHPM}{\saildoclabelled{sailRISCVfnzzysetzyCounterenzyHPM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counteren_hpme0b60e00eab80a2934fe853d7cc21c79.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterenHPM}{\saildoclabelled{sailRISCVzzyupdatezyCounterenzyHPM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counteren_hpma99adbaf80dd358f59495d6ca7717d3b.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterenHPM}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterenzyHPM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counteren_hpma99adbaf80dd358f59495d6ca7717d3b.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHupdateHPM}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHzupdatezyHPM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHzupdate_hpmd00b2501d0195e7ab575a2abf98eb98c.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIModHPM}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIzzymodzyHPM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIz_mod_hpm583914551c880f3252ab7d2eb7c126a5.tex}}}}

\newcommand{\sailRISCVvalGetCounterenIR}{\saildoclabelled{sailRISCVzzygetzyCounterenzyIR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counteren_ir0443e9a01364d655f672be9fb3f334c2.tex}}}}

\newcommand{\sailRISCVfnGetCounterenIR}{\saildoclabelled{sailRISCVfnzzygetzyCounterenzyIR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counteren_ir0443e9a01364d655f672be9fb3f334c2.tex}}}}

\newcommand{\sailRISCVvalSetCounterenIR}{\saildoclabelled{sailRISCVzzysetzyCounterenzyIR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counteren_irc2c31e7ff83f5b56636c924d61b260d2.tex}}}}

\newcommand{\sailRISCVfnSetCounterenIR}{\saildoclabelled{sailRISCVfnzzysetzyCounterenzyIR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counteren_irc2c31e7ff83f5b56636c924d61b260d2.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterenIR}{\saildoclabelled{sailRISCVzzyupdatezyCounterenzyIR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counteren_ir66176b4373b2eec827fbf9030a5406d0.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterenIR}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterenzyIR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counteren_ir66176b4373b2eec827fbf9030a5406d0.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJupdateIR}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJzupdatezyIR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJzupdate_ir0515bd19fecd95b93762d149f033240a.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKModIR}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKzzymodzyIR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKz_mod_ira44a158ed08eebfa24118152fd099692.tex}}}}

\newcommand{\sailRISCVvalGetCounterenTM}{\saildoclabelled{sailRISCVzzygetzyCounterenzyTM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counteren_tme8e19db38cbd8e49aa4656434c826c16.tex}}}}

\newcommand{\sailRISCVfnGetCounterenTM}{\saildoclabelled{sailRISCVfnzzygetzyCounterenzyTM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counteren_tme8e19db38cbd8e49aa4656434c826c16.tex}}}}

\newcommand{\sailRISCVvalSetCounterenTM}{\saildoclabelled{sailRISCVzzysetzyCounterenzyTM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counteren_tmed5ea23cd819bd09590e67c1c76777b7.tex}}}}

\newcommand{\sailRISCVfnSetCounterenTM}{\saildoclabelled{sailRISCVfnzzysetzyCounterenzyTM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counteren_tmed5ea23cd819bd09590e67c1c76777b7.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterenTM}{\saildoclabelled{sailRISCVzzyupdatezyCounterenzyTM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counteren_tmab580665d1404d6531c604b4b0827504.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterenTM}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterenzyTM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counteren_tmab580665d1404d6531c604b4b0827504.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLupdateTM}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLzupdatezyTM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLzupdate_tm832684a0b7e0412ced303c57d9817272.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMModTM}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMzzymodzyTM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMz_mod_tm778e52c0329c82ffcc9fd72f0034a61e.tex}}}}

\newcommand{\sailRISCVvalGetCounterenCY}{\saildoclabelled{sailRISCVzzygetzyCounterenzyCY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counteren_cy6e2b3bcf0f631c5bfe1602b7224ac3aa.tex}}}}

\newcommand{\sailRISCVfnGetCounterenCY}{\saildoclabelled{sailRISCVfnzzygetzyCounterenzyCY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counteren_cy6e2b3bcf0f631c5bfe1602b7224ac3aa.tex}}}}

\newcommand{\sailRISCVvalSetCounterenCY}{\saildoclabelled{sailRISCVzzysetzyCounterenzyCY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counteren_cy596db6893acf37ac3bd153f29c01a4f5.tex}}}}

\newcommand{\sailRISCVfnSetCounterenCY}{\saildoclabelled{sailRISCVfnzzysetzyCounterenzyCY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counteren_cy596db6893acf37ac3bd153f29c01a4f5.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterenCY}{\saildoclabelled{sailRISCVzzyupdatezyCounterenzyCY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counteren_cyb4f1e37eac32f7b9365943e5600beec9.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterenCY}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterenzyCY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counteren_cyb4f1e37eac32f7b9365943e5600beec9.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNupdateCY}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNzupdatezyCY}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNzupdate_cyac1485e867c8bc776a140060ffab1295.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOModCY}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOzzymodzyCY}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOz_mod_cy5609ca9870deee70dd1ee99cfdfb0c0d.tex}}}}

\newcommand{\sailRISCVvallegalizzeMcounteren}{\saildoclabelled{sailRISCVzlegalizzezymcounteren}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_mcounteren34ab1d8bf1d636c1c12eb9e0b743229f.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMcounteren}{\saildoclabelled{sailRISCVfnzlegalizzezymcounteren}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_mcounteren34ab1d8bf1d636c1c12eb9e0b743229f.tex}}}}

\newcommand{\sailRISCVvallegalizzeScounteren}{\saildoclabelled{sailRISCVzlegalizzezyscounteren}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_scountereneb4feb895f759dc11e62dedd5be1c232.tex}}}}

\newcommand{\sailRISCVfnlegalizzeScounteren}{\saildoclabelled{sailRISCVfnzlegalizzezyscounteren}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_scountereneb4feb895f759dc11e62dedd5be1c232.tex}}}}

\newcommand{\sailRISCVtypeCounterin}{\saildoclabelled{sailRISCVtypezCounterin}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezcounterin25158d322f7a7f1b254bff0638245582.tex}}}}

\newcommand{\sailRISCVvalMkCounterin}{\saildoclabelled{sailRISCVzMkzyCounterin}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_counterin5d7512dddbfaeea7688a2e6a3c88ed68.tex}}}}

\newcommand{\sailRISCVfnMkCounterin}{\saildoclabelled{sailRISCVfnzMkzyCounterin}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_counterin5d7512dddbfaeea7688a2e6a3c88ed68.tex}}}}

\newcommand{\sailRISCVvalGetCounterinBits}{\saildoclabelled{sailRISCVzzygetzyCounterinzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counterin_bits11d3d881d3130628193ac87a6d2fd74a.tex}}}}

\newcommand{\sailRISCVfnGetCounterinBits}{\saildoclabelled{sailRISCVfnzzygetzyCounterinzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counterin_bits11d3d881d3130628193ac87a6d2fd74a.tex}}}}

\newcommand{\sailRISCVvalSetCounterinBits}{\saildoclabelled{sailRISCVzzysetzyCounterinzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counterin_bits4d906fc122c4b0829e669029457bff46.tex}}}}

\newcommand{\sailRISCVfnSetCounterinBits}{\saildoclabelled{sailRISCVfnzzysetzyCounterinzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counterin_bits4d906fc122c4b0829e669029457bff46.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterinBits}{\saildoclabelled{sailRISCVzzyupdatezyCounterinzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counterin_bits2487a90cdc32df9b1556a37b4d85fe52.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterinBits}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterinzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counterin_bits2487a90cdc32df9b1556a37b4d85fe52.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPupdateBits}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQModBits}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetCounterinIR}{\saildoclabelled{sailRISCVzzygetzyCounterinzyIR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counterin_ira4b70e343466abb62da1c490774a9c7a.tex}}}}

\newcommand{\sailRISCVfnGetCounterinIR}{\saildoclabelled{sailRISCVfnzzygetzyCounterinzyIR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counterin_ira4b70e343466abb62da1c490774a9c7a.tex}}}}

\newcommand{\sailRISCVvalSetCounterinIR}{\saildoclabelled{sailRISCVzzysetzyCounterinzyIR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counterin_ir7435617becd3df612dd905733de79ab0.tex}}}}

\newcommand{\sailRISCVfnSetCounterinIR}{\saildoclabelled{sailRISCVfnzzysetzyCounterinzyIR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counterin_ir7435617becd3df612dd905733de79ab0.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterinIR}{\saildoclabelled{sailRISCVzzyupdatezyCounterinzyIR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counterin_ire83041be7a3bb70aa6f359785f4856ef.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterinIR}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterinzyIR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counterin_ire83041be7a3bb70aa6f359785f4856ef.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRupdateIR}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRzupdatezyIR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRzupdate_ir0515bd19fecd95b93762d149f033240a.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSModIR}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSzzymodzyIR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSz_mod_ira44a158ed08eebfa24118152fd099692.tex}}}}

\newcommand{\sailRISCVvalGetCounterinCY}{\saildoclabelled{sailRISCVzzygetzyCounterinzyCY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_counterin_cydc6f1e9f2967dff249969b51399a14ca.tex}}}}

\newcommand{\sailRISCVfnGetCounterinCY}{\saildoclabelled{sailRISCVfnzzygetzyCounterinzyCY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_counterin_cydc6f1e9f2967dff249969b51399a14ca.tex}}}}

\newcommand{\sailRISCVvalSetCounterinCY}{\saildoclabelled{sailRISCVzzysetzyCounterinzyCY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_counterin_cy2ee6f977ede334731ad36d7afe6e2be4.tex}}}}

\newcommand{\sailRISCVfnSetCounterinCY}{\saildoclabelled{sailRISCVfnzzysetzyCounterinzyCY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_counterin_cy2ee6f977ede334731ad36d7afe6e2be4.tex}}}}

\newcommand{\sailRISCVvalUpdateCounterinCY}{\saildoclabelled{sailRISCVzzyupdatezyCounterinzyCY}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_counterin_cy16506512e1a71f4a75459533622c36ab.tex}}}}

\newcommand{\sailRISCVfnUpdateCounterinCY}{\saildoclabelled{sailRISCVfnzzyupdatezyCounterinzyCY}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_counterin_cy16506512e1a71f4a75459533622c36ab.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTupdateCY}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTzupdatezyCY}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTzupdate_cyac1485e867c8bc776a140060ffab1295.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUModCY}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUzzymodzyCY}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUz_mod_cy5609ca9870deee70dd1ee99cfdfb0c0d.tex}}}}

\newcommand{\sailRISCVvallegalizzeMcountinhibit}{\saildoclabelled{sailRISCVzlegalizzezymcountinhibit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_mcountinhibit83a4863cf81084082c5c66150150e695.tex}}}}

\newcommand{\sailRISCVfnlegalizzeMcountinhibit}{\saildoclabelled{sailRISCVfnzlegalizzezymcountinhibit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_mcountinhibit83a4863cf81084082c5c66150150e695.tex}}}}

\newcommand{\sailRISCVvalretireInstruction}{\saildoclabelled{sailRISCVzretirezyinstruction}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzretire_instructionc9e2e6b25fd8f4e5a96cd82a0dd2a675.tex}}}}

\newcommand{\sailRISCVfnretireInstruction}{\saildoclabelled{sailRISCVfnzretirezyinstruction}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzretire_instructionc9e2e6b25fd8f4e5a96cd82a0dd2a675.tex}}}}

\newcommand{\sailRISCVtypeSstatus}{\saildoclabelled{sailRISCVtypezSstatus}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsstatusb3811444f066c3543008d60a23f2fb4b.tex}}}}

\newcommand{\sailRISCVvalMkSstatus}{\saildoclabelled{sailRISCVzMkzySstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sstatus103c07d81aa6bb97a5681c36b23d8d7f.tex}}}}

\newcommand{\sailRISCVfnMkSstatus}{\saildoclabelled{sailRISCVfnzMkzySstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sstatus103c07d81aa6bb97a5681c36b23d8d7f.tex}}}}

\newcommand{\sailRISCVvalGetSstatusBits}{\saildoclabelled{sailRISCVzzygetzySstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_bits47345191d41288d1bd8a7c67bc24ffc6.tex}}}}

\newcommand{\sailRISCVfnGetSstatusBits}{\saildoclabelled{sailRISCVfnzzygetzySstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_bits47345191d41288d1bd8a7c67bc24ffc6.tex}}}}

\newcommand{\sailRISCVvalSetSstatusBits}{\saildoclabelled{sailRISCVzzysetzySstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_bitsa6c8fba93c0c18f7fc69cd591748cdfa.tex}}}}

\newcommand{\sailRISCVfnSetSstatusBits}{\saildoclabelled{sailRISCVfnzzysetzySstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_bitsa6c8fba93c0c18f7fc69cd591748cdfa.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusBits}{\saildoclabelled{sailRISCVzzyupdatezySstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_bits1ba4fa3c8cd21f04fa8e9a269f477a52.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusBits}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_bits1ba4fa3c8cd21f04fa8e9a269f477a52.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVupdateBits}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWModBits}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSstatusSD}{\saildoclabelled{sailRISCVzzygetzySstatuszySD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_sd12bb5cef6bc9eaf62712c3b06c0754ff.tex}}}}

\newcommand{\sailRISCVfnGetSstatusSD}{\saildoclabelled{sailRISCVfnzzygetzySstatuszySD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_sd12bb5cef6bc9eaf62712c3b06c0754ff.tex}}}}

\newcommand{\sailRISCVvalSetSstatusSD}{\saildoclabelled{sailRISCVzzysetzySstatuszySD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_sdd76fee105151cc55a95224ff72515795.tex}}}}

\newcommand{\sailRISCVfnSetSstatusSD}{\saildoclabelled{sailRISCVfnzzysetzySstatuszySD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_sdd76fee105151cc55a95224ff72515795.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusSD}{\saildoclabelled{sailRISCVzzyupdatezySstatuszySD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_sda2846124209293b81711916fe96d61c9.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusSD}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszySD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_sda2846124209293b81711916fe96d61c9.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXupdateSD}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXzupdatezySD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXzupdate_sd5d9e90ac938aa12ac2bdb01a3c3d6e92.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYModSD}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYzzymodzySD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYz_mod_sd1e51a771a9b628b657ecbb1ba7aa8f7c.tex}}}}

\newcommand{\sailRISCVvalGetSstatusMXR}{\saildoclabelled{sailRISCVzzygetzySstatuszyMXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_mxr1ed9764969d17c97d4b45acc9309595b.tex}}}}

\newcommand{\sailRISCVfnGetSstatusMXR}{\saildoclabelled{sailRISCVfnzzygetzySstatuszyMXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_mxr1ed9764969d17c97d4b45acc9309595b.tex}}}}

\newcommand{\sailRISCVvalSetSstatusMXR}{\saildoclabelled{sailRISCVzzysetzySstatuszyMXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_mxra2eba57c040b3e2ec7adb22d3d1de868.tex}}}}

\newcommand{\sailRISCVfnSetSstatusMXR}{\saildoclabelled{sailRISCVfnzzysetzySstatuszyMXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_mxra2eba57c040b3e2ec7adb22d3d1de868.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusMXR}{\saildoclabelled{sailRISCVzzyupdatezySstatuszyMXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_mxre42b7942f7975353cbe85a0c0e124cdd.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusMXR}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszyMXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_mxre42b7942f7975353cbe85a0c0e124cdd.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZupdateMXR}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZzupdatezyMXR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZzupdate_mxra54b3693fefa5d6b0301ff08e0ea5a3f.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAModMXR}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAzzymodzyMXR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAz_mod_mxr626efb0dadf77d402ea180eddd656377.tex}}}}

\newcommand{\sailRISCVvalGetSstatusSUM}{\saildoclabelled{sailRISCVzzygetzySstatuszySUM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_sumfd7d657ad527ac995d1fbf0ded8ce3f5.tex}}}}

\newcommand{\sailRISCVfnGetSstatusSUM}{\saildoclabelled{sailRISCVfnzzygetzySstatuszySUM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_sumfd7d657ad527ac995d1fbf0ded8ce3f5.tex}}}}

\newcommand{\sailRISCVvalSetSstatusSUM}{\saildoclabelled{sailRISCVzzysetzySstatuszySUM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_sumd6e6c88b359702301526305ad3ae0775.tex}}}}

\newcommand{\sailRISCVfnSetSstatusSUM}{\saildoclabelled{sailRISCVfnzzysetzySstatuszySUM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_sumd6e6c88b359702301526305ad3ae0775.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusSUM}{\saildoclabelled{sailRISCVzzyupdatezySstatuszySUM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_sum0cb0974a1d97890dd07f5d0a8a0e2a1f.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusSUM}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszySUM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_sum0cb0974a1d97890dd07f5d0a8a0e2a1f.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBupdateSUM}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBzupdatezySUM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBzupdate_sum45aaa4f77ddaa1e976bb9719406d8d4d.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCModSUM}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCzzymodzySUM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCz_mod_sum9c28eec9a0977f334c917bffeb75d7eb.tex}}}}

\newcommand{\sailRISCVvalGetSstatusXS}{\saildoclabelled{sailRISCVzzygetzySstatuszyXS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_xs83df09eb63f5261e086c2a1e7e0f1c7a.tex}}}}

\newcommand{\sailRISCVfnGetSstatusXS}{\saildoclabelled{sailRISCVfnzzygetzySstatuszyXS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_xs83df09eb63f5261e086c2a1e7e0f1c7a.tex}}}}

\newcommand{\sailRISCVvalSetSstatusXS}{\saildoclabelled{sailRISCVzzysetzySstatuszyXS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_xs051efb5955770c941a701fd96e8879a7.tex}}}}

\newcommand{\sailRISCVfnSetSstatusXS}{\saildoclabelled{sailRISCVfnzzysetzySstatuszyXS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_xs051efb5955770c941a701fd96e8879a7.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusXS}{\saildoclabelled{sailRISCVzzyupdatezySstatuszyXS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_xs8ed6c14d8c84fed994d5b6f62a6f95ff.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusXS}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszyXS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_xs8ed6c14d8c84fed994d5b6f62a6f95ff.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDupdateXS}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDzupdatezyXS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDzupdate_xsd577805c39539bb2ca85cd57d24ab51e.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEModXS}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEzzymodzyXS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEz_mod_xs4cdc96063571eef4b6f09a5174c4405f.tex}}}}

\newcommand{\sailRISCVvalGetSstatusFS}{\saildoclabelled{sailRISCVzzygetzySstatuszyFS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_fs1460ce74aab98835a1244cb2459d0b77.tex}}}}

\newcommand{\sailRISCVfnGetSstatusFS}{\saildoclabelled{sailRISCVfnzzygetzySstatuszyFS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_fs1460ce74aab98835a1244cb2459d0b77.tex}}}}

\newcommand{\sailRISCVvalSetSstatusFS}{\saildoclabelled{sailRISCVzzysetzySstatuszyFS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_fse0f398b51eea363e05016843c2c595a4.tex}}}}

\newcommand{\sailRISCVfnSetSstatusFS}{\saildoclabelled{sailRISCVfnzzysetzySstatuszyFS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_fse0f398b51eea363e05016843c2c595a4.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusFS}{\saildoclabelled{sailRISCVzzyupdatezySstatuszyFS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_fs5ae270f58355a8043214a3e56ea4ecb9.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusFS}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszyFS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_fs5ae270f58355a8043214a3e56ea4ecb9.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFupdateFS}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFzupdatezyFS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFzupdate_fs64e6ca4d39ea47b95fa1da5e3e2e0921.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGModFS}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGzzymodzyFS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGz_mod_fs91fd3eaccea19c4e4e7d0eef23a6ae9a.tex}}}}

\newcommand{\sailRISCVvalGetSstatusSPP}{\saildoclabelled{sailRISCVzzygetzySstatuszySPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_spp7cc37e9faad99d47707d2a3ed85339cb.tex}}}}

\newcommand{\sailRISCVfnGetSstatusSPP}{\saildoclabelled{sailRISCVfnzzygetzySstatuszySPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_spp7cc37e9faad99d47707d2a3ed85339cb.tex}}}}

\newcommand{\sailRISCVvalSetSstatusSPP}{\saildoclabelled{sailRISCVzzysetzySstatuszySPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_spp8d87600dabd1a0a5c7d063db6e618a28.tex}}}}

\newcommand{\sailRISCVfnSetSstatusSPP}{\saildoclabelled{sailRISCVfnzzysetzySstatuszySPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_spp8d87600dabd1a0a5c7d063db6e618a28.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusSPP}{\saildoclabelled{sailRISCVzzyupdatezySstatuszySPP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_spp6bca059909e0ea5d1dca7a5f6a4c496d.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusSPP}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszySPP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_spp6bca059909e0ea5d1dca7a5f6a4c496d.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHupdateSPP}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHzupdatezySPP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHzupdate_spp8c7dea9e7e0f6e12e0b546be06facdc6.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIModSPP}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIzzymodzySPP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIz_mod_spp50ceeb4c06bc3d145fb76bed24fa7e68.tex}}}}

\newcommand{\sailRISCVvalGetSstatusSPIE}{\saildoclabelled{sailRISCVzzygetzySstatuszySPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_spie72f0239373389161757a30610914f136.tex}}}}

\newcommand{\sailRISCVfnGetSstatusSPIE}{\saildoclabelled{sailRISCVfnzzygetzySstatuszySPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_spie72f0239373389161757a30610914f136.tex}}}}

\newcommand{\sailRISCVvalSetSstatusSPIE}{\saildoclabelled{sailRISCVzzysetzySstatuszySPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_spie739993a605bcb322c2dbdf0ca5ddd2bc.tex}}}}

\newcommand{\sailRISCVfnSetSstatusSPIE}{\saildoclabelled{sailRISCVfnzzysetzySstatuszySPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_spie739993a605bcb322c2dbdf0ca5ddd2bc.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusSPIE}{\saildoclabelled{sailRISCVzzyupdatezySstatuszySPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_spiea58b5496b1efe334d89b66e4df1f6a37.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusSPIE}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszySPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_spiea58b5496b1efe334d89b66e4df1f6a37.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJupdateSPIE}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJzupdatezySPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJzupdate_spie94668fa3ad37daf933543298ec02f222.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKModSPIE}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKzzymodzySPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKz_mod_spie8a60328109316a4d9a0f7769708c8522.tex}}}}

\newcommand{\sailRISCVvalGetSstatusUPIE}{\saildoclabelled{sailRISCVzzygetzySstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_upie1fbaa84eb888e534ff854d4d873dff79.tex}}}}

\newcommand{\sailRISCVfnGetSstatusUPIE}{\saildoclabelled{sailRISCVfnzzygetzySstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_upie1fbaa84eb888e534ff854d4d873dff79.tex}}}}

\newcommand{\sailRISCVvalSetSstatusUPIE}{\saildoclabelled{sailRISCVzzysetzySstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_upiec20707b779f0d69be936cc46a8acab83.tex}}}}

\newcommand{\sailRISCVfnSetSstatusUPIE}{\saildoclabelled{sailRISCVfnzzysetzySstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_upiec20707b779f0d69be936cc46a8acab83.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusUPIE}{\saildoclabelled{sailRISCVzzyupdatezySstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_upie90c90f6e3ef912c0267408b59aaaec07.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusUPIE}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_upie90c90f6e3ef912c0267408b59aaaec07.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLupdateUPIE}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLzupdatezyUPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLzupdate_upiea5ad86a550536087d757a5582d1a8bb9.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMModUPIE}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMzzymodzyUPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMz_mod_upie27f56ba53dc72f512e0a128ab616ba83.tex}}}}

\newcommand{\sailRISCVvalGetSstatusSIE}{\saildoclabelled{sailRISCVzzygetzySstatuszySIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_sie9e01f0fa9797876074411f8310096e19.tex}}}}

\newcommand{\sailRISCVfnGetSstatusSIE}{\saildoclabelled{sailRISCVfnzzygetzySstatuszySIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_sie9e01f0fa9797876074411f8310096e19.tex}}}}

\newcommand{\sailRISCVvalSetSstatusSIE}{\saildoclabelled{sailRISCVzzysetzySstatuszySIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_siead9f271cff4bf9d22da8464c4d1ca3b4.tex}}}}

\newcommand{\sailRISCVfnSetSstatusSIE}{\saildoclabelled{sailRISCVfnzzysetzySstatuszySIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_siead9f271cff4bf9d22da8464c4d1ca3b4.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusSIE}{\saildoclabelled{sailRISCVzzyupdatezySstatuszySIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_siea3c5fb4c611f7dacc262fcbe33a89902.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusSIE}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszySIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_siea3c5fb4c611f7dacc262fcbe33a89902.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNupdateSIE}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNzupdatezySIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNzupdate_sie1b2ed07072361c44e9ce7a8ca87b5555.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOModSIE}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOzzymodzySIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOz_mod_sieea56e4c7d22bb7c198ba004deeb422c9.tex}}}}

\newcommand{\sailRISCVvalGetSstatusUIE}{\saildoclabelled{sailRISCVzzygetzySstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sstatus_uie5a504087d59c8a2af6de9c1f7a14b612.tex}}}}

\newcommand{\sailRISCVfnGetSstatusUIE}{\saildoclabelled{sailRISCVfnzzygetzySstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sstatus_uie5a504087d59c8a2af6de9c1f7a14b612.tex}}}}

\newcommand{\sailRISCVvalSetSstatusUIE}{\saildoclabelled{sailRISCVzzysetzySstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sstatus_uie05848044f6bfa6902b92558093153733.tex}}}}

\newcommand{\sailRISCVfnSetSstatusUIE}{\saildoclabelled{sailRISCVfnzzysetzySstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sstatus_uie05848044f6bfa6902b92558093153733.tex}}}}

\newcommand{\sailRISCVvalUpdateSstatusUIE}{\saildoclabelled{sailRISCVzzyupdatezySstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sstatus_uie0de3308b00b5fa027c405d5ba7ea56a8.tex}}}}

\newcommand{\sailRISCVfnUpdateSstatusUIE}{\saildoclabelled{sailRISCVfnzzyupdatezySstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sstatus_uie0de3308b00b5fa027c405d5ba7ea56a8.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPupdateUIE}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPzupdatezyUIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPzupdate_uied194e7b32c7c54d35dfc1b602b4b5907.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQModUIE}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQzzymodzyUIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQz_mod_uie18b8fe18a506d4c612ff106c8cc5fb23.tex}}}}

\newcommand{\sailRISCVvalgetSstatusUXL}{\saildoclabelled{sailRISCVzgetzysstatuszyUXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_sstatus_uxl1156c19b76a50f309373d09741dbfe73.tex}}}}

\newcommand{\sailRISCVfngetSstatusUXL}{\saildoclabelled{sailRISCVfnzgetzysstatuszyUXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_sstatus_uxl1156c19b76a50f309373d09741dbfe73.tex}}}}

\newcommand{\sailRISCVvalsetSstatusUXL}{\saildoclabelled{sailRISCVzsetzysstatuszyUXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_sstatus_uxl4d602a7109609248f9b54c8c905b4ad0.tex}}}}

\newcommand{\sailRISCVfnsetSstatusUXL}{\saildoclabelled{sailRISCVfnzsetzysstatuszyUXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_sstatus_uxl4d602a7109609248f9b54c8c905b4ad0.tex}}}}

\newcommand{\sailRISCVvallowerMstatus}{\saildoclabelled{sailRISCVzlowerzymstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlower_mstatuse71dfbedf80129bee76a841456768dd1.tex}}}}

\newcommand{\sailRISCVfnlowerMstatus}{\saildoclabelled{sailRISCVfnzlowerzymstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlower_mstatuse71dfbedf80129bee76a841456768dd1.tex}}}}

\newcommand{\sailRISCVvalliftSstatus}{\saildoclabelled{sailRISCVzliftzysstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlift_sstatus8b6865e3f513094f03fd5bfc83d2ed77.tex}}}}

\newcommand{\sailRISCVfnliftSstatus}{\saildoclabelled{sailRISCVfnzliftzysstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlift_sstatus8b6865e3f513094f03fd5bfc83d2ed77.tex}}}}

\newcommand{\sailRISCVvallegalizzeSstatus}{\saildoclabelled{sailRISCVzlegalizzezysstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_sstatus6838bd21db8615a2ed1602fc6dd7f8da.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSstatus}{\saildoclabelled{sailRISCVfnzlegalizzezysstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_sstatus6838bd21db8615a2ed1602fc6dd7f8da.tex}}}}

\newcommand{\sailRISCVtypeSedeleg}{\saildoclabelled{sailRISCVtypezSedeleg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsedeleg261f8092f9d360d308a10bcbcc83c5f6.tex}}}}

\newcommand{\sailRISCVvalMkSedeleg}{\saildoclabelled{sailRISCVzMkzySedeleg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sedeleg222d7d880065c377c672b48be0312b58.tex}}}}

\newcommand{\sailRISCVfnMkSedeleg}{\saildoclabelled{sailRISCVfnzMkzySedeleg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sedeleg222d7d880065c377c672b48be0312b58.tex}}}}

\newcommand{\sailRISCVvalGetSedelegBits}{\saildoclabelled{sailRISCVzzygetzySedelegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_bitsf6b9b215e547db1e045ee7ddfb1f2f7a.tex}}}}

\newcommand{\sailRISCVfnGetSedelegBits}{\saildoclabelled{sailRISCVfnzzygetzySedelegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_bitsf6b9b215e547db1e045ee7ddfb1f2f7a.tex}}}}

\newcommand{\sailRISCVvalSetSedelegBits}{\saildoclabelled{sailRISCVzzysetzySedelegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_bitsa2dbd669d717e67fa0750d9be9a12cee.tex}}}}

\newcommand{\sailRISCVfnSetSedelegBits}{\saildoclabelled{sailRISCVfnzzysetzySedelegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_bitsa2dbd669d717e67fa0750d9be9a12cee.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegBits}{\saildoclabelled{sailRISCVzzyupdatezySedelegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_bits2cf1d3152200555a4daa2092a724ca06.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegBits}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_bits2cf1d3152200555a4daa2092a724ca06.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRupdateBits}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSModBits}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSedelegUEnvCall}{\saildoclabelled{sailRISCVzzygetzySedelegzyUEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_uenvcall9adf65053b570cbc347b25630db85fa1.tex}}}}

\newcommand{\sailRISCVfnGetSedelegUEnvCall}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyUEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_uenvcall9adf65053b570cbc347b25630db85fa1.tex}}}}

\newcommand{\sailRISCVvalSetSedelegUEnvCall}{\saildoclabelled{sailRISCVzzysetzySedelegzyUEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_uenvcall80b0a54fdfebf30e056fa7c713788315.tex}}}}

\newcommand{\sailRISCVfnSetSedelegUEnvCall}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyUEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_uenvcall80b0a54fdfebf30e056fa7c713788315.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegUEnvCall}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyUEnvCall}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_uenvcall0461d2c07b3055bf1fc4d0b3ea5739ef.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegUEnvCall}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyUEnvCall}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_uenvcall0461d2c07b3055bf1fc4d0b3ea5739ef.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTupdateUEnvCall}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTzupdatezyUEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTzupdate_uenvcall1a8e9c082fb9f272d5370bee121f426d.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUModUEnvCall}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUzzymodzyUEnvCall}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUz_mod_uenvcall837e3a85bd98d15f2f4b32f9230ddef6.tex}}}}

\newcommand{\sailRISCVvalGetSedelegSAMOAccessFault}{\saildoclabelled{sailRISCVzzygetzySedelegzySAMOzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_samo_access_fault3592b648b74f292f7582352512f54c43.tex}}}}

\newcommand{\sailRISCVfnGetSedelegSAMOAccessFault}{\saildoclabelled{sailRISCVfnzzygetzySedelegzySAMOzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_samo_access_fault3592b648b74f292f7582352512f54c43.tex}}}}

\newcommand{\sailRISCVvalSetSedelegSAMOAccessFault}{\saildoclabelled{sailRISCVzzysetzySedelegzySAMOzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_samo_access_fault9cc04f455b39e7c1866c125033bf2f03.tex}}}}

\newcommand{\sailRISCVfnSetSedelegSAMOAccessFault}{\saildoclabelled{sailRISCVfnzzysetzySedelegzySAMOzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_samo_access_fault9cc04f455b39e7c1866c125033bf2f03.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegSAMOAccessFault}{\saildoclabelled{sailRISCVzzyupdatezySedelegzySAMOzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_samo_access_fault9638c0015422d7509a2a078d70f56ba2.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegSAMOAccessFault}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzySAMOzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_samo_access_fault9638c0015422d7509a2a078d70f56ba2.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVupdateSAMOAccessFault}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVzupdatezySAMOzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVzupdate_samo_access_faulte622f01b5ab60ce658092d165d64a4f9.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWModSAMOAccessFault}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWzzymodzySAMOzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWz_mod_samo_access_faultef1cf7b1db2bf21d4e773b1a41ea8eea.tex}}}}

\newcommand{\sailRISCVvalGetSedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVzzygetzySedelegzySAMOzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_samo_addr_align20af8fdcd584bdebc6b45b3bf763ab61.tex}}}}

\newcommand{\sailRISCVfnGetSedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVfnzzygetzySedelegzySAMOzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_samo_addr_align20af8fdcd584bdebc6b45b3bf763ab61.tex}}}}

\newcommand{\sailRISCVvalSetSedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVzzysetzySedelegzySAMOzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_samo_addr_align9567cfb032fb426d3c4292d506d6a9d2.tex}}}}

\newcommand{\sailRISCVfnSetSedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVfnzzysetzySedelegzySAMOzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_samo_addr_align9567cfb032fb426d3c4292d506d6a9d2.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVzzyupdatezySedelegzySAMOzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_samo_addr_align39928f0de9fb23d2068681efa4f6e746.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegSAMOAddrAlign}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzySAMOzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_samo_addr_align39928f0de9fb23d2068681efa4f6e746.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXupdateSAMOAddrAlign}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXzupdatezySAMOzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXzupdate_samo_addr_alignb6f17cfe030aff1cf9413eeaa67b67ee.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYModSAMOAddrAlign}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYzzymodzySAMOzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYz_mod_samo_addr_align71af067f49a8b506587ec718a5e1b7d2.tex}}}}

\newcommand{\sailRISCVvalGetSedelegLoadAccessFault}{\saildoclabelled{sailRISCVzzygetzySedelegzyLoadzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_load_access_faultac09796aa8cbf3a86b1fed3ecd8f3c88.tex}}}}

\newcommand{\sailRISCVfnGetSedelegLoadAccessFault}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyLoadzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_load_access_faultac09796aa8cbf3a86b1fed3ecd8f3c88.tex}}}}

\newcommand{\sailRISCVvalSetSedelegLoadAccessFault}{\saildoclabelled{sailRISCVzzysetzySedelegzyLoadzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_load_access_fault3dcfaa698c0c375f65a901a1c187a93b.tex}}}}

\newcommand{\sailRISCVfnSetSedelegLoadAccessFault}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyLoadzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_load_access_fault3dcfaa698c0c375f65a901a1c187a93b.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegLoadAccessFault}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyLoadzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_load_access_fault6594e15b80693a22fb20ab7451df6720.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegLoadAccessFault}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyLoadzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_load_access_fault6594e15b80693a22fb20ab7451df6720.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZupdateLoadAccessFault}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZzupdatezyLoadzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZzupdate_load_access_faultcc580699ff14ff7930c001851a1463b8.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAModLoadAccessFault}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAzzymodzyLoadzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAz_mod_load_access_fault185ee80ec13fa3fdeb7c2cd3a76688c9.tex}}}}

\newcommand{\sailRISCVvalGetSedelegLoadAddrAlign}{\saildoclabelled{sailRISCVzzygetzySedelegzyLoadzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_load_addr_aligna36eb31e7e82330db9574602098e9a62.tex}}}}

\newcommand{\sailRISCVfnGetSedelegLoadAddrAlign}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyLoadzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_load_addr_aligna36eb31e7e82330db9574602098e9a62.tex}}}}

\newcommand{\sailRISCVvalSetSedelegLoadAddrAlign}{\saildoclabelled{sailRISCVzzysetzySedelegzyLoadzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_load_addr_align3845e25f6585eadcab3b640d7c9d0c9a.tex}}}}

\newcommand{\sailRISCVfnSetSedelegLoadAddrAlign}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyLoadzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_load_addr_align3845e25f6585eadcab3b640d7c9d0c9a.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegLoadAddrAlign}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyLoadzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_load_addr_alignddc26fe8167315620c0f5b98d7cf6b8d.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegLoadAddrAlign}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyLoadzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_load_addr_alignddc26fe8167315620c0f5b98d7cf6b8d.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBupdateLoadAddrAlign}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBzupdatezyLoadzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBzupdate_load_addr_aligna304d90cb1ef10e79624a3324854bad0.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCModLoadAddrAlign}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCzzymodzyLoadzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCz_mod_load_addr_align34e982fd800fd67969b64a5932439781.tex}}}}

\newcommand{\sailRISCVvalGetSedelegBreakpoint}{\saildoclabelled{sailRISCVzzygetzySedelegzyBreakpoint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_breakpointc77d25240c231ee118b1655024dfeea6.tex}}}}

\newcommand{\sailRISCVfnGetSedelegBreakpoint}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyBreakpoint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_breakpointc77d25240c231ee118b1655024dfeea6.tex}}}}

\newcommand{\sailRISCVvalSetSedelegBreakpoint}{\saildoclabelled{sailRISCVzzysetzySedelegzyBreakpoint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_breakpoint2acb469996a4630099a56b45b59c2861.tex}}}}

\newcommand{\sailRISCVfnSetSedelegBreakpoint}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyBreakpoint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_breakpoint2acb469996a4630099a56b45b59c2861.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegBreakpoint}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyBreakpoint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_breakpoint4d1939da47af81029ca375f5c1c080e4.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegBreakpoint}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyBreakpoint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_breakpoint4d1939da47af81029ca375f5c1c080e4.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDupdateBreakpoint}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDzupdatezyBreakpoint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDzupdate_breakpoint560b5628b33be91263dd76c1c88c6a06.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEModBreakpoint}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEzzymodzyBreakpoint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEz_mod_breakpointfb455863fb6768bbcbc1b984dbef6360.tex}}}}

\newcommand{\sailRISCVvalGetSedelegIllegalInstr}{\saildoclabelled{sailRISCVzzygetzySedelegzyIllegalzyInstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_illegal_instrb6d9314c6ab6f5e95202046d9dfe0756.tex}}}}

\newcommand{\sailRISCVfnGetSedelegIllegalInstr}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyIllegalzyInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_illegal_instrb6d9314c6ab6f5e95202046d9dfe0756.tex}}}}

\newcommand{\sailRISCVvalSetSedelegIllegalInstr}{\saildoclabelled{sailRISCVzzysetzySedelegzyIllegalzyInstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_illegal_instrd248f17962068c21c567c4bc40790c19.tex}}}}

\newcommand{\sailRISCVfnSetSedelegIllegalInstr}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyIllegalzyInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_illegal_instrd248f17962068c21c567c4bc40790c19.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegIllegalInstr}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyIllegalzyInstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_illegal_instr9f8eba51e2ce66c712c8a83a69cb47a0.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegIllegalInstr}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyIllegalzyInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_illegal_instr9f8eba51e2ce66c712c8a83a69cb47a0.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFupdateIllegalInstr}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFzupdatezyIllegalzyInstr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFzupdate_illegal_instr455fc8a1f0aa354556519de0f7b2c27b.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGModIllegalInstr}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGzzymodzyIllegalzyInstr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGz_mod_illegal_instr52b43b228c609c9c311d02dfb920b702.tex}}}}

\newcommand{\sailRISCVvalGetSedelegFetchAccessFault}{\saildoclabelled{sailRISCVzzygetzySedelegzyFetchzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_fetch_access_faultf8861e3f9e14da4d59e7ab55d00a289b.tex}}}}

\newcommand{\sailRISCVfnGetSedelegFetchAccessFault}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyFetchzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_fetch_access_faultf8861e3f9e14da4d59e7ab55d00a289b.tex}}}}

\newcommand{\sailRISCVvalSetSedelegFetchAccessFault}{\saildoclabelled{sailRISCVzzysetzySedelegzyFetchzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_fetch_access_fault193173c32591a593674fa8e5c0a550fc.tex}}}}

\newcommand{\sailRISCVfnSetSedelegFetchAccessFault}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyFetchzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_fetch_access_fault193173c32591a593674fa8e5c0a550fc.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegFetchAccessFault}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyFetchzyAccesszyFault}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_fetch_access_faultda711a3adc64706197c584b3f07a0e63.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegFetchAccessFault}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyFetchzyAccesszyFault}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_fetch_access_faultda711a3adc64706197c584b3f07a0e63.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHupdateFetchAccessFault}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHzupdatezyFetchzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHzupdate_fetch_access_faultf6d3ea38a5b206db76f3d15e6b293e4e.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIModFetchAccessFault}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIzzymodzyFetchzyAccesszyFault}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIz_mod_fetch_access_fault2d0b00483619a1a634b37492d7e87b39.tex}}}}

\newcommand{\sailRISCVvalGetSedelegFetchAddrAlign}{\saildoclabelled{sailRISCVzzygetzySedelegzyFetchzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sedeleg_fetch_addr_alignee0f20da19f67b8d187355d5547984ca.tex}}}}

\newcommand{\sailRISCVfnGetSedelegFetchAddrAlign}{\saildoclabelled{sailRISCVfnzzygetzySedelegzyFetchzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sedeleg_fetch_addr_alignee0f20da19f67b8d187355d5547984ca.tex}}}}

\newcommand{\sailRISCVvalSetSedelegFetchAddrAlign}{\saildoclabelled{sailRISCVzzysetzySedelegzyFetchzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sedeleg_fetch_addr_aligna2669337b650c15def12b3457ae83d4f.tex}}}}

\newcommand{\sailRISCVfnSetSedelegFetchAddrAlign}{\saildoclabelled{sailRISCVfnzzysetzySedelegzyFetchzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sedeleg_fetch_addr_aligna2669337b650c15def12b3457ae83d4f.tex}}}}

\newcommand{\sailRISCVvalUpdateSedelegFetchAddrAlign}{\saildoclabelled{sailRISCVzzyupdatezySedelegzyFetchzyAddrzyAlign}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sedeleg_fetch_addr_align57e1b55e0654637983d88a45a3d27115.tex}}}}

\newcommand{\sailRISCVfnUpdateSedelegFetchAddrAlign}{\saildoclabelled{sailRISCVfnzzyupdatezySedelegzyFetchzyAddrzyAlign}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sedeleg_fetch_addr_align57e1b55e0654637983d88a45a3d27115.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJupdateFetchAddrAlign}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJzupdatezyFetchzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJzupdate_fetch_addr_aligned5113ea584423e01fcb4b2781a3aeab.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKModFetchAddrAlign}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKzzymodzyFetchzyAddrzyAlign}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKz_mod_fetch_addr_align94e1ec62c225ae16e8fbc401efa25352.tex}}}}

\newcommand{\sailRISCVvallegalizzeSedeleg}{\saildoclabelled{sailRISCVzlegalizzezysedeleg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_sedelegd33e4c93e76af1c9ae6a7795974dbcc3.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSedeleg}{\saildoclabelled{sailRISCVfnzlegalizzezysedeleg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_sedelegd33e4c93e76af1c9ae6a7795974dbcc3.tex}}}}

\newcommand{\sailRISCVtypeSinterrupts}{\saildoclabelled{sailRISCVtypezSinterrupts}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsinterrupts37e2ae8cbcb085a9455d8333ab820af3.tex}}}}

\newcommand{\sailRISCVvalMkSinterrupts}{\saildoclabelled{sailRISCVzMkzySinterrupts}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sinterrupts50ead85256a5e42901dcc54cd50f0280.tex}}}}

\newcommand{\sailRISCVfnMkSinterrupts}{\saildoclabelled{sailRISCVfnzMkzySinterrupts}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sinterrupts50ead85256a5e42901dcc54cd50f0280.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsBits}{\saildoclabelled{sailRISCVzzygetzySinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_bits890ab2f21b741ac095ede551b06b14b0.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsBits}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_bits890ab2f21b741ac095ede551b06b14b0.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsBits}{\saildoclabelled{sailRISCVzzysetzySinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_bits11d675c3310ec7be4b053dce213f9e13.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsBits}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_bits11d675c3310ec7be4b053dce213f9e13.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsBits}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_bitsb82a5eaca518d7033ee5b65b76de6fc3.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsBits}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_bitsb82a5eaca518d7033ee5b65b76de6fc3.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLupdateBits}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMModBits}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsSEI}{\saildoclabelled{sailRISCVzzygetzySinterruptszySEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_sei5458488d503712b6667d489b56acd5e1.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsSEI}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszySEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_sei5458488d503712b6667d489b56acd5e1.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsSEI}{\saildoclabelled{sailRISCVzzysetzySinterruptszySEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_seid1a27b6ed01fc08d7ed92e7473ca0c67.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsSEI}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszySEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_seid1a27b6ed01fc08d7ed92e7473ca0c67.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsSEI}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszySEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_seidfae2f173d12134865a23f8b06b92d56.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsSEI}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszySEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_seidfae2f173d12134865a23f8b06b92d56.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNupdateSEI}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNzupdatezySEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNzupdate_seif1998ef482e23699637a58efcff9cf08.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOModSEI}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOzzymodzySEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOz_mod_sei769b57e17c0057e7ca956b7721915a2e.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsUEI}{\saildoclabelled{sailRISCVzzygetzySinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_uei29ec1fbe91082e4eaef04b2891fe1177.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsUEI}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_uei29ec1fbe91082e4eaef04b2891fe1177.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsUEI}{\saildoclabelled{sailRISCVzzysetzySinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_ueid6db53e4645f60442d748c9717159555.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsUEI}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_ueid6db53e4645f60442d748c9717159555.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsUEI}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_uei4e9add8c9d8edc1f50674d5eb879d669.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsUEI}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_uei4e9add8c9d8edc1f50674d5eb879d669.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPupdateUEI}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPzupdatezyUEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPzupdate_uei8252f0ae84161aa560a37211f39d1461.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQModUEI}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQzzymodzyUEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQz_mod_uei7faef47ef8aacd0d1b2ad1e0530fdf8e.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsSTI}{\saildoclabelled{sailRISCVzzygetzySinterruptszySTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_sti9ba6390e5ddbefa9f37ab560c671354e.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsSTI}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszySTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_sti9ba6390e5ddbefa9f37ab560c671354e.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsSTI}{\saildoclabelled{sailRISCVzzysetzySinterruptszySTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_sti6ee1684f0baef5e2b4c1b77cfad5548a.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsSTI}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszySTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_sti6ee1684f0baef5e2b4c1b77cfad5548a.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsSTI}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszySTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_sti3fd7347767c86ca33481e1dbc90ce93c.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsSTI}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszySTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_sti3fd7347767c86ca33481e1dbc90ce93c.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRupdateSTI}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRzupdatezySTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRzupdate_stibc2608b6e320f416ad08499be50228f8.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSModSTI}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSzzymodzySTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSz_mod_sti42df95a06ca2a120a19277cb17015a3f.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsUTI}{\saildoclabelled{sailRISCVzzygetzySinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_utiecf1d7ffb74e287dbae46219d8f856cb.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsUTI}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_utiecf1d7ffb74e287dbae46219d8f856cb.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsUTI}{\saildoclabelled{sailRISCVzzysetzySinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_utid6108a193d51614aeb91d29cae7b52d4.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsUTI}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_utid6108a193d51614aeb91d29cae7b52d4.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsUTI}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_uti76436fc7f8e1e46117a090613db49900.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsUTI}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_uti76436fc7f8e1e46117a090613db49900.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTupdateUTI}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTzupdatezyUTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTzupdate_uti7bb127f84633c2b4f4b4de5582168ddf.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUModUTI}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUzzymodzyUTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUz_mod_utia23224af950fbe7be4b3db2f7092e6b4.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsSSI}{\saildoclabelled{sailRISCVzzygetzySinterruptszySSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_ssi240024e06c4365a8f0ed4ba1b36afb6c.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsSSI}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszySSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_ssi240024e06c4365a8f0ed4ba1b36afb6c.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsSSI}{\saildoclabelled{sailRISCVzzysetzySinterruptszySSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_ssi34d088bb8c03bd9774e94278832e9c78.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsSSI}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszySSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_ssi34d088bb8c03bd9774e94278832e9c78.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsSSI}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszySSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_ssi41e461cfb1d80cf6497915184ac067fe.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsSSI}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszySSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_ssi41e461cfb1d80cf6497915184ac067fe.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVupdateSSI}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVzupdatezySSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVzupdate_ssi5471fd96e5b7a8471f1ef66b598501a9.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWModSSI}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWzzymodzySSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWz_mod_ssicb14ae48c26ad162228aa44069530c95.tex}}}}

\newcommand{\sailRISCVvalGetSinterruptsUSI}{\saildoclabelled{sailRISCVzzygetzySinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sinterrupts_usidbf3fbc5878b2118ded205939499c8c9.tex}}}}

\newcommand{\sailRISCVfnGetSinterruptsUSI}{\saildoclabelled{sailRISCVfnzzygetzySinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sinterrupts_usidbf3fbc5878b2118ded205939499c8c9.tex}}}}

\newcommand{\sailRISCVvalSetSinterruptsUSI}{\saildoclabelled{sailRISCVzzysetzySinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sinterrupts_usi4837f15564ed5aede9a0c1c6ed9d89c6.tex}}}}

\newcommand{\sailRISCVfnSetSinterruptsUSI}{\saildoclabelled{sailRISCVfnzzysetzySinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sinterrupts_usi4837f15564ed5aede9a0c1c6ed9d89c6.tex}}}}

\newcommand{\sailRISCVvalUpdateSinterruptsUSI}{\saildoclabelled{sailRISCVzzyupdatezySinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sinterrupts_usia415b4e062e30257cfefa06256955512.tex}}}}

\newcommand{\sailRISCVfnUpdateSinterruptsUSI}{\saildoclabelled{sailRISCVfnzzyupdatezySinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sinterrupts_usia415b4e062e30257cfefa06256955512.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXupdateUSI}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXzupdatezyUSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXzupdate_usi3c691c58ab628cbd10b9e21b62e0cfc4.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYModUSI}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYzzymodzyUSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYz_mod_usif3c3aecb7417cc350ad372adfb40e4d3.tex}}}}

\newcommand{\sailRISCVvallowerMip}{\saildoclabelled{sailRISCVzlowerzymip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlower_mip782f0e78d1db1ca14e49fae5b84aab3a.tex}}}}

\newcommand{\sailRISCVfnlowerMip}{\saildoclabelled{sailRISCVfnzlowerzymip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlower_mip782f0e78d1db1ca14e49fae5b84aab3a.tex}}}}

\newcommand{\sailRISCVvallowerMie}{\saildoclabelled{sailRISCVzlowerzymie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlower_mie31369302ff2457befa23f7f9d54a6b02.tex}}}}

\newcommand{\sailRISCVfnlowerMie}{\saildoclabelled{sailRISCVfnzlowerzymie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlower_mie31369302ff2457befa23f7f9d54a6b02.tex}}}}

\newcommand{\sailRISCVvalliftSip}{\saildoclabelled{sailRISCVzliftzysip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlift_sip492375a8cff775f29029156b44dfe1bf.tex}}}}

\newcommand{\sailRISCVfnliftSip}{\saildoclabelled{sailRISCVfnzliftzysip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlift_sip492375a8cff775f29029156b44dfe1bf.tex}}}}

\newcommand{\sailRISCVvallegalizzeSip}{\saildoclabelled{sailRISCVzlegalizzezysip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_sip8870e10af087ca0981c61bf7bdfe8175.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSip}{\saildoclabelled{sailRISCVfnzlegalizzezysip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_sip8870e10af087ca0981c61bf7bdfe8175.tex}}}}

\newcommand{\sailRISCVvalliftSie}{\saildoclabelled{sailRISCVzliftzysie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlift_sie0866dcb30be948749bf6a401d4f6594e.tex}}}}

\newcommand{\sailRISCVfnliftSie}{\saildoclabelled{sailRISCVfnzliftzysie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlift_sie0866dcb30be948749bf6a401d4f6594e.tex}}}}

\newcommand{\sailRISCVvallegalizzeSie}{\saildoclabelled{sailRISCVzlegalizzezysie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_sie49baa5a30e7d5365e2d6c1dc23c7686d.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSie}{\saildoclabelled{sailRISCVfnzlegalizzezysie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_sie49baa5a30e7d5365e2d6c1dc23c7686d.tex}}}}

\newcommand{\sailRISCVtypeSatpSixFour}{\saildoclabelled{sailRISCVtypezSatp64}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsatp64bc81c51aa01ca27913d2b0a8ed23d481.tex}}}}

\newcommand{\sailRISCVvalMkSatpSixFour}{\saildoclabelled{sailRISCVzMkzySatp64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_satp64329969f3c15112d031d796680dc02dba.tex}}}}

\newcommand{\sailRISCVfnMkSatpSixFour}{\saildoclabelled{sailRISCVfnzMkzySatp64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_satp64329969f3c15112d031d796680dc02dba.tex}}}}

\newcommand{\sailRISCVvalGetSatpSixFourBits}{\saildoclabelled{sailRISCVzzygetzySatp64zybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp64_bitsdb6de00ddfe8eefd1a814354aac4a548.tex}}}}

\newcommand{\sailRISCVfnGetSatpSixFourBits}{\saildoclabelled{sailRISCVfnzzygetzySatp64zybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp64_bitsdb6de00ddfe8eefd1a814354aac4a548.tex}}}}

\newcommand{\sailRISCVvalSetSatpSixFourBits}{\saildoclabelled{sailRISCVzzysetzySatp64zybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp64_bits1ef37f6f328908e0dfa046d4c516d3b7.tex}}}}

\newcommand{\sailRISCVfnSetSatpSixFourBits}{\saildoclabelled{sailRISCVfnzzysetzySatp64zybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp64_bits1ef37f6f328908e0dfa046d4c516d3b7.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpSixFourBits}{\saildoclabelled{sailRISCVzzyupdatezySatp64zybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp64_bits2b386da295e07d09d86a4906f50a6dcf.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpSixFourBits}{\saildoclabelled{sailRISCVfnzzyupdatezySatp64zybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp64_bits2b386da295e07d09d86a4906f50a6dcf.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZZupdateBits}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZZzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZZzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAAModBits}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAAzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAAz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSatpSixFourMode}{\saildoclabelled{sailRISCVzzygetzySatp64zyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp64_mode5542c94fbfcb40171b429bef968a7954.tex}}}}

\newcommand{\sailRISCVfnGetSatpSixFourMode}{\saildoclabelled{sailRISCVfnzzygetzySatp64zyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp64_mode5542c94fbfcb40171b429bef968a7954.tex}}}}

\newcommand{\sailRISCVvalSetSatpSixFourMode}{\saildoclabelled{sailRISCVzzysetzySatp64zyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp64_modedd62965c996bac9cb96fa44094dbf974.tex}}}}

\newcommand{\sailRISCVfnSetSatpSixFourMode}{\saildoclabelled{sailRISCVfnzzysetzySatp64zyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp64_modedd62965c996bac9cb96fa44094dbf974.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpSixFourMode}{\saildoclabelled{sailRISCVzzyupdatezySatp64zyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp64_modef6a327a4e9deddb4a58d5af1293fb1e4.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpSixFourMode}{\saildoclabelled{sailRISCVfnzzyupdatezySatp64zyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp64_modef6a327a4e9deddb4a58d5af1293fb1e4.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBBupdateMode}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBBzupdatezyMode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBBzupdate_modea8b179bc2887fad34e9a3f8cefc9cf29.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCCModMode}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCCzzymodzyMode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCCz_mod_mode7dda808a114a5634018c73fc24f43140.tex}}}}

\newcommand{\sailRISCVvalGetSatpSixFourAsid}{\saildoclabelled{sailRISCVzzygetzySatp64zyAsid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp64_asid5a55ab259b6bd85453ad8708a0fb485a.tex}}}}

\newcommand{\sailRISCVfnGetSatpSixFourAsid}{\saildoclabelled{sailRISCVfnzzygetzySatp64zyAsid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp64_asid5a55ab259b6bd85453ad8708a0fb485a.tex}}}}

\newcommand{\sailRISCVvalSetSatpSixFourAsid}{\saildoclabelled{sailRISCVzzysetzySatp64zyAsid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp64_asid2ddaf59d37788d7a3a27cef76891dfb8.tex}}}}

\newcommand{\sailRISCVfnSetSatpSixFourAsid}{\saildoclabelled{sailRISCVfnzzysetzySatp64zyAsid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp64_asid2ddaf59d37788d7a3a27cef76891dfb8.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpSixFourAsid}{\saildoclabelled{sailRISCVzzyupdatezySatp64zyAsid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp64_asid4587433548bd071c272c301c9b049f40.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpSixFourAsid}{\saildoclabelled{sailRISCVfnzzyupdatezySatp64zyAsid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp64_asid4587433548bd071c272c301c9b049f40.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDDupdateAsid}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDDzupdatezyAsid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDDzupdate_asid5cc334067dcbe9c9a4eb59266b7b5404.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEEModAsid}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEEzzymodzyAsid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEEz_mod_asid55036e3f51de771bc07215ff1caec750.tex}}}}

\newcommand{\sailRISCVvalGetSatpSixFourPPN}{\saildoclabelled{sailRISCVzzygetzySatp64zyPPN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp64_ppn5c0b704bfa56e2113c29e0d13f46b734.tex}}}}

\newcommand{\sailRISCVfnGetSatpSixFourPPN}{\saildoclabelled{sailRISCVfnzzygetzySatp64zyPPN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp64_ppn5c0b704bfa56e2113c29e0d13f46b734.tex}}}}

\newcommand{\sailRISCVvalSetSatpSixFourPPN}{\saildoclabelled{sailRISCVzzysetzySatp64zyPPN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp64_ppn31d9614063b4541d68753b5e3090b133.tex}}}}

\newcommand{\sailRISCVfnSetSatpSixFourPPN}{\saildoclabelled{sailRISCVfnzzysetzySatp64zyPPN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp64_ppn31d9614063b4541d68753b5e3090b133.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpSixFourPPN}{\saildoclabelled{sailRISCVzzyupdatezySatp64zyPPN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp64_ppne5381a5ff516a83023a3ab6b001812ea.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpSixFourPPN}{\saildoclabelled{sailRISCVfnzzyupdatezySatp64zyPPN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp64_ppne5381a5ff516a83023a3ab6b001812ea.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFFupdatePPN}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFFzupdatezyPPN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFFzupdate_ppn97bb9a526eb6125397ee215b375879df.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGGModPPN}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGGzzymodzyPPN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGGz_mod_ppne431ce60abd1029c297cc5814bcb183d.tex}}}}

\newcommand{\sailRISCVvallegalizzeSatpSixFour}{\saildoclabelled{sailRISCVzlegalizzezysatp64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_satp64c07dfcb94af8010eb535b5f77fbb8614.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSatpSixFour}{\saildoclabelled{sailRISCVfnzlegalizzezysatp64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_satp64c07dfcb94af8010eb535b5f77fbb8614.tex}}}}

\newcommand{\sailRISCVtypeSatpThreeTwo}{\saildoclabelled{sailRISCVtypezSatp32}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsatp321d6ed78cf9005ac8e6444a423cd6e618.tex}}}}

\newcommand{\sailRISCVvalMkSatpThreeTwo}{\saildoclabelled{sailRISCVzMkzySatp32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_satp322e54e0b7f463382f08c680a0164f0a0d.tex}}}}

\newcommand{\sailRISCVfnMkSatpThreeTwo}{\saildoclabelled{sailRISCVfnzMkzySatp32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_satp322e54e0b7f463382f08c680a0164f0a0d.tex}}}}

\newcommand{\sailRISCVvalGetSatpThreeTwoBits}{\saildoclabelled{sailRISCVzzygetzySatp32zybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp32_bits4ef2050c8a62cb83e3a3f48d91f2a8d8.tex}}}}

\newcommand{\sailRISCVfnGetSatpThreeTwoBits}{\saildoclabelled{sailRISCVfnzzygetzySatp32zybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp32_bits4ef2050c8a62cb83e3a3f48d91f2a8d8.tex}}}}

\newcommand{\sailRISCVvalSetSatpThreeTwoBits}{\saildoclabelled{sailRISCVzzysetzySatp32zybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp32_bits1d19cd20b80cea73ba6dc6c4919c83bd.tex}}}}

\newcommand{\sailRISCVfnSetSatpThreeTwoBits}{\saildoclabelled{sailRISCVfnzzysetzySatp32zybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp32_bits1d19cd20b80cea73ba6dc6c4919c83bd.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpThreeTwoBits}{\saildoclabelled{sailRISCVzzyupdatezySatp32zybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp32_bits040735762104e2eb7ee468b2c73a3376.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpThreeTwoBits}{\saildoclabelled{sailRISCVfnzzyupdatezySatp32zybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp32_bits040735762104e2eb7ee468b2c73a3376.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHHupdateBits}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHHzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHHzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIIModBits}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIIzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIIz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSatpThreeTwoMode}{\saildoclabelled{sailRISCVzzygetzySatp32zyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp32_modeb053b6b63fe63dd46382110a8b594bfd.tex}}}}

\newcommand{\sailRISCVfnGetSatpThreeTwoMode}{\saildoclabelled{sailRISCVfnzzygetzySatp32zyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp32_modeb053b6b63fe63dd46382110a8b594bfd.tex}}}}

\newcommand{\sailRISCVvalSetSatpThreeTwoMode}{\saildoclabelled{sailRISCVzzysetzySatp32zyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp32_mode92a8ae476bd67a0a5ff16c383b2067ca.tex}}}}

\newcommand{\sailRISCVfnSetSatpThreeTwoMode}{\saildoclabelled{sailRISCVfnzzysetzySatp32zyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp32_mode92a8ae476bd67a0a5ff16c383b2067ca.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpThreeTwoMode}{\saildoclabelled{sailRISCVzzyupdatezySatp32zyMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp32_modeeff3936a1c725a7de10614f5e8bbdc94.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpThreeTwoMode}{\saildoclabelled{sailRISCVfnzzyupdatezySatp32zyMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp32_modeeff3936a1c725a7de10614f5e8bbdc94.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJJupdateMode}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJJzupdatezyMode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJJzupdate_modea8b179bc2887fad34e9a3f8cefc9cf29.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKKModMode}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKKzzymodzyMode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKKz_mod_mode7dda808a114a5634018c73fc24f43140.tex}}}}

\newcommand{\sailRISCVvalGetSatpThreeTwoAsid}{\saildoclabelled{sailRISCVzzygetzySatp32zyAsid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp32_asid79b89125e014e4824b79940178c13320.tex}}}}

\newcommand{\sailRISCVfnGetSatpThreeTwoAsid}{\saildoclabelled{sailRISCVfnzzygetzySatp32zyAsid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp32_asid79b89125e014e4824b79940178c13320.tex}}}}

\newcommand{\sailRISCVvalSetSatpThreeTwoAsid}{\saildoclabelled{sailRISCVzzysetzySatp32zyAsid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp32_asid1e472f8b9d87ee7ce4dc47786138f7af.tex}}}}

\newcommand{\sailRISCVfnSetSatpThreeTwoAsid}{\saildoclabelled{sailRISCVfnzzysetzySatp32zyAsid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp32_asid1e472f8b9d87ee7ce4dc47786138f7af.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpThreeTwoAsid}{\saildoclabelled{sailRISCVzzyupdatezySatp32zyAsid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp32_asid4a10333ee9adcd6b560d2b22f799b1c2.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpThreeTwoAsid}{\saildoclabelled{sailRISCVfnzzyupdatezySatp32zyAsid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp32_asid4a10333ee9adcd6b560d2b22f799b1c2.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLLupdateAsid}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLLzupdatezyAsid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLLzupdate_asid5cc334067dcbe9c9a4eb59266b7b5404.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMMModAsid}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMMzzymodzyAsid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMMz_mod_asid55036e3f51de771bc07215ff1caec750.tex}}}}

\newcommand{\sailRISCVvalGetSatpThreeTwoPPN}{\saildoclabelled{sailRISCVzzygetzySatp32zyPPN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_satp32_ppn09e489a7e17eb50d41a060c4cfdf4452.tex}}}}

\newcommand{\sailRISCVfnGetSatpThreeTwoPPN}{\saildoclabelled{sailRISCVfnzzygetzySatp32zyPPN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_satp32_ppn09e489a7e17eb50d41a060c4cfdf4452.tex}}}}

\newcommand{\sailRISCVvalSetSatpThreeTwoPPN}{\saildoclabelled{sailRISCVzzysetzySatp32zyPPN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_satp32_ppne026770b9c95405e7d420506a450e1f8.tex}}}}

\newcommand{\sailRISCVfnSetSatpThreeTwoPPN}{\saildoclabelled{sailRISCVfnzzysetzySatp32zyPPN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_satp32_ppne026770b9c95405e7d420506a450e1f8.tex}}}}

\newcommand{\sailRISCVvalUpdateSatpThreeTwoPPN}{\saildoclabelled{sailRISCVzzyupdatezySatp32zyPPN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_satp32_ppnfdc6c798de82ace5c37372a64d41dbd8.tex}}}}

\newcommand{\sailRISCVfnUpdateSatpThreeTwoPPN}{\saildoclabelled{sailRISCVfnzzyupdatezySatp32zyPPN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_satp32_ppnfdc6c798de82ace5c37372a64d41dbd8.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNNupdatePPN}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNNzupdatezyPPN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNNzupdate_ppn97bb9a526eb6125397ee215b375879df.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOOModPPN}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOOzzymodzyPPN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOOz_mod_ppne431ce60abd1029c297cc5814bcb183d.tex}}}}

\newcommand{\sailRISCVvallegalizzeSatpThreeTwo}{\saildoclabelled{sailRISCVzlegalizzezysatp32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_satp32b15f7b0d2d9380033f3e1b09fe370a61.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSatpThreeTwo}{\saildoclabelled{sailRISCVfnzlegalizzezysatp32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_satp32b15f7b0d2d9380033f3e1b09fe370a61.tex}}}}

\newcommand{\sailRISCVtypePmpAddrMatchType}{\saildoclabelled{sailRISCVtypezPmpAddrMatchType}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpmpaddrmatchtype51c8a34448b8f2bea86b1b88c958b458.tex}}}}

\newcommand{\sailRISCVvalPmpAddrMatchTypeOfNum}{\saildoclabelled{sailRISCVzPmpAddrMatchTypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpaddrmatchtype_of_num05d549dd7f3bf4d35f3c38ea6a015bf3.tex}}}}

\newcommand{\sailRISCVfnPmpAddrMatchTypeOfNum}{\saildoclabelled{sailRISCVfnzPmpAddrMatchTypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpaddrmatchtype_of_num05d549dd7f3bf4d35f3c38ea6a015bf3.tex}}}}

\newcommand{\sailRISCVvalnumOfPmpAddrMatchType}{\saildoclabelled{sailRISCVznumzyofzyPmpAddrMatchType}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_pmpaddrmatchtypee330d16c3db664232af948049b8edeb9.tex}}}}

\newcommand{\sailRISCVfnnumOfPmpAddrMatchType}{\saildoclabelled{sailRISCVfnznumzyofzyPmpAddrMatchType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_pmpaddrmatchtypee330d16c3db664232af948049b8edeb9.tex}}}}

\newcommand{\sailRISCVvalpmpAddrMatchTypeOfBits}{\saildoclabelled{sailRISCVzpmpAddrMatchTypezyofzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpaddrmatchtype_of_bits8b4e245ce3d01f111a1f89404623ac98.tex}}}}

\newcommand{\sailRISCVfnpmpAddrMatchTypeOfBits}{\saildoclabelled{sailRISCVfnzpmpAddrMatchTypezyofzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpaddrmatchtype_of_bits8b4e245ce3d01f111a1f89404623ac98.tex}}}}

\newcommand{\sailRISCVvalpmpAddrMatchTypeToBits}{\saildoclabelled{sailRISCVzpmpAddrMatchTypezytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpaddrmatchtype_to_bitsd16d593c276e8bc21809612105ac8913.tex}}}}

\newcommand{\sailRISCVfnpmpAddrMatchTypeToBits}{\saildoclabelled{sailRISCVfnzpmpAddrMatchTypezytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpaddrmatchtype_to_bitsd16d593c276e8bc21809612105ac8913.tex}}}}

\newcommand{\sailRISCVtypePmpcfgEnt}{\saildoclabelled{sailRISCVtypezPmpcfgzyent}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpmpcfg_entf1f5c95dff6dbc5296f79013fd3eda09.tex}}}}

\newcommand{\sailRISCVvalMkPmpcfgEnt}{\saildoclabelled{sailRISCVzMkzyPmpcfgzyent}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_pmpcfg_ent3c5800ef8bd6fce928dfecddb43bbdaf.tex}}}}

\newcommand{\sailRISCVfnMkPmpcfgEnt}{\saildoclabelled{sailRISCVfnzMkzyPmpcfgzyent}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_pmpcfg_ent3c5800ef8bd6fce928dfecddb43bbdaf.tex}}}}

\newcommand{\sailRISCVvalGetPmpcfgEntBits}{\saildoclabelled{sailRISCVzzygetzyPmpcfgzyentzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pmpcfg_ent_bits548ab0717907b301f5b9c16399b10032.tex}}}}

\newcommand{\sailRISCVfnGetPmpcfgEntBits}{\saildoclabelled{sailRISCVfnzzygetzyPmpcfgzyentzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pmpcfg_ent_bits548ab0717907b301f5b9c16399b10032.tex}}}}

\newcommand{\sailRISCVvalSetPmpcfgEntBits}{\saildoclabelled{sailRISCVzzysetzyPmpcfgzyentzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pmpcfg_ent_bits594540475f6835a77bc55f1853c82f34.tex}}}}

\newcommand{\sailRISCVfnSetPmpcfgEntBits}{\saildoclabelled{sailRISCVfnzzysetzyPmpcfgzyentzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pmpcfg_ent_bits594540475f6835a77bc55f1853c82f34.tex}}}}

\newcommand{\sailRISCVvalUpdatePmpcfgEntBits}{\saildoclabelled{sailRISCVzzyupdatezyPmpcfgzyentzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pmpcfg_ent_bits6dc08fac70bb607f44a679981ff8591f.tex}}}}

\newcommand{\sailRISCVfnUpdatePmpcfgEntBits}{\saildoclabelled{sailRISCVfnzzyupdatezyPmpcfgzyentzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pmpcfg_ent_bits6dc08fac70bb607f44a679981ff8591f.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPPupdateBits}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPPzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPPzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQQModBits}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQQzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQQz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetPmpcfgEntL}{\saildoclabelled{sailRISCVzzygetzyPmpcfgzyentzyL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pmpcfg_ent_l809319223a792af7a0eb5574371df331.tex}}}}

\newcommand{\sailRISCVfnGetPmpcfgEntL}{\saildoclabelled{sailRISCVfnzzygetzyPmpcfgzyentzyL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pmpcfg_ent_l809319223a792af7a0eb5574371df331.tex}}}}

\newcommand{\sailRISCVvalSetPmpcfgEntL}{\saildoclabelled{sailRISCVzzysetzyPmpcfgzyentzyL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pmpcfg_ent_l3838182dc02b8ff73f27360aa88f7580.tex}}}}

\newcommand{\sailRISCVfnSetPmpcfgEntL}{\saildoclabelled{sailRISCVfnzzysetzyPmpcfgzyentzyL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pmpcfg_ent_l3838182dc02b8ff73f27360aa88f7580.tex}}}}

\newcommand{\sailRISCVvalUpdatePmpcfgEntL}{\saildoclabelled{sailRISCVzzyupdatezyPmpcfgzyentzyL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pmpcfg_ent_lb0e2b34db62383c5c6ef62efd629c305.tex}}}}

\newcommand{\sailRISCVfnUpdatePmpcfgEntL}{\saildoclabelled{sailRISCVfnzzyupdatezyPmpcfgzyentzyL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pmpcfg_ent_lb0e2b34db62383c5c6ef62efd629c305.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRRupdateL}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRRzupdatezyL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRRzupdate_l18c2828f8e56660ea058db7889463318.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSSModL}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSSzzymodzyL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSSz_mod_lac2bd336f003b6226e212aa9fd493ac8.tex}}}}

\newcommand{\sailRISCVvalGetPmpcfgEntA}{\saildoclabelled{sailRISCVzzygetzyPmpcfgzyentzyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pmpcfg_ent_a91770fb51fbff6c4cb08646293fdf39f.tex}}}}

\newcommand{\sailRISCVfnGetPmpcfgEntA}{\saildoclabelled{sailRISCVfnzzygetzyPmpcfgzyentzyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pmpcfg_ent_a91770fb51fbff6c4cb08646293fdf39f.tex}}}}

\newcommand{\sailRISCVvalSetPmpcfgEntA}{\saildoclabelled{sailRISCVzzysetzyPmpcfgzyentzyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pmpcfg_ent_a9693fd9f223e2207b066d9000b8199c1.tex}}}}

\newcommand{\sailRISCVfnSetPmpcfgEntA}{\saildoclabelled{sailRISCVfnzzysetzyPmpcfgzyentzyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pmpcfg_ent_a9693fd9f223e2207b066d9000b8199c1.tex}}}}

\newcommand{\sailRISCVvalUpdatePmpcfgEntA}{\saildoclabelled{sailRISCVzzyupdatezyPmpcfgzyentzyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pmpcfg_ent_adadbb540a1c6bab1c55bd9a61e3b9e0a.tex}}}}

\newcommand{\sailRISCVfnUpdatePmpcfgEntA}{\saildoclabelled{sailRISCVfnzzyupdatezyPmpcfgzyentzyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pmpcfg_ent_adadbb540a1c6bab1c55bd9a61e3b9e0a.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTTupdateA}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTTzupdatezyA}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTTzupdate_ab740c1f378b55b3328b2a9f25ff6c1cf.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUUModA}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUUzzymodzyA}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUUz_mod_a62a6f88676512d98a363811f9f5ba327.tex}}}}

\newcommand{\sailRISCVvalGetPmpcfgEntX}{\saildoclabelled{sailRISCVzzygetzyPmpcfgzyentzyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pmpcfg_ent_x7298f9632eb08a3009a272d71e240aee.tex}}}}

\newcommand{\sailRISCVfnGetPmpcfgEntX}{\saildoclabelled{sailRISCVfnzzygetzyPmpcfgzyentzyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pmpcfg_ent_x7298f9632eb08a3009a272d71e240aee.tex}}}}

\newcommand{\sailRISCVvalSetPmpcfgEntX}{\saildoclabelled{sailRISCVzzysetzyPmpcfgzyentzyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pmpcfg_ent_x673f5396d42ee8881cf0e4a176b53225.tex}}}}

\newcommand{\sailRISCVfnSetPmpcfgEntX}{\saildoclabelled{sailRISCVfnzzysetzyPmpcfgzyentzyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pmpcfg_ent_x673f5396d42ee8881cf0e4a176b53225.tex}}}}

\newcommand{\sailRISCVvalUpdatePmpcfgEntX}{\saildoclabelled{sailRISCVzzyupdatezyPmpcfgzyentzyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pmpcfg_ent_x097e4626d7a8cfe0234214857e298c86.tex}}}}

\newcommand{\sailRISCVfnUpdatePmpcfgEntX}{\saildoclabelled{sailRISCVfnzzyupdatezyPmpcfgzyentzyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pmpcfg_ent_x097e4626d7a8cfe0234214857e298c86.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVVupdateX}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVVzupdatezyX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVVzupdate_x647abdeca7ac108f059148e19df0452e.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWWModX}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWWzzymodzyX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWWz_mod_xc906d7554de3b79cd0cc78501a562587.tex}}}}

\newcommand{\sailRISCVvalGetPmpcfgEntW}{\saildoclabelled{sailRISCVzzygetzyPmpcfgzyentzyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pmpcfg_ent_w9a2773642113e6c2af77db6f82354b24.tex}}}}

\newcommand{\sailRISCVfnGetPmpcfgEntW}{\saildoclabelled{sailRISCVfnzzygetzyPmpcfgzyentzyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pmpcfg_ent_w9a2773642113e6c2af77db6f82354b24.tex}}}}

\newcommand{\sailRISCVvalSetPmpcfgEntW}{\saildoclabelled{sailRISCVzzysetzyPmpcfgzyentzyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pmpcfg_ent_wce1529faf12026bc7cc93760d4dd2183.tex}}}}

\newcommand{\sailRISCVfnSetPmpcfgEntW}{\saildoclabelled{sailRISCVfnzzysetzyPmpcfgzyentzyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pmpcfg_ent_wce1529faf12026bc7cc93760d4dd2183.tex}}}}

\newcommand{\sailRISCVvalUpdatePmpcfgEntW}{\saildoclabelled{sailRISCVzzyupdatezyPmpcfgzyentzyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pmpcfg_ent_w74feb7c9463c0ec331329f44cf100d0f.tex}}}}

\newcommand{\sailRISCVfnUpdatePmpcfgEntW}{\saildoclabelled{sailRISCVfnzzyupdatezyPmpcfgzyentzyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pmpcfg_ent_w74feb7c9463c0ec331329f44cf100d0f.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXXupdateW}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXXzupdatezyW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXXzupdate_w3209efc3cdd41bbc0810494fad257f06.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYYModW}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYYzzymodzyW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYYz_mod_w196183ee717bdd84cd7d5e4b2af0b219.tex}}}}

\newcommand{\sailRISCVvalGetPmpcfgEntR}{\saildoclabelled{sailRISCVzzygetzyPmpcfgzyentzyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pmpcfg_ent_r2cdcfc9666bd2e243c0c9c0473f345d2.tex}}}}

\newcommand{\sailRISCVfnGetPmpcfgEntR}{\saildoclabelled{sailRISCVfnzzygetzyPmpcfgzyentzyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pmpcfg_ent_r2cdcfc9666bd2e243c0c9c0473f345d2.tex}}}}

\newcommand{\sailRISCVvalSetPmpcfgEntR}{\saildoclabelled{sailRISCVzzysetzyPmpcfgzyentzyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pmpcfg_ent_re7495d5157c5145daf88a430c7faa2ea.tex}}}}

\newcommand{\sailRISCVfnSetPmpcfgEntR}{\saildoclabelled{sailRISCVfnzzysetzyPmpcfgzyentzyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pmpcfg_ent_re7495d5157c5145daf88a430c7faa2ea.tex}}}}

\newcommand{\sailRISCVvalUpdatePmpcfgEntR}{\saildoclabelled{sailRISCVzzyupdatezyPmpcfgzyentzyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pmpcfg_ent_r2c785198293c46ff7260dc7a32aa6331.tex}}}}

\newcommand{\sailRISCVfnUpdatePmpcfgEntR}{\saildoclabelled{sailRISCVfnzzyupdatezyPmpcfgzyentzyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pmpcfg_ent_r2c785198293c46ff7260dc7a32aa6331.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZZZupdateR}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZZZzupdatezyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZZZzupdate_ree87191d8946f350c6ec7e0b7d1dc14b.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAAAModR}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAAAzzymodzyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAAAz_mod_r2cb5b1200e8617fc71d89b8d03167318.tex}}}}

\newcommand{\sailRISCVvalpmpReadCfgReg}{\saildoclabelled{sailRISCVzpmpReadCfgReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpreadcfgreg4f212865b80d1cf6286c5525466852bb.tex}}}}

\newcommand{\sailRISCVfnpmpReadCfgReg}{\saildoclabelled{sailRISCVfnzpmpReadCfgReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpreadcfgreg4f212865b80d1cf6286c5525466852bb.tex}}}}

\newcommand{\sailRISCVvalpmpLocked}{\saildoclabelled{sailRISCVzpmpLocked}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmplocked32d6273cc49a9c7a22cf1a063f7a3d9b.tex}}}}

\newcommand{\sailRISCVfnpmpLocked}{\saildoclabelled{sailRISCVfnzpmpLocked}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmplocked32d6273cc49a9c7a22cf1a063f7a3d9b.tex}}}}

\newcommand{\sailRISCVvalpmpTORLocked}{\saildoclabelled{sailRISCVzpmpTORLocked}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmptorlockedc6616187f2e2905a9fb7c4ac60d52920.tex}}}}

\newcommand{\sailRISCVfnpmpTORLocked}{\saildoclabelled{sailRISCVfnzpmpTORLocked}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmptorlockedc6616187f2e2905a9fb7c4ac60d52920.tex}}}}

\newcommand{\sailRISCVvalpmpWriteCfg}{\saildoclabelled{sailRISCVzpmpWriteCfg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpwritecfg2cde3ea402426e32bb50a4bc91e0c983.tex}}}}

\newcommand{\sailRISCVfnpmpWriteCfg}{\saildoclabelled{sailRISCVfnzpmpWriteCfg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpwritecfg2cde3ea402426e32bb50a4bc91e0c983.tex}}}}

\newcommand{\sailRISCVvalpmpWriteCfgReg}{\saildoclabelled{sailRISCVzpmpWriteCfgReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpwritecfgregf08572520295a822ab88e05e223953db.tex}}}}

\newcommand{\sailRISCVfnpmpWriteCfgReg}{\saildoclabelled{sailRISCVfnzpmpWriteCfgReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpwritecfgregf08572520295a822ab88e05e223953db.tex}}}}

\newcommand{\sailRISCVvalpmpWriteAddr}{\saildoclabelled{sailRISCVzpmpWriteAddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpwriteaddr35a89b2e3be238e40992648bdf6c2e4c.tex}}}}

\newcommand{\sailRISCVfnpmpWriteAddr}{\saildoclabelled{sailRISCVfnzpmpWriteAddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpwriteaddr35a89b2e3be238e40992648bdf6c2e4c.tex}}}}

\newcommand{\sailRISCVtypepmpAddrRange}{\saildoclabelled{sailRISCVtypezpmpzyaddrzyrange}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpmp_addr_range0c14af966e97978e2e0bea3825363bf8.tex}}}}

\newcommand{\sailRISCVvalpmpAddrRangeA}{\saildoclabelled{sailRISCVzpmpAddrRange}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpaddrranged0e482997ef7d22fddc89c097e038f0d.tex}}}}

\newcommand{\sailRISCVfnpmpAddrRangeA}{\saildoclabelled{sailRISCVfnzpmpAddrRange}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpaddrranged0e482997ef7d22fddc89c097e038f0d.tex}}}}

\newcommand{\sailRISCVvalpmpCheckRWX}{\saildoclabelled{sailRISCVzpmpCheckRWX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpcheckrwx6a81da10e740c25fedddbe430f079b7d.tex}}}}

\newcommand{\sailRISCVfnpmpCheckRWX}{\saildoclabelled{sailRISCVfnzpmpCheckRWX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpcheckrwx6a81da10e740c25fedddbe430f079b7d.tex}}}}

\newcommand{\sailRISCVvalpmpCheckPerms}{\saildoclabelled{sailRISCVzpmpCheckPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpcheckperms43a47caab37d2bebaa37cc41235e7387.tex}}}}

\newcommand{\sailRISCVfnpmpCheckPerms}{\saildoclabelled{sailRISCVfnzpmpCheckPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpcheckperms43a47caab37d2bebaa37cc41235e7387.tex}}}}

\newcommand{\sailRISCVtypepmpAddrMatch}{\saildoclabelled{sailRISCVtypezpmpAddrMatch}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpmpaddrmatch1b3d520a29cdf5ebe0ae194fe06ab693.tex}}}}

\newcommand{\sailRISCVvalpmpAddrMatchOfNum}{\saildoclabelled{sailRISCVzpmpAddrMatchzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpaddrmatch_of_num92a36380d4ab664cee1f4ee0143e390f.tex}}}}

\newcommand{\sailRISCVfnpmpAddrMatchOfNum}{\saildoclabelled{sailRISCVfnzpmpAddrMatchzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpaddrmatch_of_num92a36380d4ab664cee1f4ee0143e390f.tex}}}}

\newcommand{\sailRISCVvalnumOfPmpAddrMatch}{\saildoclabelled{sailRISCVznumzyofzypmpAddrMatch}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_pmpaddrmatch6db470099c3f03581d51f40437610a39.tex}}}}

\newcommand{\sailRISCVfnnumOfPmpAddrMatch}{\saildoclabelled{sailRISCVfnznumzyofzypmpAddrMatch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_pmpaddrmatch6db470099c3f03581d51f40437610a39.tex}}}}

\newcommand{\sailRISCVvalpmpMatchAddr}{\saildoclabelled{sailRISCVzpmpMatchAddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpmatchaddr4db797384cb60b665d5b05ce2f54ea2f.tex}}}}

\newcommand{\sailRISCVfnpmpMatchAddr}{\saildoclabelled{sailRISCVfnzpmpMatchAddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpmatchaddr4db797384cb60b665d5b05ce2f54ea2f.tex}}}}

\newcommand{\sailRISCVtypepmpMatch}{\saildoclabelled{sailRISCVtypezpmpMatch}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpmpmatch43c06bad055792d6d43e48c69738fa97.tex}}}}

\newcommand{\sailRISCVvalpmpMatchOfNum}{\saildoclabelled{sailRISCVzpmpMatchzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpmatch_of_num271d71ea451fba2032d2e5ea441d9f49.tex}}}}

\newcommand{\sailRISCVfnpmpMatchOfNum}{\saildoclabelled{sailRISCVfnzpmpMatchzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpmatch_of_num271d71ea451fba2032d2e5ea441d9f49.tex}}}}

\newcommand{\sailRISCVvalnumOfPmpMatch}{\saildoclabelled{sailRISCVznumzyofzypmpMatch}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznum_of_pmpmatch3a839a54108c809c88766e9119a0bce5.tex}}}}

\newcommand{\sailRISCVfnnumOfPmpMatch}{\saildoclabelled{sailRISCVfnznumzyofzypmpMatch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznum_of_pmpmatch3a839a54108c809c88766e9119a0bce5.tex}}}}

\newcommand{\sailRISCVvalpmpMatchEntry}{\saildoclabelled{sailRISCVzpmpMatchEntry}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpmatchentryb540666374b1cccee76fe8eb4dc7362f.tex}}}}

\newcommand{\sailRISCVfnpmpMatchEntry}{\saildoclabelled{sailRISCVfnzpmpMatchEntry}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpmatchentryb540666374b1cccee76fe8eb4dc7362f.tex}}}}

\newcommand{\sailRISCVvalpmpCheck}{\saildoclabelled{sailRISCVzpmpCheck}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmpcheck818accaacf804d4474fe874d5c97929a.tex}}}}

\newcommand{\sailRISCVfnpmpCheck}{\saildoclabelled{sailRISCVfnzpmpCheck}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmpcheck818accaacf804d4474fe874d5c97929a.tex}}}}

\newcommand{\sailRISCVvalinitPmp}{\saildoclabelled{sailRISCVzinitzypmp}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_pmp10ae24a767d242e86512a2c1a55970ef.tex}}}}

\newcommand{\sailRISCVfninitPmp}{\saildoclabelled{sailRISCVfnzinitzypmp}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_pmp10ae24a767d242e86512a2c1a55970ef.tex}}}}

\newcommand{\sailRISCVtypeccsr}{\saildoclabelled{sailRISCVtypezccsr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezccsrebba1b25012128c604b97c41d5de5508.tex}}}}

\newcommand{\sailRISCVvalMkCcsr}{\saildoclabelled{sailRISCVzMkzyccsr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_ccsre3234e42694bb21773ea7b0780c04af8.tex}}}}

\newcommand{\sailRISCVfnMkCcsr}{\saildoclabelled{sailRISCVfnzMkzyccsr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_ccsre3234e42694bb21773ea7b0780c04af8.tex}}}}

\newcommand{\sailRISCVvalGetCcsrBits}{\saildoclabelled{sailRISCVzzygetzyccsrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ccsr_bitsa5bf4f91be070c5e733b7c8dcd21079f.tex}}}}

\newcommand{\sailRISCVfnGetCcsrBits}{\saildoclabelled{sailRISCVfnzzygetzyccsrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ccsr_bitsa5bf4f91be070c5e733b7c8dcd21079f.tex}}}}

\newcommand{\sailRISCVvalSetCcsrBits}{\saildoclabelled{sailRISCVzzysetzyccsrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ccsr_bits3806e9d0f8a05e576c1382f4734c757e.tex}}}}

\newcommand{\sailRISCVfnSetCcsrBits}{\saildoclabelled{sailRISCVfnzzysetzyccsrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ccsr_bits3806e9d0f8a05e576c1382f4734c757e.tex}}}}

\newcommand{\sailRISCVvalUpdateCcsrBits}{\saildoclabelled{sailRISCVzzyupdatezyccsrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ccsr_bitscab95b9f107541973f0ca10985835467.tex}}}}

\newcommand{\sailRISCVfnUpdateCcsrBits}{\saildoclabelled{sailRISCVfnzzyupdatezyccsrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ccsr_bitscab95b9f107541973f0ca10985835467.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBBBupdateBits}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBBBzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBBBzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCCCModBits}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCCCzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCCCz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetCcsrD}{\saildoclabelled{sailRISCVzzygetzyccsrzyd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ccsr_d5cb2dcaceb4937b225b4475484d2bf2d.tex}}}}

\newcommand{\sailRISCVfnGetCcsrD}{\saildoclabelled{sailRISCVfnzzygetzyccsrzyd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ccsr_d5cb2dcaceb4937b225b4475484d2bf2d.tex}}}}

\newcommand{\sailRISCVvalSetCcsrD}{\saildoclabelled{sailRISCVzzysetzyccsrzyd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ccsr_db32b59142df24c8fe9016263b659269d.tex}}}}

\newcommand{\sailRISCVfnSetCcsrD}{\saildoclabelled{sailRISCVfnzzysetzyccsrzyd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ccsr_db32b59142df24c8fe9016263b659269d.tex}}}}

\newcommand{\sailRISCVvalUpdateCcsrD}{\saildoclabelled{sailRISCVzzyupdatezyccsrzyd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ccsr_dad4c6c7e8973232b0249a9b870dab8b8.tex}}}}

\newcommand{\sailRISCVfnUpdateCcsrD}{\saildoclabelled{sailRISCVfnzzyupdatezyccsrzyd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ccsr_dad4c6c7e8973232b0249a9b870dab8b8.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDDDupdateDA}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDDDzupdatezyd}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDDDzupdate_d57d9225616475e802ecec210f39b5b9d.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEEEModDA}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEEEzzymodzyd}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEEEz_mod_db168473f6dc9a1201d80a180a02bc64a.tex}}}}

\newcommand{\sailRISCVvalGetCcsrE}{\saildoclabelled{sailRISCVzzygetzyccsrzye}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ccsr_e6d359c132221ee638d3b99e5bb880b1c.tex}}}}

\newcommand{\sailRISCVfnGetCcsrE}{\saildoclabelled{sailRISCVfnzzygetzyccsrzye}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ccsr_e6d359c132221ee638d3b99e5bb880b1c.tex}}}}

\newcommand{\sailRISCVvalSetCcsrE}{\saildoclabelled{sailRISCVzzysetzyccsrzye}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ccsr_e1c0d679cfed0abc1454ed21db9246e96.tex}}}}

\newcommand{\sailRISCVfnSetCcsrE}{\saildoclabelled{sailRISCVfnzzysetzyccsrzye}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ccsr_e1c0d679cfed0abc1454ed21db9246e96.tex}}}}

\newcommand{\sailRISCVvalUpdateCcsrE}{\saildoclabelled{sailRISCVzzyupdatezyccsrzye}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ccsr_e79adbf3ff342d3a9fc182dd2dd614be3.tex}}}}

\newcommand{\sailRISCVfnUpdateCcsrE}{\saildoclabelled{sailRISCVfnzzyupdatezyccsrzye}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ccsr_e79adbf3ff342d3a9fc182dd2dd614be3.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFFFupdateEA}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFFFzupdatezye}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFFFzupdate_e7a63b7e30669139ab9225922027a87d0.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGGGModEA}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGGGzzymodzye}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGGGz_mod_ed8b4db91b378334a887e790f3939603e.tex}}}}

\newcommand{\sailRISCVvallegalizzeCcsr}{\saildoclabelled{sailRISCVzlegalizzezyccsr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_ccsr8248d36ab83d1808c1e3e0b64d88c1cf.tex}}}}

\newcommand{\sailRISCVfnlegalizzeCcsr}{\saildoclabelled{sailRISCVfnzlegalizzezyccsr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_ccsr8248d36ab83d1808c1e3e0b64d88c1cf.tex}}}}

\newcommand{\sailRISCVvalminInstructionBytes}{\saildoclabelled{sailRISCVzminzyinstructionzybytes}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmin_instruction_bytesb10dab453fbe2e946cf3f20de7511e71.tex}}}}

\newcommand{\sailRISCVfnminInstructionBytes}{\saildoclabelled{sailRISCVfnzminzyinstructionzybytes}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmin_instruction_bytesb10dab453fbe2e946cf3f20de7511e71.tex}}}}

\newcommand{\sailRISCVvalhaveXcheri}{\saildoclabelled{sailRISCVzhaveXcheri}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhavexcheri36112408abb05cceef19a84af1e5a22a.tex}}}}

\newcommand{\sailRISCVfnhaveXcheri}{\saildoclabelled{sailRISCVfnzhaveXcheri}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhavexcheri36112408abb05cceef19a84af1e5a22a.tex}}}}

\newcommand{\sailRISCVvallegalizzeTcc}{\saildoclabelled{sailRISCVzlegalizzezytcc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_tccfd2d2ccb3d791b05f6d62114b5036cb9.tex}}}}

\newcommand{\sailRISCVfnlegalizzeTcc}{\saildoclabelled{sailRISCVfnzlegalizzezytcc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_tccfd2d2ccb3d791b05f6d62114b5036cb9.tex}}}}

\newcommand{\sailRISCVvallegalizzeEpcc}{\saildoclabelled{sailRISCVzlegalizzezyepcc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_epccfd09ccf016c22f97fa9a6b5dfba65e84.tex}}}}

\newcommand{\sailRISCVfnlegalizzeEpcc}{\saildoclabelled{sailRISCVfnzlegalizzezyepcc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_epccfd09ccf016c22f97fa9a6b5dfba65e84.tex}}}}

\newcommand{\sailRISCVvalrC}{\saildoclabelled{sailRISCVzrC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrcda9d82cd736deb89a37d9ca089373805.tex}}}}

\newcommand{\sailRISCVfnrC}{\saildoclabelled{sailRISCVfnzrC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrcda9d82cd736deb89a37d9ca089373805.tex}}}}

\newcommand{\sailRISCVvalwC}{\saildoclabelled{sailRISCVzwC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwc721d52ce2fe818d0148aaf1d5b6e2bec.tex}}}}

\newcommand{\sailRISCVfnwC}{\saildoclabelled{sailRISCVfnzwC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwc721d52ce2fe818d0148aaf1d5b6e2bec.tex}}}}

\newcommand{\sailRISCVvalrCBits}{\saildoclabelled{sailRISCVzrCzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrc_bits18d7e232c147203cdc9c7cd0ffbe7ec0.tex}}}}

\newcommand{\sailRISCVfnrCBits}{\saildoclabelled{sailRISCVfnzrCzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrc_bits18d7e232c147203cdc9c7cd0ffbe7ec0.tex}}}}

\newcommand{\sailRISCVvalwCBits}{\saildoclabelled{sailRISCVzwCzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwc_bitsb8b2d4f53308d4bb8d154a1f6664d336.tex}}}}

\newcommand{\sailRISCVfnwCBits}{\saildoclabelled{sailRISCVfnzwCzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwc_bitsb8b2d4f53308d4bb8d154a1f6664d336.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHHHC}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHHHzC}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHHHzc15f67105dab436b80b9241d87d1f8e9d.tex}}}}

\newcommand{\sailRISCVvalextInitRegs}{\saildoclabelled{sailRISCVzextzyinitzyregs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_init_regs1d9ff00ce58fd5712eb26190e338015a.tex}}}}

\newcommand{\sailRISCVfnextInitRegs}{\saildoclabelled{sailRISCVfnzextzyinitzyregs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_init_regs1d9ff00ce58fd5712eb26190e338015a.tex}}}}

\newcommand{\sailRISCVvalextRvfiInit}{\saildoclabelled{sailRISCVzextzyrvfizyinit}{\saildocval{This function is called after above when running rvfi and allows the model
to be initialised differently. For RVFI we initialise cap regs to default
instead of null.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_rvfi_init925272b6b4282430111c3e89a50f1e0b.tex}}}}

\newcommand{\sailRISCVfnextRvfiInit}{\saildoclabelled{sailRISCVfnzextzyrvfizyinit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_rvfi_init925272b6b4282430111c3e89a50f1e0b.tex}}}}

\newcommand{\sailRISCVvalcapRegNameAbi}{\saildoclabelled{sailRISCVzcapzyregzynamezyabi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcap_reg_name_abi719d69842e8a63e886ffe0791675d4e0.tex}}}}

\newcommand{\sailRISCVfncapRegNameAbi}{\saildoclabelled{sailRISCVfnzcapzyregzynamezyabi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcap_reg_name_abi719d69842e8a63e886ffe0791675d4e0.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIIItoStr}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIIIztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIIIzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvalcapRegName}{\saildoclabelled{sailRISCVzcapzyregzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcap_reg_name2541adc6dad121efe53209371c0fbc68.tex}}}}

\newcommand{\sailRISCVvalcapCregName}{\saildoclabelled{sailRISCVzcapzycregzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcap_creg_nameb745905c258c936ba7a6eafe4633359f.tex}}}}

\newcommand{\sailRISCVvalgetArchPc}{\saildoclabelled{sailRISCVzgetzyarchzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_arch_pc874e1e50a5765cd3e317d37fa710a52d.tex}}}}

\newcommand{\sailRISCVfngetArchPc}{\saildoclabelled{sailRISCVfnzgetzyarchzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_arch_pc874e1e50a5765cd3e317d37fa710a52d.tex}}}}

\newcommand{\sailRISCVvalgetNextPc}{\saildoclabelled{sailRISCVzgetzynextzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_next_pc52098782da35f914abcd4b708363813b.tex}}}}

\newcommand{\sailRISCVfngetNextPc}{\saildoclabelled{sailRISCVfnzgetzynextzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_next_pc52098782da35f914abcd4b708363813b.tex}}}}

\newcommand{\sailRISCVvalsetNextPc}{\saildoclabelled{sailRISCVzsetzynextzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_next_pc4a8ca0d1733a6630871f9f58d4ea2e08.tex}}}}

\newcommand{\sailRISCVfnsetNextPc}{\saildoclabelled{sailRISCVfnzsetzynextzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_next_pc4a8ca0d1733a6630871f9f58d4ea2e08.tex}}}}

\newcommand{\sailRISCVvaltickPc}{\saildoclabelled{sailRISCVztickzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztick_pc459868e2ecb79c51cd3817471ae33696.tex}}}}

\newcommand{\sailRISCVfntickPc}{\saildoclabelled{sailRISCVfnztickzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztick_pc459868e2ecb79c51cd3817471ae33696.tex}}}}

\newcommand{\sailRISCVtypeUstatus}{\saildoclabelled{sailRISCVtypezUstatus}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezustatusea9ad819ad5ad1c26e0977e4f7a545d6.tex}}}}

\newcommand{\sailRISCVvalMkUstatus}{\saildoclabelled{sailRISCVzMkzyUstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_ustatus6494ac5e1dcede8689e33b27d65d3204.tex}}}}

\newcommand{\sailRISCVfnMkUstatus}{\saildoclabelled{sailRISCVfnzMkzyUstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_ustatus6494ac5e1dcede8689e33b27d65d3204.tex}}}}

\newcommand{\sailRISCVvalGetUstatusBits}{\saildoclabelled{sailRISCVzzygetzyUstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ustatus_bits230116890e8a3e29f1d043be407c7237.tex}}}}

\newcommand{\sailRISCVfnGetUstatusBits}{\saildoclabelled{sailRISCVfnzzygetzyUstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ustatus_bits230116890e8a3e29f1d043be407c7237.tex}}}}

\newcommand{\sailRISCVvalSetUstatusBits}{\saildoclabelled{sailRISCVzzysetzyUstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ustatus_bits30b27147d374fd2bd7fadc954e833c3f.tex}}}}

\newcommand{\sailRISCVfnSetUstatusBits}{\saildoclabelled{sailRISCVfnzzysetzyUstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ustatus_bits30b27147d374fd2bd7fadc954e833c3f.tex}}}}

\newcommand{\sailRISCVvalUpdateUstatusBits}{\saildoclabelled{sailRISCVzzyupdatezyUstatuszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ustatus_bits58fc869676c24d63b7324b3ddc882d14.tex}}}}

\newcommand{\sailRISCVfnUpdateUstatusBits}{\saildoclabelled{sailRISCVfnzzyupdatezyUstatuszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ustatus_bits58fc869676c24d63b7324b3ddc882d14.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJJJupdateBits}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJJJzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJJJzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKKKModBits}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKKKzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKKKz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetUstatusUPIE}{\saildoclabelled{sailRISCVzzygetzyUstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ustatus_upiec1c1afe6b971883383e700b3ef0f0b35.tex}}}}

\newcommand{\sailRISCVfnGetUstatusUPIE}{\saildoclabelled{sailRISCVfnzzygetzyUstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ustatus_upiec1c1afe6b971883383e700b3ef0f0b35.tex}}}}

\newcommand{\sailRISCVvalSetUstatusUPIE}{\saildoclabelled{sailRISCVzzysetzyUstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ustatus_upie36655d5ae32856b4d8e9eefbf763af27.tex}}}}

\newcommand{\sailRISCVfnSetUstatusUPIE}{\saildoclabelled{sailRISCVfnzzysetzyUstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ustatus_upie36655d5ae32856b4d8e9eefbf763af27.tex}}}}

\newcommand{\sailRISCVvalUpdateUstatusUPIE}{\saildoclabelled{sailRISCVzzyupdatezyUstatuszyUPIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ustatus_upie620a46996c155948c916224ee8c0d297.tex}}}}

\newcommand{\sailRISCVfnUpdateUstatusUPIE}{\saildoclabelled{sailRISCVfnzzyupdatezyUstatuszyUPIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ustatus_upie620a46996c155948c916224ee8c0d297.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLLLupdateUPIE}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLLLzupdatezyUPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLLLzupdate_upiea5ad86a550536087d757a5582d1a8bb9.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMMMModUPIE}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMMMzzymodzyUPIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMMMz_mod_upie27f56ba53dc72f512e0a128ab616ba83.tex}}}}

\newcommand{\sailRISCVvalGetUstatusUIE}{\saildoclabelled{sailRISCVzzygetzyUstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ustatus_uie443e8ee7d068af4b9b66e7cbf42dd57e.tex}}}}

\newcommand{\sailRISCVfnGetUstatusUIE}{\saildoclabelled{sailRISCVfnzzygetzyUstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ustatus_uie443e8ee7d068af4b9b66e7cbf42dd57e.tex}}}}

\newcommand{\sailRISCVvalSetUstatusUIE}{\saildoclabelled{sailRISCVzzysetzyUstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ustatus_uied66ad7f688ead51a86b377a82d67ff47.tex}}}}

\newcommand{\sailRISCVfnSetUstatusUIE}{\saildoclabelled{sailRISCVfnzzysetzyUstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ustatus_uied66ad7f688ead51a86b377a82d67ff47.tex}}}}

\newcommand{\sailRISCVvalUpdateUstatusUIE}{\saildoclabelled{sailRISCVzzyupdatezyUstatuszyUIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ustatus_uie937a13d13f328a695bd490140941d1ad.tex}}}}

\newcommand{\sailRISCVfnUpdateUstatusUIE}{\saildoclabelled{sailRISCVfnzzyupdatezyUstatuszyUIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ustatus_uie937a13d13f328a695bd490140941d1ad.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNNNupdateUIE}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNNNzupdatezyUIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNNNzupdate_uied194e7b32c7c54d35dfc1b602b4b5907.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOOOModUIE}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOOOzzymodzyUIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOOOz_mod_uie18b8fe18a506d4c612ff106c8cc5fb23.tex}}}}

\newcommand{\sailRISCVvallowerSstatus}{\saildoclabelled{sailRISCVzlowerzysstatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlower_sstatusee8227db3ac1f80e02871989d3ac7837.tex}}}}

\newcommand{\sailRISCVfnlowerSstatus}{\saildoclabelled{sailRISCVfnzlowerzysstatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlower_sstatusee8227db3ac1f80e02871989d3ac7837.tex}}}}

\newcommand{\sailRISCVvalliftUstatus}{\saildoclabelled{sailRISCVzliftzyustatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlift_ustatus9f7d2e2291fdb3a746dca97290479c47.tex}}}}

\newcommand{\sailRISCVfnliftUstatus}{\saildoclabelled{sailRISCVfnzliftzyustatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlift_ustatus9f7d2e2291fdb3a746dca97290479c47.tex}}}}

\newcommand{\sailRISCVvallegalizzeUstatus}{\saildoclabelled{sailRISCVzlegalizzezyustatus}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_ustatusae91980d0571269b3dd8a4a779cb06c6.tex}}}}

\newcommand{\sailRISCVfnlegalizzeUstatus}{\saildoclabelled{sailRISCVfnzlegalizzezyustatus}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_ustatusae91980d0571269b3dd8a4a779cb06c6.tex}}}}

\newcommand{\sailRISCVtypeUinterrupts}{\saildoclabelled{sailRISCVtypezUinterrupts}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezuinterrupts1427c63818d0a5c9cb26ba06e84f503f.tex}}}}

\newcommand{\sailRISCVvalMkUinterrupts}{\saildoclabelled{sailRISCVzMkzyUinterrupts}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_uinterrupts22955e59610459ed7c6ad97089d22498.tex}}}}

\newcommand{\sailRISCVfnMkUinterrupts}{\saildoclabelled{sailRISCVfnzMkzyUinterrupts}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_uinterrupts22955e59610459ed7c6ad97089d22498.tex}}}}

\newcommand{\sailRISCVvalGetUinterruptsBits}{\saildoclabelled{sailRISCVzzygetzyUinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_uinterrupts_bits0b7d0f2f07976b876318898e01847c70.tex}}}}

\newcommand{\sailRISCVfnGetUinterruptsBits}{\saildoclabelled{sailRISCVfnzzygetzyUinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_uinterrupts_bits0b7d0f2f07976b876318898e01847c70.tex}}}}

\newcommand{\sailRISCVvalSetUinterruptsBits}{\saildoclabelled{sailRISCVzzysetzyUinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_uinterrupts_bits727060290947315f91798504a8e1220d.tex}}}}

\newcommand{\sailRISCVfnSetUinterruptsBits}{\saildoclabelled{sailRISCVfnzzysetzyUinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_uinterrupts_bits727060290947315f91798504a8e1220d.tex}}}}

\newcommand{\sailRISCVvalUpdateUinterruptsBits}{\saildoclabelled{sailRISCVzzyupdatezyUinterruptszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_uinterrupts_bits9c553d2ae4d62c448e09c704b0d8bba7.tex}}}}

\newcommand{\sailRISCVfnUpdateUinterruptsBits}{\saildoclabelled{sailRISCVfnzzyupdatezyUinterruptszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_uinterrupts_bits9c553d2ae4d62c448e09c704b0d8bba7.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPPPupdateBits}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPPPzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPPPzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQQQModBits}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQQQzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQQQz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetUinterruptsUEI}{\saildoclabelled{sailRISCVzzygetzyUinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_uinterrupts_uei6c329ab1295c95ff6f49fe4076feabea.tex}}}}

\newcommand{\sailRISCVfnGetUinterruptsUEI}{\saildoclabelled{sailRISCVfnzzygetzyUinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_uinterrupts_uei6c329ab1295c95ff6f49fe4076feabea.tex}}}}

\newcommand{\sailRISCVvalSetUinterruptsUEI}{\saildoclabelled{sailRISCVzzysetzyUinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_uinterrupts_uei6395a09166c9287c4cbab9ca7e87e0bd.tex}}}}

\newcommand{\sailRISCVfnSetUinterruptsUEI}{\saildoclabelled{sailRISCVfnzzysetzyUinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_uinterrupts_uei6395a09166c9287c4cbab9ca7e87e0bd.tex}}}}

\newcommand{\sailRISCVvalUpdateUinterruptsUEI}{\saildoclabelled{sailRISCVzzyupdatezyUinterruptszyUEI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_uinterrupts_ueib05aa22b4bb2fffd287cb5a502f86a7d.tex}}}}

\newcommand{\sailRISCVfnUpdateUinterruptsUEI}{\saildoclabelled{sailRISCVfnzzyupdatezyUinterruptszyUEI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_uinterrupts_ueib05aa22b4bb2fffd287cb5a502f86a7d.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRRRupdateUEI}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRRRzupdatezyUEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRRRzupdate_uei8252f0ae84161aa560a37211f39d1461.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSSSModUEI}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSSSzzymodzyUEI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSSSz_mod_uei7faef47ef8aacd0d1b2ad1e0530fdf8e.tex}}}}

\newcommand{\sailRISCVvalGetUinterruptsUTI}{\saildoclabelled{sailRISCVzzygetzyUinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_uinterrupts_uti4f7a1e53cab567fa843f7436769357a0.tex}}}}

\newcommand{\sailRISCVfnGetUinterruptsUTI}{\saildoclabelled{sailRISCVfnzzygetzyUinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_uinterrupts_uti4f7a1e53cab567fa843f7436769357a0.tex}}}}

\newcommand{\sailRISCVvalSetUinterruptsUTI}{\saildoclabelled{sailRISCVzzysetzyUinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_uinterrupts_uti74ee6b037b2bfa28007515ce9e1e9566.tex}}}}

\newcommand{\sailRISCVfnSetUinterruptsUTI}{\saildoclabelled{sailRISCVfnzzysetzyUinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_uinterrupts_uti74ee6b037b2bfa28007515ce9e1e9566.tex}}}}

\newcommand{\sailRISCVvalUpdateUinterruptsUTI}{\saildoclabelled{sailRISCVzzyupdatezyUinterruptszyUTI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_uinterrupts_uti881f938d0d5ebb68be2d1bcc7637dc77.tex}}}}

\newcommand{\sailRISCVfnUpdateUinterruptsUTI}{\saildoclabelled{sailRISCVfnzzyupdatezyUinterruptszyUTI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_uinterrupts_uti881f938d0d5ebb68be2d1bcc7637dc77.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTTTupdateUTI}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTTTzupdatezyUTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTTTzupdate_uti7bb127f84633c2b4f4b4de5582168ddf.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUUUModUTI}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUUUzzymodzyUTI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUUUz_mod_utia23224af950fbe7be4b3db2f7092e6b4.tex}}}}

\newcommand{\sailRISCVvalGetUinterruptsUSI}{\saildoclabelled{sailRISCVzzygetzyUinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_uinterrupts_usi1b085056d929d854a848f905b87c060b.tex}}}}

\newcommand{\sailRISCVfnGetUinterruptsUSI}{\saildoclabelled{sailRISCVfnzzygetzyUinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_uinterrupts_usi1b085056d929d854a848f905b87c060b.tex}}}}

\newcommand{\sailRISCVvalSetUinterruptsUSI}{\saildoclabelled{sailRISCVzzysetzyUinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_uinterrupts_usi8050a61e8750bb4582bb9dda39b65457.tex}}}}

\newcommand{\sailRISCVfnSetUinterruptsUSI}{\saildoclabelled{sailRISCVfnzzysetzyUinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_uinterrupts_usi8050a61e8750bb4582bb9dda39b65457.tex}}}}

\newcommand{\sailRISCVvalUpdateUinterruptsUSI}{\saildoclabelled{sailRISCVzzyupdatezyUinterruptszyUSI}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_uinterrupts_usi1ec1151a92f98583f7c0c3cb9f03ca01.tex}}}}

\newcommand{\sailRISCVfnUpdateUinterruptsUSI}{\saildoclabelled{sailRISCVfnzzyupdatezyUinterruptszyUSI}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_uinterrupts_usi1ec1151a92f98583f7c0c3cb9f03ca01.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVVVupdateUSI}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVVVzupdatezyUSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVVVzupdate_usi3c691c58ab628cbd10b9e21b62e0cfc4.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWWWModUSI}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWWWzzymodzyUSI}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWWWz_mod_usif3c3aecb7417cc350ad372adfb40e4d3.tex}}}}

\newcommand{\sailRISCVvallowerSip}{\saildoclabelled{sailRISCVzlowerzysip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlower_sipfb2971a9ef35ea1e2a4c00f905ec894c.tex}}}}

\newcommand{\sailRISCVfnlowerSip}{\saildoclabelled{sailRISCVfnzlowerzysip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlower_sipfb2971a9ef35ea1e2a4c00f905ec894c.tex}}}}

\newcommand{\sailRISCVvallowerSie}{\saildoclabelled{sailRISCVzlowerzysie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlower_siea6b1bfe3227230c0b4c5a544f98a7636.tex}}}}

\newcommand{\sailRISCVfnlowerSie}{\saildoclabelled{sailRISCVfnzlowerzysie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlower_siea6b1bfe3227230c0b4c5a544f98a7636.tex}}}}

\newcommand{\sailRISCVvalliftUip}{\saildoclabelled{sailRISCVzliftzyuip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlift_uipc541c535c8821c63ef55fd81254b1078.tex}}}}

\newcommand{\sailRISCVfnliftUip}{\saildoclabelled{sailRISCVfnzliftzyuip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlift_uipc541c535c8821c63ef55fd81254b1078.tex}}}}

\newcommand{\sailRISCVvallegalizzeUip}{\saildoclabelled{sailRISCVzlegalizzezyuip}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_uipc8133dbe8104c4fd25f4a3933fa30bbb.tex}}}}

\newcommand{\sailRISCVfnlegalizzeUip}{\saildoclabelled{sailRISCVfnzlegalizzezyuip}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_uipc8133dbe8104c4fd25f4a3933fa30bbb.tex}}}}

\newcommand{\sailRISCVvalliftUie}{\saildoclabelled{sailRISCVzliftzyuie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlift_uied44a5d7049b27cdb894913f74634a628.tex}}}}

\newcommand{\sailRISCVfnliftUie}{\saildoclabelled{sailRISCVfnzliftzyuie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlift_uied44a5d7049b27cdb894913f74634a628.tex}}}}

\newcommand{\sailRISCVvallegalizzeUie}{\saildoclabelled{sailRISCVzlegalizzezyuie}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_uie26bad63954765d654a99bf56da523d30.tex}}}}

\newcommand{\sailRISCVfnlegalizzeUie}{\saildoclabelled{sailRISCVfnzlegalizzezyuie}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_uie26bad63954765d654a99bf56da523d30.tex}}}}

\newcommand{\sailRISCVtypeextException}{\saildoclabelled{sailRISCVtypezextzyexception}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_exception91bbea5dcedef746789e1dfa97cb264d.tex}}}}

\newcommand{\sailRISCVvalhandleTrapExtension}{\saildoclabelled{sailRISCVzhandlezytrapzyextension}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_trap_extension9480b0ad72ce05ffcdcc27185eb4525c.tex}}}}

\newcommand{\sailRISCVfnhandleTrapExtension}{\saildoclabelled{sailRISCVfnzhandlezytrapzyextension}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_trap_extension9480b0ad72ce05ffcdcc27185eb4525c.tex}}}}

\newcommand{\sailRISCVvalprepareTrapVector}{\saildoclabelled{sailRISCVzpreparezytrapzyvector}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprepare_trap_vector90a104f40adfa987d74a613f4061790f.tex}}}}

\newcommand{\sailRISCVfnprepareTrapVector}{\saildoclabelled{sailRISCVfnzpreparezytrapzyvector}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprepare_trap_vector90a104f40adfa987d74a613f4061790f.tex}}}}

\newcommand{\sailRISCVvalgetXretTarget}{\saildoclabelled{sailRISCVzgetzyxretzytarget}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_xret_target26ce66652c1cd67f2e91b685c1d44e62.tex}}}}

\newcommand{\sailRISCVfngetXretTarget}{\saildoclabelled{sailRISCVfnzgetzyxretzytarget}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_xret_target26ce66652c1cd67f2e91b685c1d44e62.tex}}}}

\newcommand{\sailRISCVvalsetXretTarget}{\saildoclabelled{sailRISCVzsetzyxretzytarget}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_xret_target81095db6e6bb6da6b746ed406dccd45e.tex}}}}

\newcommand{\sailRISCVfnsetXretTarget}{\saildoclabelled{sailRISCVfnzsetzyxretzytarget}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_xret_target81095db6e6bb6da6b746ed406dccd45e.tex}}}}

\newcommand{\sailRISCVvalprepareXretTarget}{\saildoclabelled{sailRISCVzpreparezyxretzytarget}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprepare_xret_target77691a306ebd6df5d988335f19693ba0.tex}}}}

\newcommand{\sailRISCVfnprepareXretTarget}{\saildoclabelled{sailRISCVfnzpreparezyxretzytarget}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprepare_xret_target77691a306ebd6df5d988335f19693ba0.tex}}}}

\newcommand{\sailRISCVvalgetMtvec}{\saildoclabelled{sailRISCVzgetzymtvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_mtvec134cdc828faab7bf9f19733fba43da2f.tex}}}}

\newcommand{\sailRISCVfngetMtvec}{\saildoclabelled{sailRISCVfnzgetzymtvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_mtvec134cdc828faab7bf9f19733fba43da2f.tex}}}}

\newcommand{\sailRISCVvalgetStvec}{\saildoclabelled{sailRISCVzgetzystvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_stvec8e871a236060976d6c548af2b67478db.tex}}}}

\newcommand{\sailRISCVfngetStvec}{\saildoclabelled{sailRISCVfnzgetzystvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_stvec8e871a236060976d6c548af2b67478db.tex}}}}

\newcommand{\sailRISCVvalgetUtvec}{\saildoclabelled{sailRISCVzgetzyutvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_utvec375b7b6fc923ff7174c10f9b93b1b2cf.tex}}}}

\newcommand{\sailRISCVfngetUtvec}{\saildoclabelled{sailRISCVfnzgetzyutvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_utvec375b7b6fc923ff7174c10f9b93b1b2cf.tex}}}}

\newcommand{\sailRISCVvalsetMtvec}{\saildoclabelled{sailRISCVzsetzymtvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_mtvec628ceb1975fa7b69631fcc224f1bbbc0.tex}}}}

\newcommand{\sailRISCVfnsetMtvec}{\saildoclabelled{sailRISCVfnzsetzymtvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_mtvec628ceb1975fa7b69631fcc224f1bbbc0.tex}}}}

\newcommand{\sailRISCVvalsetStvec}{\saildoclabelled{sailRISCVzsetzystvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_stvec0d8dcc20a4d9dd912d52b9252d2370a7.tex}}}}

\newcommand{\sailRISCVfnsetStvec}{\saildoclabelled{sailRISCVfnzsetzystvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_stvec0d8dcc20a4d9dd912d52b9252d2370a7.tex}}}}

\newcommand{\sailRISCVvalsetUtvec}{\saildoclabelled{sailRISCVzsetzyutvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzset_utvec4e028b19c2b4db0c1c1a0a48f1c4a330.tex}}}}

\newcommand{\sailRISCVfnsetUtvec}{\saildoclabelled{sailRISCVfnzsetzyutvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzset_utvec4e028b19c2b4db0c1c1a0a48f1c4a330.tex}}}}

\newcommand{\sailRISCVtypesyncException}{\saildoclabelled{sailRISCVtypezsynczyexception}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsync_exceptionf6f925de3b34f9256b962854b6415d97.tex}}}}

\newcommand{\sailRISCVtypebitsRm}{\saildoclabelled{sailRISCVtypezbitszyrm}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_rm5b1f0169c0e4579bf2dcf98ba6079158.tex}}}}

\newcommand{\sailRISCVtypebitsFflags}{\saildoclabelled{sailRISCVtypezbitszyfflags}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_fflagsed9b9763ebe260174539e00fd7a0a522.tex}}}}

\newcommand{\sailRISCVtypebitsS}{\saildoclabelled{sailRISCVtypezbitszyS}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_s528d05a73240052d43e6da2026f5b50f.tex}}}}

\newcommand{\sailRISCVtypebitsD}{\saildoclabelled{sailRISCVtypezbitszyD}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_db59c6343f76a23d300748dc232dd81da.tex}}}}

\newcommand{\sailRISCVtypebitsW}{\saildoclabelled{sailRISCVtypezbitszyW}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_wcd34ca70f55b1c3a8eca237a0b2e5a5b.tex}}}}

\newcommand{\sailRISCVtypebitsWU}{\saildoclabelled{sailRISCVtypezbitszyWU}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_wud57fbe06e562e34a1f66b7832875f761.tex}}}}

\newcommand{\sailRISCVtypebitsL}{\saildoclabelled{sailRISCVtypezbitszyL}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_l07cb308b5e4f91b7017ab58409d32070.tex}}}}

\newcommand{\sailRISCVtypebitsLU}{\saildoclabelled{sailRISCVtypezbitszyLU}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezbits_lu3ab4327e3a12cfe46ba2eb7149190854.tex}}}}

\newcommand{\sailRISCVvalupdateSoftfloatFflags}{\saildoclabelled{sailRISCVzupdatezysoftfloatzyfflags}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzupdate_softfloat_fflagsc33a686e24584b0b748b2ae8f801c505.tex}}}}

\newcommand{\sailRISCVfnupdateSoftfloatFflags}{\saildoclabelled{sailRISCVfnzupdatezysoftfloatzyfflags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzupdate_softfloat_fflagsc33a686e24584b0b748b2ae8f801c505.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoAdd}{\saildoclabelled{sailRISCVzexternzyf32Add}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32add6570d62f364513d11456621384cd41a4.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoAdd}{\saildoclabelled{sailRISCVzriscvzyf32Add}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32add558e9569237c3f82255e78eba6e4d963.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoAdd}{\saildoclabelled{sailRISCVfnzriscvzyf32Add}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32add558e9569237c3f82255e78eba6e4d963.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoSub}{\saildoclabelled{sailRISCVzexternzyf32Sub}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32sub46595a3cbe22b28fcde81c3635052d96.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoSub}{\saildoclabelled{sailRISCVzriscvzyf32Sub}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32sub247ea008998dd84d9a3c22db11127bea.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoSub}{\saildoclabelled{sailRISCVfnzriscvzyf32Sub}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32sub247ea008998dd84d9a3c22db11127bea.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoMul}{\saildoclabelled{sailRISCVzexternzyf32Mul}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32mul3fa5520c02f9481c619db6b9185fc991.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoMul}{\saildoclabelled{sailRISCVzriscvzyf32Mul}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32mulc9ec954a141b4f26110e9e3c2b42b73c.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoMul}{\saildoclabelled{sailRISCVfnzriscvzyf32Mul}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32mulc9ec954a141b4f26110e9e3c2b42b73c.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoDiv}{\saildoclabelled{sailRISCVzexternzyf32Div}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32diva3f93b8d1944c9eb5853444ef6275b73.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoDiv}{\saildoclabelled{sailRISCVzriscvzyf32Div}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32div86cc53dd9bb61e6f44380c708e0673ca.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoDiv}{\saildoclabelled{sailRISCVfnzriscvzyf32Div}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32div86cc53dd9bb61e6f44380c708e0673ca.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourAdd}{\saildoclabelled{sailRISCVzexternzyf64Add}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64addeb106f14f2c0905dadf390a0565da932.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourAdd}{\saildoclabelled{sailRISCVzriscvzyf64Add}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64add33e6272fa354fe4e7b1963d6545bc4f7.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourAdd}{\saildoclabelled{sailRISCVfnzriscvzyf64Add}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64add33e6272fa354fe4e7b1963d6545bc4f7.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourSub}{\saildoclabelled{sailRISCVzexternzyf64Sub}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64subd720cdc7595c5e294f7877ef74876c27.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourSub}{\saildoclabelled{sailRISCVzriscvzyf64Sub}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64sub64a17c7e3b243ed3af4bc99790d41a9f.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourSub}{\saildoclabelled{sailRISCVfnzriscvzyf64Sub}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64sub64a17c7e3b243ed3af4bc99790d41a9f.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourMul}{\saildoclabelled{sailRISCVzexternzyf64Mul}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64mulf814ecd2e3d0ed473f76dcca74bd1c73.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourMul}{\saildoclabelled{sailRISCVzriscvzyf64Mul}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64mul1bf597fee8433219c830072b7c0b998e.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourMul}{\saildoclabelled{sailRISCVfnzriscvzyf64Mul}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64mul1bf597fee8433219c830072b7c0b998e.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourDiv}{\saildoclabelled{sailRISCVzexternzyf64Div}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64div5b9c0428c30d14b1844b77539325cd9e.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourDiv}{\saildoclabelled{sailRISCVzriscvzyf64Div}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64divecc62207bb7fa437fcf66a19597ada83.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourDiv}{\saildoclabelled{sailRISCVfnzriscvzyf64Div}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64divecc62207bb7fa437fcf66a19597ada83.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoMulAdd}{\saildoclabelled{sailRISCVzexternzyf32MulAdd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32muladd83ecaa2576af176cb966151d8adbd0ae.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoMulAdd}{\saildoclabelled{sailRISCVzriscvzyf32MulAdd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32muladdc6b7d5aa910c0cf67022d34e7a745cd8.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoMulAdd}{\saildoclabelled{sailRISCVfnzriscvzyf32MulAdd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32muladdc6b7d5aa910c0cf67022d34e7a745cd8.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourMulAdd}{\saildoclabelled{sailRISCVzexternzyf64MulAdd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64muladd15243cc8731c3e0a2ef0ef7f3ed15e68.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourMulAdd}{\saildoclabelled{sailRISCVzriscvzyf64MulAdd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64muladdf20eb35780f2858aa3087b34aba2250a.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourMulAdd}{\saildoclabelled{sailRISCVfnzriscvzyf64MulAdd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64muladdf20eb35780f2858aa3087b34aba2250a.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoSqrt}{\saildoclabelled{sailRISCVzexternzyf32Sqrt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32sqrtf11b42be8c2478d6f003de6a9af154f6.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoSqrt}{\saildoclabelled{sailRISCVzriscvzyf32Sqrt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32sqrtd0c4078227e28f52a7984b6a7f89ce8a.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoSqrt}{\saildoclabelled{sailRISCVfnzriscvzyf32Sqrt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32sqrtd0c4078227e28f52a7984b6a7f89ce8a.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourSqrt}{\saildoclabelled{sailRISCVzexternzyf64Sqrt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64sqrta3145a122395bda30fb542d678fd4539.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourSqrt}{\saildoclabelled{sailRISCVzriscvzyf64Sqrt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64sqrta506b6089ecf799deb21b124eaf60f0c.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourSqrt}{\saildoclabelled{sailRISCVfnzriscvzyf64Sqrt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64sqrta506b6089ecf799deb21b124eaf60f0c.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoToIThreeTwo}{\saildoclabelled{sailRISCVzexternzyf32ToI32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32toi326cf4b3bab68206b610e134ff8908ca89.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoToIThreeTwo}{\saildoclabelled{sailRISCVzriscvzyf32ToI32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32toi32b5d471852e14b8b79d2ad8fd065ac832.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoToIThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyf32ToI32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32toi32b5d471852e14b8b79d2ad8fd065ac832.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoToUiThreeTwo}{\saildoclabelled{sailRISCVzexternzyf32ToUi32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32toui3254cab07407e1a29139940b162c1c3d28.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoToUiThreeTwo}{\saildoclabelled{sailRISCVzriscvzyf32ToUi32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32toui329abf292f8a5b1458fd639f0b62a9b052.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoToUiThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyf32ToUi32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32toui329abf292f8a5b1458fd639f0b62a9b052.tex}}}}

\newcommand{\sailRISCVvalexternIThreeTwoToFThreeTwo}{\saildoclabelled{sailRISCVzexternzyi32ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_i32tof32928758eb5e1cef38c85f3df1f2fa8faa.tex}}}}

\newcommand{\sailRISCVvalriscvIThreeTwoToFThreeTwo}{\saildoclabelled{sailRISCVzriscvzyi32ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_i32tof32262d900b5276fc61cfada0a2c080dd00.tex}}}}

\newcommand{\sailRISCVfnriscvIThreeTwoToFThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyi32ToF32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_i32tof32262d900b5276fc61cfada0a2c080dd00.tex}}}}

\newcommand{\sailRISCVvalexternUiThreeTwoToFThreeTwo}{\saildoclabelled{sailRISCVzexternzyui32ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_ui32tof320d34a36731fc04f9878fe858410678ad.tex}}}}

\newcommand{\sailRISCVvalriscvUiThreeTwoToFThreeTwo}{\saildoclabelled{sailRISCVzriscvzyui32ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_ui32tof3277c5e2e314e991c265ecd083fea05bf0.tex}}}}

\newcommand{\sailRISCVfnriscvUiThreeTwoToFThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyui32ToF32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_ui32tof3277c5e2e314e991c265ecd083fea05bf0.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoToISixFour}{\saildoclabelled{sailRISCVzexternzyf32ToI64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32toi640b3f54fe8e434e95ad11bc87f4692a8c.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoToISixFour}{\saildoclabelled{sailRISCVzriscvzyf32ToI64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32toi640208fd5f6c45fde93d3e7c63a2825d81.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoToISixFour}{\saildoclabelled{sailRISCVfnzriscvzyf32ToI64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32toi640208fd5f6c45fde93d3e7c63a2825d81.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoToUiSixFour}{\saildoclabelled{sailRISCVzexternzyf32ToUi64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32toui6494114a44e0de80b91ab99de5cb70ae02.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoToUiSixFour}{\saildoclabelled{sailRISCVzriscvzyf32ToUi64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32toui6423479b6a7ca0f54a5c926da7d7620403.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoToUiSixFour}{\saildoclabelled{sailRISCVfnzriscvzyf32ToUi64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32toui6423479b6a7ca0f54a5c926da7d7620403.tex}}}}

\newcommand{\sailRISCVvalexternISixFourToFThreeTwo}{\saildoclabelled{sailRISCVzexternzyi64ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_i64tof3238824aafa28223d09bd70270bcc53a19.tex}}}}

\newcommand{\sailRISCVvalriscvISixFourToFThreeTwo}{\saildoclabelled{sailRISCVzriscvzyi64ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_i64tof329ea93669bfe183b3595b128f97eb0d64.tex}}}}

\newcommand{\sailRISCVfnriscvISixFourToFThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyi64ToF32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_i64tof329ea93669bfe183b3595b128f97eb0d64.tex}}}}

\newcommand{\sailRISCVvalexternUiSixFourToFThreeTwo}{\saildoclabelled{sailRISCVzexternzyui64ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_ui64tof3222147d78d464deaed8427dd5e9a1f97d.tex}}}}

\newcommand{\sailRISCVvalriscvUiSixFourToFThreeTwo}{\saildoclabelled{sailRISCVzriscvzyui64ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_ui64tof32006c37b85131ebfdf4c65a0ecf2d321b.tex}}}}

\newcommand{\sailRISCVfnriscvUiSixFourToFThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyui64ToF32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_ui64tof32006c37b85131ebfdf4c65a0ecf2d321b.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourToIThreeTwo}{\saildoclabelled{sailRISCVzexternzyf64ToI32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64toi328ccd500b2d8a0508350bd93919a71172.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourToIThreeTwo}{\saildoclabelled{sailRISCVzriscvzyf64ToI32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64toi32390e064989835e074118b56d834e6d48.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourToIThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyf64ToI32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64toi32390e064989835e074118b56d834e6d48.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourToUiThreeTwo}{\saildoclabelled{sailRISCVzexternzyf64ToUi32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64toui3201aa4791323c1c065734b1b292dfc483.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourToUiThreeTwo}{\saildoclabelled{sailRISCVzriscvzyf64ToUi32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64toui32df8698a76aef244e4d021f6db07ed8aa.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourToUiThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyf64ToUi32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64toui32df8698a76aef244e4d021f6db07ed8aa.tex}}}}

\newcommand{\sailRISCVvalexternIThreeTwoToFSixFour}{\saildoclabelled{sailRISCVzexternzyi32ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_i32tof64fd00956ce74e2f05bee6c0c09b2fe4e9.tex}}}}

\newcommand{\sailRISCVvalriscvIThreeTwoToFSixFour}{\saildoclabelled{sailRISCVzriscvzyi32ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_i32tof64e97e000de9456cb796f52f30b64c9715.tex}}}}

\newcommand{\sailRISCVfnriscvIThreeTwoToFSixFour}{\saildoclabelled{sailRISCVfnzriscvzyi32ToF64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_i32tof64e97e000de9456cb796f52f30b64c9715.tex}}}}

\newcommand{\sailRISCVvalexternUiThreeTwoToFSixFour}{\saildoclabelled{sailRISCVzexternzyui32ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_ui32tof64e2fa1dc20fc15cc4e3898f79cd2790c4.tex}}}}

\newcommand{\sailRISCVvalriscvUiThreeTwoToFSixFour}{\saildoclabelled{sailRISCVzriscvzyui32ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_ui32tof6485dd2d5d0818e64745a16c8bd2e6f3ad.tex}}}}

\newcommand{\sailRISCVfnriscvUiThreeTwoToFSixFour}{\saildoclabelled{sailRISCVfnzriscvzyui32ToF64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_ui32tof6485dd2d5d0818e64745a16c8bd2e6f3ad.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourToISixFour}{\saildoclabelled{sailRISCVzexternzyf64ToI64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64toi641dd890d7fbf7a24774c052a9c246250f.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourToISixFour}{\saildoclabelled{sailRISCVzriscvzyf64ToI64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64toi64b279b582ab789b7d76bd4628cf864db9.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourToISixFour}{\saildoclabelled{sailRISCVfnzriscvzyf64ToI64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64toi64b279b582ab789b7d76bd4628cf864db9.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourToUiSixFour}{\saildoclabelled{sailRISCVzexternzyf64ToUi64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64toui64941713ad89e209a4feb9e7b47c7194bb.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourToUiSixFour}{\saildoclabelled{sailRISCVzriscvzyf64ToUi64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64toui64a8c06df736f513b3e5ec73bfb9385733.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourToUiSixFour}{\saildoclabelled{sailRISCVfnzriscvzyf64ToUi64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64toui64a8c06df736f513b3e5ec73bfb9385733.tex}}}}

\newcommand{\sailRISCVvalexternISixFourToFSixFour}{\saildoclabelled{sailRISCVzexternzyi64ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_i64tof64aed9270eafe2e670b0a96825020ff419.tex}}}}

\newcommand{\sailRISCVvalriscvISixFourToFSixFour}{\saildoclabelled{sailRISCVzriscvzyi64ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_i64tof645552b730328b5e488a5469c4d60ba48e.tex}}}}

\newcommand{\sailRISCVfnriscvISixFourToFSixFour}{\saildoclabelled{sailRISCVfnzriscvzyi64ToF64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_i64tof645552b730328b5e488a5469c4d60ba48e.tex}}}}

\newcommand{\sailRISCVvalexternUiSixFourToFSixFour}{\saildoclabelled{sailRISCVzexternzyui64ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_ui64tof64b071761b350c914c21ca717b7ff70706.tex}}}}

\newcommand{\sailRISCVvalriscvUiSixFourToFSixFour}{\saildoclabelled{sailRISCVzriscvzyui64ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_ui64tof647831c3694f6a0849ff1899ade6b08220.tex}}}}

\newcommand{\sailRISCVfnriscvUiSixFourToFSixFour}{\saildoclabelled{sailRISCVfnzriscvzyui64ToF64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_ui64tof647831c3694f6a0849ff1899ade6b08220.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoToFSixFour}{\saildoclabelled{sailRISCVzexternzyf32ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32tof64195ee529424460f0ea430364e6969b58.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoToFSixFour}{\saildoclabelled{sailRISCVzriscvzyf32ToF64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32tof6463cfa807ac39aea5d45f7cb4ee2d9248.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoToFSixFour}{\saildoclabelled{sailRISCVfnzriscvzyf32ToF64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32tof6463cfa807ac39aea5d45f7cb4ee2d9248.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourToFThreeTwo}{\saildoclabelled{sailRISCVzexternzyf64ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64tof329e6bdb39c58bf46aad8078a255a69675.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourToFThreeTwo}{\saildoclabelled{sailRISCVzriscvzyf64ToF32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64tof326b35917fadbed27b5d3cecd2f8762d01.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourToFThreeTwo}{\saildoclabelled{sailRISCVfnzriscvzyf64ToF32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64tof326b35917fadbed27b5d3cecd2f8762d01.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoLt}{\saildoclabelled{sailRISCVzexternzyf32Lt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32lt76345a6740b5e66e208ded2a17434c50.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoLt}{\saildoclabelled{sailRISCVzriscvzyf32Lt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32lt4e30f0abd945d0950f5c75c3397e58b8.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoLt}{\saildoclabelled{sailRISCVfnzriscvzyf32Lt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32lt4e30f0abd945d0950f5c75c3397e58b8.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoLe}{\saildoclabelled{sailRISCVzexternzyf32Le}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32le97e1d493296eff955b8dd2b74525e2ad.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoLe}{\saildoclabelled{sailRISCVzriscvzyf32Le}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32le5580a4448a4b6b5ef89a7a80b6f5e23a.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoLe}{\saildoclabelled{sailRISCVfnzriscvzyf32Le}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32le5580a4448a4b6b5ef89a7a80b6f5e23a.tex}}}}

\newcommand{\sailRISCVvalexternFThreeTwoEq}{\saildoclabelled{sailRISCVzexternzyf32Eq}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f32eq1152b8b8a8d02d885ad3651e36443f8b.tex}}}}

\newcommand{\sailRISCVvalriscvFThreeTwoEq}{\saildoclabelled{sailRISCVzriscvzyf32Eq}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f32eqbb5f45f4706cd2893dcaf9d3d15d7b11.tex}}}}

\newcommand{\sailRISCVfnriscvFThreeTwoEq}{\saildoclabelled{sailRISCVfnzriscvzyf32Eq}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f32eqbb5f45f4706cd2893dcaf9d3d15d7b11.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourLt}{\saildoclabelled{sailRISCVzexternzyf64Lt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64lt9068248c1389b86f906917568fb33729.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourLt}{\saildoclabelled{sailRISCVzriscvzyf64Lt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64lt7fe1cae2d039f2771557eafe4cff0d62.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourLt}{\saildoclabelled{sailRISCVfnzriscvzyf64Lt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64lt7fe1cae2d039f2771557eafe4cff0d62.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourLe}{\saildoclabelled{sailRISCVzexternzyf64Le}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64le607de75fdc830000d71db4eee82f8025.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourLe}{\saildoclabelled{sailRISCVzriscvzyf64Le}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64leedff2d39af8855d31503064db9e49593.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourLe}{\saildoclabelled{sailRISCVfnzriscvzyf64Le}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64leedff2d39af8855d31503064db9e49593.tex}}}}

\newcommand{\sailRISCVvalexternFSixFourEq}{\saildoclabelled{sailRISCVzexternzyf64Eq}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextern_f64eqb2180e00de7f0745336b1c04e9ead3f3.tex}}}}

\newcommand{\sailRISCVvalriscvFSixFourEq}{\saildoclabelled{sailRISCVzriscvzyf64Eq}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzriscv_f64eq911a3686fab30a7dbcecd0d21d7bc788.tex}}}}

\newcommand{\sailRISCVfnriscvFSixFourEq}{\saildoclabelled{sailRISCVfnzriscvzyf64Eq}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzriscv_f64eq911a3686fab30a7dbcecd0d21d7bc788.tex}}}}

\newcommand{\sailRISCVvaldirtyFdContext}{\saildoclabelled{sailRISCVzdirtyzyfdzycontext}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdirty_fd_context8f0fcc8b7745d7294388295307af4058.tex}}}}

\newcommand{\sailRISCVfndirtyFdContext}{\saildoclabelled{sailRISCVfnzdirtyzyfdzycontext}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdirty_fd_context8f0fcc8b7745d7294388295307af4058.tex}}}}

\newcommand{\sailRISCVvalrF}{\saildoclabelled{sailRISCVzrF}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrff2ed1bbacd3ac737af7186c6d8884885.tex}}}}

\newcommand{\sailRISCVfnrF}{\saildoclabelled{sailRISCVfnzrF}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrff2ed1bbacd3ac737af7186c6d8884885.tex}}}}

\newcommand{\sailRISCVvalwF}{\saildoclabelled{sailRISCVzwF}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwfd3e403dd75784ce7e0cfdf609e32706e.tex}}}}

\newcommand{\sailRISCVfnwF}{\saildoclabelled{sailRISCVfnzwF}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwfd3e403dd75784ce7e0cfdf609e32706e.tex}}}}

\newcommand{\sailRISCVvalrFBits}{\saildoclabelled{sailRISCVzrFzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrf_bits63ac239a90c8d4bdc4ca1b8375c08531.tex}}}}

\newcommand{\sailRISCVfnrFBits}{\saildoclabelled{sailRISCVfnzrFzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrf_bits63ac239a90c8d4bdc4ca1b8375c08531.tex}}}}

\newcommand{\sailRISCVvalwFBits}{\saildoclabelled{sailRISCVzwFzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwf_bits141c8aafc4ef81f118d39a00d8a5249d.tex}}}}

\newcommand{\sailRISCVfnwFBits}{\saildoclabelled{sailRISCVfnzwFzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwf_bits141c8aafc4ef81f118d39a00d8a5249d.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXXXF}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXXXzF}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXXXzf71805d10b9ea2a56437652aba0daf9bf.tex}}}}

\newcommand{\sailRISCVvalfregNameAbi}{\saildoclabelled{sailRISCVzfregzynamezyabi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfreg_name_abi149ff973f4a58e634d652021d3e44de0.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYYYtoStr}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYYYztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYYYzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvalfregName}{\saildoclabelled{sailRISCVzfregzyname}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfreg_name4ac4601cc383d5edd878a00fc0bde952.tex}}}}

\newcommand{\sailRISCVvalinitFdextRegs}{\saildoclabelled{sailRISCVzinitzyfdextzyregs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_fdext_regs66a16bff324f831ac63cd022934bcc14.tex}}}}

\newcommand{\sailRISCVfninitFdextRegs}{\saildoclabelled{sailRISCVfnzinitzyfdextzyregs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_fdext_regs66a16bff324f831ac63cd022934bcc14.tex}}}}

\newcommand{\sailRISCVtypeFcsr}{\saildoclabelled{sailRISCVtypezFcsr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezfcsrb3f3a19258d9652856cfe0e745b7acf3.tex}}}}

\newcommand{\sailRISCVvalMkFcsr}{\saildoclabelled{sailRISCVzMkzyFcsr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_fcsr9657e355ebbcf62f95e4a48aa5de149a.tex}}}}

\newcommand{\sailRISCVfnMkFcsr}{\saildoclabelled{sailRISCVfnzMkzyFcsr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_fcsr9657e355ebbcf62f95e4a48aa5de149a.tex}}}}

\newcommand{\sailRISCVvalGetFcsrBits}{\saildoclabelled{sailRISCVzzygetzyFcsrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_fcsr_bits38eb65790eec4fcba3d93a546d99637e.tex}}}}

\newcommand{\sailRISCVfnGetFcsrBits}{\saildoclabelled{sailRISCVfnzzygetzyFcsrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_fcsr_bits38eb65790eec4fcba3d93a546d99637e.tex}}}}

\newcommand{\sailRISCVvalSetFcsrBits}{\saildoclabelled{sailRISCVzzysetzyFcsrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_fcsr_bits14808d6e9585f49863a62ef97cfccc18.tex}}}}

\newcommand{\sailRISCVfnSetFcsrBits}{\saildoclabelled{sailRISCVfnzzysetzyFcsrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_fcsr_bits14808d6e9585f49863a62ef97cfccc18.tex}}}}

\newcommand{\sailRISCVvalUpdateFcsrBits}{\saildoclabelled{sailRISCVzzyupdatezyFcsrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_fcsr_bitsd93593273c229b56f42c5419848120a5.tex}}}}

\newcommand{\sailRISCVfnUpdateFcsrBits}{\saildoclabelled{sailRISCVfnzzyupdatezyFcsrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_fcsr_bitsd93593273c229b56f42c5419848120a5.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZZZZupdateBits}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZZZZzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZZZZzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAAAAModBits}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAAAAzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAAAAz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetFcsrFRM}{\saildoclabelled{sailRISCVzzygetzyFcsrzyFRM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_fcsr_frmc585de536fb10558f0653a1315c2301e.tex}}}}

\newcommand{\sailRISCVfnGetFcsrFRM}{\saildoclabelled{sailRISCVfnzzygetzyFcsrzyFRM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_fcsr_frmc585de536fb10558f0653a1315c2301e.tex}}}}

\newcommand{\sailRISCVvalSetFcsrFRM}{\saildoclabelled{sailRISCVzzysetzyFcsrzyFRM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_fcsr_frmadaccc6e48224bd13dc49815c7dca973.tex}}}}

\newcommand{\sailRISCVfnSetFcsrFRM}{\saildoclabelled{sailRISCVfnzzysetzyFcsrzyFRM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_fcsr_frmadaccc6e48224bd13dc49815c7dca973.tex}}}}

\newcommand{\sailRISCVvalUpdateFcsrFRM}{\saildoclabelled{sailRISCVzzyupdatezyFcsrzyFRM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_fcsr_frmdde96c8b780c41e6aa00deb4160779be.tex}}}}

\newcommand{\sailRISCVfnUpdateFcsrFRM}{\saildoclabelled{sailRISCVfnzzyupdatezyFcsrzyFRM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_fcsr_frmdde96c8b780c41e6aa00deb4160779be.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBBBBupdateFRM}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBBBBzupdatezyFRM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBBBBzupdate_frm523f62f4860983773adf9a52ee1eea5c.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCCCCModFRM}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCCCCzzymodzyFRM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCCCCz_mod_frmd6735957b64e7c0e8f6762761df1daef.tex}}}}

\newcommand{\sailRISCVvalGetFcsrFFLAGS}{\saildoclabelled{sailRISCVzzygetzyFcsrzyFFLAGS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_fcsr_fflagse7920eae191e6251650c82768d152824.tex}}}}

\newcommand{\sailRISCVfnGetFcsrFFLAGS}{\saildoclabelled{sailRISCVfnzzygetzyFcsrzyFFLAGS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_fcsr_fflagse7920eae191e6251650c82768d152824.tex}}}}

\newcommand{\sailRISCVvalSetFcsrFFLAGS}{\saildoclabelled{sailRISCVzzysetzyFcsrzyFFLAGS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_fcsr_fflagsd8192cedf9e30718ca38134692e797b3.tex}}}}

\newcommand{\sailRISCVfnSetFcsrFFLAGS}{\saildoclabelled{sailRISCVfnzzysetzyFcsrzyFFLAGS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_fcsr_fflagsd8192cedf9e30718ca38134692e797b3.tex}}}}

\newcommand{\sailRISCVvalUpdateFcsrFFLAGS}{\saildoclabelled{sailRISCVzzyupdatezyFcsrzyFFLAGS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_fcsr_fflags358f6ae3cab298c0e35ab7d81a328b5f.tex}}}}

\newcommand{\sailRISCVfnUpdateFcsrFFLAGS}{\saildoclabelled{sailRISCVfnzzyupdatezyFcsrzyFFLAGS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_fcsr_fflags358f6ae3cab298c0e35ab7d81a328b5f.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDDDDupdateFFLAGS}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDDDDzupdatezyFFLAGS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDDDDzupdate_fflags40cb509aa136e461ae0ef1ffa4627b5a.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEEEEModFFLAGS}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEEEEzzymodzyFFLAGS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEEEEz_mod_fflags96236e6dd2fda3eab086581987046fc9.tex}}}}

\newcommand{\sailRISCVvalextWriteFcsr}{\saildoclabelled{sailRISCVzextzywritezyfcsr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_write_fcsr8225c20959aaf9205d48c42ffe341a87.tex}}}}

\newcommand{\sailRISCVfnextWriteFcsr}{\saildoclabelled{sailRISCVfnzextzywritezyfcsr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_write_fcsr8225c20959aaf9205d48c42ffe341a87.tex}}}}

\newcommand{\sailRISCVvalwriteFflags}{\saildoclabelled{sailRISCVzwritezyfflags}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwrite_fflagsf7610eb4597d886b515ad9553608a8d7.tex}}}}

\newcommand{\sailRISCVfnwriteFflags}{\saildoclabelled{sailRISCVfnzwritezyfflags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwrite_fflagsf7610eb4597d886b515ad9553608a8d7.tex}}}}

\newcommand{\sailRISCVvalaccrueFflags}{\saildoclabelled{sailRISCVzaccruezyfflags}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzaccrue_fflags6f6e494f89bde56691f40e88b063e194.tex}}}}

\newcommand{\sailRISCVfnaccrueFflags}{\saildoclabelled{sailRISCVfnzaccruezyfflags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzaccrue_fflags6f6e494f89bde56691f40e88b063e194.tex}}}}

\newcommand{\sailRISCVfncsrName}{\saildoclabelled{sailRISCVfnzcsrzyname}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcsr_name355619c0d72f0a56dfaf2d45f4b72967.tex}}}}

\newcommand{\sailRISCVfclhaveUsrModeextIsCSRDefined}{\saildoclabelled{sailRISCVfclhaveUsrModezextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclhaveUsrModezext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclorBoolextIsCSRDefined}{\saildoclabelled{sailRISCVfclorBoolzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclorBoolzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolAextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolAzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolAzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolBextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolBzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolBzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolCextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolCzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolCzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolDextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolDzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolDzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolEextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolEzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolEzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolFextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolFzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolFzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolGextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolGzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolGzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclandBoolHextIsCSRDefined}{\saildoclabelled{sailRISCVfclandBoolHzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandBoolHzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclorBoolAextIsCSRDefined}{\saildoclabelled{sailRISCVfclorBoolAzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclorBoolAzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclorBoolBextIsCSRDefined}{\saildoclabelled{sailRISCVfclorBoolBzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclorBoolBzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclorBoolCextIsCSRDefined}{\saildoclabelled{sailRISCVfclorBoolCzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclorBoolCzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}

\newcommand{\sailRISCVfclextIsCSRDefined}{\saildoclabelled{sailRISCVfclzextzyiszyCSRzydefined}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclzext_is_csr_defined3e2540173eaa97b3902070bdfa6d0f6f.tex}}}}



\newcommand{\sailRISCVfclGetCcsrBitsuccsrextReadCSR}{\saildoclabelled{sailRISCVfclGetCcsrBitsuccsrzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetCcsrBitsuccsrzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclGetCcsrBitssccsrextReadCSR}{\saildoclabelled{sailRISCVfclGetCcsrBitssccsrzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetCcsrBitssccsrzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclGetCcsrBitsmccsrextReadCSR}{\saildoclabelled{sailRISCVfclGetCcsrBitsmccsrzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetCcsrBitsmccsrzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclGetUstatusBitslowerSstatuslowerMstatusmstatusextReadCSR}{\saildoclabelled{sailRISCVfclGetUstatusBitslowerSstatuslowerMstatusmstatuszextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetUstatusBitslowerSstatuslowerMstatusmstatuszext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclGetUinterruptsBitslowerSieextReadCSR}{\saildoclabelled{sailRISCVfclGetUinterruptsBitslowerSiezextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetUinterruptsBitslowerSiezext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclgetUtvecextReadCSR}{\saildoclabelled{sailRISCVfclgetUtveczextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclgetUtveczext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfcluscratchextReadCSR}{\saildoclabelled{sailRISCVfcluscratchzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fcluscratchzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclandVecextReadCSR}{\saildoclabelled{sailRISCVfclandVeczextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclandVeczext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclGetMcauseBitsucauseextReadCSR}{\saildoclabelled{sailRISCVfclGetMcauseBitsucausezextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetMcauseBitsucausezext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclutvalextReadCSR}{\saildoclabelled{sailRISCVfclutvalzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclutvalzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclGetUinterruptsBitslowerSipextReadCSR}{\saildoclabelled{sailRISCVfclGetUinterruptsBitslowerSipzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGetUinterruptsBitslowerSipzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclEXTZextReadCSR}{\saildoclabelled{sailRISCVfclEXTZzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclEXTZzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclEXTZAextReadCSR}{\saildoclabelled{sailRISCVfclEXTZAzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclEXTZAzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclEXTZBextReadCSR}{\saildoclabelled{sailRISCVfclEXTZBzextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclEXTZBzext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}

\newcommand{\sailRISCVfclNoneextReadCSR}{\saildoclabelled{sailRISCVfclNonezextzyreadzyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclNonezext_read_csr8af202f75b7d6e7536c08d920bd54264.tex}}}}



\newcommand{\sailRISCVfclextWriteCSR}{\saildoclabelled{sailRISCVfclzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclAextWriteCSR}{\saildoclabelled{sailRISCVfclAzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclAzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclBextWriteCSR}{\saildoclabelled{sailRISCVfclBzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclBzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclCextWriteCSR}{\saildoclabelled{sailRISCVfclCzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclDextWriteCSR}{\saildoclabelled{sailRISCVfclDzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclDzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclEextWriteCSR}{\saildoclabelled{sailRISCVfclEzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclEzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclFextWriteCSR}{\saildoclabelled{sailRISCVfclFzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclGextWriteCSR}{\saildoclabelled{sailRISCVfclGzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclGzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclHextWriteCSR}{\saildoclabelled{sailRISCVfclHzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclHzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclIextWriteCSR}{\saildoclabelled{sailRISCVfclIzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclIzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclJextWriteCSR}{\saildoclabelled{sailRISCVfclJzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclJzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclKextWriteCSR}{\saildoclabelled{sailRISCVfclKzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclKzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclLextWriteCSR}{\saildoclabelled{sailRISCVfclLzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclMextWriteCSR}{\saildoclabelled{sailRISCVfclMzextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclMzext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}

\newcommand{\sailRISCVfclNoneextWriteCSR}{\saildoclabelled{sailRISCVfclNonezextzywritezyCSR}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclNonezext_write_csrea3e63f4d0be7079660a260c43b112cd.tex}}}}



\newcommand{\sailRISCVvalcsrAccess}{\saildoclabelled{sailRISCVzcsrAccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcsraccess68432d7ad570023367f89beb42b653aa.tex}}}}

\newcommand{\sailRISCVfncsrAccess}{\saildoclabelled{sailRISCVfnzcsrAccess}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcsraccess68432d7ad570023367f89beb42b653aa.tex}}}}

\newcommand{\sailRISCVvalcsrPriv}{\saildoclabelled{sailRISCVzcsrPriv}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcsrprivc196a9e4f8a034a73a295c0ac67907ed.tex}}}}

\newcommand{\sailRISCVfncsrPriv}{\saildoclabelled{sailRISCVfnzcsrPriv}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcsrprivc196a9e4f8a034a73a295c0ac67907ed.tex}}}}

\newcommand{\sailRISCVvalisCSRDefined}{\saildoclabelled{sailRISCVziszyCSRzydefined}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_csr_definedcd68bcdc8a87dceb6e3521cc036a67d0.tex}}}}

\newcommand{\sailRISCVfnisCSRDefined}{\saildoclabelled{sailRISCVfnziszyCSRzydefined}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_csr_definedcd68bcdc8a87dceb6e3521cc036a67d0.tex}}}}

\newcommand{\sailRISCVvalcheckCSRAccess}{\saildoclabelled{sailRISCVzcheckzyCSRzyaccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheck_csr_access77b52cf2ed56bd5489c2fcc29e6efff7.tex}}}}

\newcommand{\sailRISCVfncheckCSRAccess}{\saildoclabelled{sailRISCVfnzcheckzyCSRzyaccess}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheck_csr_access77b52cf2ed56bd5489c2fcc29e6efff7.tex}}}}

\newcommand{\sailRISCVvalcheckTVMSATP}{\saildoclabelled{sailRISCVzcheckzyTVMzySATP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheck_tvm_satp8e66c1c4a67c389d24c42619a3634b21.tex}}}}

\newcommand{\sailRISCVfncheckTVMSATP}{\saildoclabelled{sailRISCVfnzcheckzyTVMzySATP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheck_tvm_satp8e66c1c4a67c389d24c42619a3634b21.tex}}}}

\newcommand{\sailRISCVvalcheckCounteren}{\saildoclabelled{sailRISCVzcheckzyCounteren}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheck_counteren24e3081662742c5feea4ad876dc0a51c.tex}}}}

\newcommand{\sailRISCVfncheckCounteren}{\saildoclabelled{sailRISCVfnzcheckzyCounteren}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheck_counteren24e3081662742c5feea4ad876dc0a51c.tex}}}}

\newcommand{\sailRISCVvalcheckCSR}{\saildoclabelled{sailRISCVzcheckzyCSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheck_csr588ba7a7f36d1f6476f0b3640406ee0a.tex}}}}

\newcommand{\sailRISCVfncheckCSR}{\saildoclabelled{sailRISCVfnzcheckzyCSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheck_csr588ba7a7f36d1f6476f0b3640406ee0a.tex}}}}

\newcommand{\sailRISCVvalspeculateConditional}{\saildoclabelled{sailRISCVzspeculatezyconditional}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzspeculate_conditionalc9cfcf9f8fbedbbbb1846b896e477d5c.tex}}}}

\newcommand{\sailRISCVvalloadReservation}{\saildoclabelled{sailRISCVzloadzyreservation}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzload_reservationca254f1d85cbf90f1662b9f77f637106.tex}}}}

\newcommand{\sailRISCVvalmatchReservation}{\saildoclabelled{sailRISCVzmatchzyreservation}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmatch_reservationedafe654d6b1fee1b351613706caf96e.tex}}}}

\newcommand{\sailRISCVvalcancelReservation}{\saildoclabelled{sailRISCVzcancelzyreservation}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcancel_reservationf12c9af3ed835ad5be485ac1fad8d56f.tex}}}}

\newcommand{\sailRISCVvalexceptionDelegatee}{\saildoclabelled{sailRISCVzexceptionzydelegatee}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzexception_delegateefb7e9252abe9f7e50e2f06577208c695.tex}}}}

\newcommand{\sailRISCVfnexceptionDelegatee}{\saildoclabelled{sailRISCVfnzexceptionzydelegatee}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzexception_delegateefb7e9252abe9f7e50e2f06577208c695.tex}}}}

\newcommand{\sailRISCVvalfindPendingInterrupt}{\saildoclabelled{sailRISCVzfindPendingInterrupt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfindpendinginterrupt0ed4e5cc6469ca27b20724b51027ab4c.tex}}}}

\newcommand{\sailRISCVfnfindPendingInterrupt}{\saildoclabelled{sailRISCVfnzfindPendingInterrupt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfindpendinginterrupt0ed4e5cc6469ca27b20724b51027ab4c.tex}}}}

\newcommand{\sailRISCVtypeinterruptSet}{\saildoclabelled{sailRISCVtypezinterruptzyset}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezinterrupt_set44973ef906c7020fc165399cdb4dc72c.tex}}}}

\newcommand{\sailRISCVvalprocessPending}{\saildoclabelled{sailRISCVzprocessPending}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprocesspendingf31f33d163f06483630c9da88eafecaa.tex}}}}

\newcommand{\sailRISCVfnprocessPending}{\saildoclabelled{sailRISCVfnzprocessPending}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprocesspendingf31f33d163f06483630c9da88eafecaa.tex}}}}

\newcommand{\sailRISCVvalgetPendingSet}{\saildoclabelled{sailRISCVzgetPendingSet}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgetpendingsetfe7aa2453fb185b904f0c1c2ec773ed8.tex}}}}

\newcommand{\sailRISCVfngetPendingSet}{\saildoclabelled{sailRISCVfnzgetPendingSet}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgetpendingsetfe7aa2453fb185b904f0c1c2ec773ed8.tex}}}}

\newcommand{\sailRISCVvaldispatchInterrupt}{\saildoclabelled{sailRISCVzdispatchInterrupt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdispatchinterruptaf83562ba97e1882252696fd8999b3e7.tex}}}}

\newcommand{\sailRISCVfndispatchInterrupt}{\saildoclabelled{sailRISCVfnzdispatchInterrupt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdispatchinterruptaf83562ba97e1882252696fd8999b3e7.tex}}}}

\newcommand{\sailRISCVtypectlResult}{\saildoclabelled{sailRISCVtypezctlzyresult}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezctl_result052149e0767cf8ed055fce7a562f2c3c.tex}}}}

\newcommand{\sailRISCVvaltval}{\saildoclabelled{sailRISCVztval}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztval0ee7d37a987a82754891fc591aec5852.tex}}}}

\newcommand{\sailRISCVfntval}{\saildoclabelled{sailRISCVfnztval}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztval0ee7d37a987a82754891fc591aec5852.tex}}}}

\newcommand{\sailRISCVvalrvfiTrap}{\saildoclabelled{sailRISCVzrvfizytrap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrvfi_trap0d0ddd87deff120444aa8feac182c6ce.tex}}}}

\newcommand{\sailRISCVfnrvfiTrap}{\saildoclabelled{sailRISCVfnzrvfizytrap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrvfi_trap0d0ddd87deff120444aa8feac182c6ce.tex}}}}

\newcommand{\sailRISCVvaltrapHandler}{\saildoclabelled{sailRISCVztrapzyhandler}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztrap_handler0acf2ac9f6239ac64448b463d4df9cf4.tex}}}}

\newcommand{\sailRISCVfntrapHandler}{\saildoclabelled{sailRISCVfnztrapzyhandler}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztrap_handler0acf2ac9f6239ac64448b463d4df9cf4.tex}}}}

\newcommand{\sailRISCVvalexceptionHandler}{\saildoclabelled{sailRISCVzexceptionzyhandler}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzexception_handlerf03729146a8718cee62ce35044e16202.tex}}}}

\newcommand{\sailRISCVfnexceptionHandler}{\saildoclabelled{sailRISCVfnzexceptionzyhandler}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzexception_handlerf03729146a8718cee62ce35044e16202.tex}}}}

\newcommand{\sailRISCVvalhandleMemException}{\saildoclabelled{sailRISCVzhandlezymemzyexception}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_mem_exceptionec2a0168c4f7affdb0652fb9992ac72e.tex}}}}

\newcommand{\sailRISCVfnhandleMemException}{\saildoclabelled{sailRISCVfnzhandlezymemzyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_mem_exceptionec2a0168c4f7affdb0652fb9992ac72e.tex}}}}

\newcommand{\sailRISCVvalhandleException}{\saildoclabelled{sailRISCVzhandlezyexception}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_exception5b7a94266182a8a2ef0291c83b256387.tex}}}}

\newcommand{\sailRISCVfnhandleException}{\saildoclabelled{sailRISCVfnzhandlezyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_exception5b7a94266182a8a2ef0291c83b256387.tex}}}}

\newcommand{\sailRISCVvalhandleInterrupt}{\saildoclabelled{sailRISCVzhandlezyinterrupt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_interrupt9048a02caa891e49449f7a1f3f4e9ee4.tex}}}}

\newcommand{\sailRISCVfnhandleInterrupt}{\saildoclabelled{sailRISCVfnzhandlezyinterrupt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_interrupt9048a02caa891e49449f7a1f3f4e9ee4.tex}}}}

\newcommand{\sailRISCVvalinitSys}{\saildoclabelled{sailRISCVzinitzysys}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_sysc92898d1b2b72595dd36bce10e6a67fb.tex}}}}

\newcommand{\sailRISCVfninitSys}{\saildoclabelled{sailRISCVfnzinitzysys}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_sysc92898d1b2b72595dd36bce10e6a67fb.tex}}}}

\newcommand{\sailRISCVtypeMemoryOpResult}{\saildoclabelled{sailRISCVtypezMemoryOpResult}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezmemoryopresult3416532231724086920f553567ecf72c.tex}}}}

\newcommand{\sailRISCVvalMemoryOpResultAddMeta}{\saildoclabelled{sailRISCVzMemoryOpResultzyaddzymeta}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmemoryopresult_add_meta6f4337fb08e42f593b3375a2d1083593.tex}}}}

\newcommand{\sailRISCVfnMemoryOpResultAddMeta}{\saildoclabelled{sailRISCVfnzMemoryOpResultzyaddzymeta}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmemoryopresult_add_meta6f4337fb08e42f593b3375a2d1083593.tex}}}}

\newcommand{\sailRISCVvalMemoryOpResultDropMeta}{\saildoclabelled{sailRISCVzMemoryOpResultzydropzymeta}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmemoryopresult_drop_metafa9388b5fdd8fbe880aa4e686c59bab1.tex}}}}

\newcommand{\sailRISCVfnMemoryOpResultDropMeta}{\saildoclabelled{sailRISCVfnzMemoryOpResultzydropzymeta}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmemoryopresult_drop_metafa9388b5fdd8fbe880aa4e686c59bab1.tex}}}}

\newcommand{\sailRISCVtypeExtFetchAddrCheck}{\saildoclabelled{sailRISCVtypezExtzyFetchAddrzyCheck}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_fetchaddr_checkea47f0986744ae6c29753d54694485fe.tex}}}}

\newcommand{\sailRISCVtypeExtControlAddrCheck}{\saildoclabelled{sailRISCVtypezExtzyControlAddrzyCheck}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_controladdr_checka9d6f41abcba03f32cc75e65e808a059.tex}}}}

\newcommand{\sailRISCVtypeExtDataAddrCheck}{\saildoclabelled{sailRISCVtypezExtzyDataAddrzyCheck}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_dataaddr_checkae2f55c86bbc0d35297825ba44134f12.tex}}}}

\newcommand{\sailRISCVvalhandleCheriCapException}{\saildoclabelled{sailRISCVzhandlezycherizycapzyexception}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_cheri_cap_exceptionc1ff083ca6d0a739fb48243e22ff4898.tex}}}}

\newcommand{\sailRISCVfnhandleCheriCapException}{\saildoclabelled{sailRISCVfnzhandlezycherizycapzyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_cheri_cap_exceptionc1ff083ca6d0a739fb48243e22ff4898.tex}}}}

\newcommand{\sailRISCVvalhandleCheriRegException}{\saildoclabelled{sailRISCVzhandlezycherizyregzyexception}{\saildocval{Causes the processor to raise a capability exception by writing the given
capability exception cause and register number to the xtval register then
signalling an exception.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_cheri_reg_exceptionfad1b48ae08f4eb90d02a5d75771c894.tex}}}}

\newcommand{\sailRISCVfnhandleCheriRegException}{\saildoclabelled{sailRISCVfnzhandlezycherizyregzyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_cheri_reg_exceptionfad1b48ae08f4eb90d02a5d75771c894.tex}}}}

\newcommand{\sailRISCVvalhandleCheriPccException}{\saildoclabelled{sailRISCVzhandlezycherizypcczyexception}{\saildocval{Is as \hyperref[sailRISCVzhandlezycherizycapzyexception]{\lstinline{handle_cheri_cap_exception}} except that the capability register
number uses the special value 0x10 indicating the PCC register.

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_cheri_pcc_exception3ca0178a61c5394ac2c49197cedda1c1.tex}}}}

\newcommand{\sailRISCVfnhandleCheriPccException}{\saildoclabelled{sailRISCVfnzhandlezycherizypcczyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_cheri_pcc_exception3ca0178a61c5394ac2c49197cedda1c1.tex}}}}

\newcommand{\sailRISCVvalpccAccessSystemRegs}{\saildoclabelled{sailRISCVzpcczyaccesszysystemzyregs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpcc_access_system_regsc75c9194580770304d0d456839785b75.tex}}}}

\newcommand{\sailRISCVfnpccAccessSystemRegs}{\saildoclabelled{sailRISCVfnzpcczyaccesszysystemzyregs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpcc_access_system_regsc75c9194580770304d0d456839785b75.tex}}}}

\newcommand{\sailRISCVtypeextFetchAddrError}{\saildoclabelled{sailRISCVtypezextzyfetchzyaddrzyerror}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_fetch_addr_error77c89145df888a86f60f8c4b402dc719.tex}}}}

\newcommand{\sailRISCVvalextFetchCheckPc}{\saildoclabelled{sailRISCVzextzyfetchzycheckzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_fetch_check_pc2e82f09c4f4da5465b70e5f9e6f48b77.tex}}}}

\newcommand{\sailRISCVfnextFetchCheckPc}{\saildoclabelled{sailRISCVfnzextzyfetchzycheckzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_fetch_check_pc2e82f09c4f4da5465b70e5f9e6f48b77.tex}}}}

\newcommand{\sailRISCVvalextHandleFetchCheckError}{\saildoclabelled{sailRISCVzextzyhandlezyfetchzycheckzyerror}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_handle_fetch_check_error1c773c1438a4c5dcc256df216f0a1aa9.tex}}}}

\newcommand{\sailRISCVfnextHandleFetchCheckError}{\saildoclabelled{sailRISCVfnzextzyhandlezyfetchzycheckzyerror}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_handle_fetch_check_error1c773c1438a4c5dcc256df216f0a1aa9.tex}}}}

\newcommand{\sailRISCVtypeextControlAddrError}{\saildoclabelled{sailRISCVtypezextzycontrolzyaddrzyerror}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_control_addr_error30fe954fdccd9382175241e7b6137d82.tex}}}}

\newcommand{\sailRISCVvalextControlCheckAddr}{\saildoclabelled{sailRISCVzextzycontrolzycheckzyaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_control_check_addr2d404fc3390578d569e3f547f0d18fce.tex}}}}

\newcommand{\sailRISCVfnextControlCheckAddr}{\saildoclabelled{sailRISCVfnzextzycontrolzycheckzyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_control_check_addr2d404fc3390578d569e3f547f0d18fce.tex}}}}

\newcommand{\sailRISCVvalextControlCheckPc}{\saildoclabelled{sailRISCVzextzycontrolzycheckzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_control_check_pc92c2579f955b827738ac1e5c79b85839.tex}}}}

\newcommand{\sailRISCVfnextControlCheckPc}{\saildoclabelled{sailRISCVfnzextzycontrolzycheckzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_control_check_pc92c2579f955b827738ac1e5c79b85839.tex}}}}

\newcommand{\sailRISCVvalextHandleControlCheckError}{\saildoclabelled{sailRISCVzextzyhandlezycontrolzycheckzyerror}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_handle_control_check_error7b80ca54e4133f98238aa5f1371bfc1f.tex}}}}

\newcommand{\sailRISCVfnextHandleControlCheckError}{\saildoclabelled{sailRISCVfnzextzyhandlezycontrolzycheckzyerror}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_handle_control_check_error7b80ca54e4133f98238aa5f1371bfc1f.tex}}}}

\newcommand{\sailRISCVtypeextDataAddrError}{\saildoclabelled{sailRISCVtypezextzydatazyaddrzyerror}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_data_addr_errora4f74a5b44e1f0d7e46bc0f33c466dea.tex}}}}

\newcommand{\sailRISCVvalgetCheriModeCapAddr}{\saildoclabelled{sailRISCVzgetzycherizymodezycapzyaddr}{\saildocval{For given base register and offset returns, depending on current capability
mode flag, a bounding capability, effective address, and capreg\_idx (for use
in cap cause).

}{\lstinputlisting[language=sail]{sail_latex_riscv/valzget_cheri_mode_cap_addr267a231c94a9ae3cf08d67cb43590a2e.tex}}}}

\newcommand{\sailRISCVfngetCheriModeCapAddr}{\saildoclabelled{sailRISCVfnzgetzycherizymodezycapzyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzget_cheri_mode_cap_addr267a231c94a9ae3cf08d67cb43590a2e.tex}}}}

\newcommand{\sailRISCVvalextDataGetAddr}{\saildoclabelled{sailRISCVzextzydatazygetzyaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_data_get_addra719d6978c6003ef3b6e2e57ccbf64b8.tex}}}}

\newcommand{\sailRISCVfnextDataGetAddr}{\saildoclabelled{sailRISCVfnzextzydatazygetzyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_data_get_addra719d6978c6003ef3b6e2e57ccbf64b8.tex}}}}

\newcommand{\sailRISCVvalextHandleDataCheckError}{\saildoclabelled{sailRISCVzextzyhandlezydatazycheckzyerror}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_handle_data_check_errorad2507fc7050fbd24451608767d75b73.tex}}}}

\newcommand{\sailRISCVfnextHandleDataCheckError}{\saildoclabelled{sailRISCVfnzextzyhandlezydatazycheckzyerror}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_handle_data_check_errorad2507fc7050fbd24451608767d75b73.tex}}}}

\newcommand{\sailRISCVvalextCheckXretPriv}{\saildoclabelled{sailRISCVzextzycheckzyxretzypriv}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_check_xret_priv92677d070503a361c4ac308adba53957.tex}}}}

\newcommand{\sailRISCVfnextCheckXretPriv}{\saildoclabelled{sailRISCVfnzextzycheckzyxretzypriv}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_check_xret_priv92677d070503a361c4ac308adba53957.tex}}}}

\newcommand{\sailRISCVvalextFailXretPriv}{\saildoclabelled{sailRISCVzextzyfailzyxretzypriv}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_fail_xret_priva071b88d32f48ad8e720a4cae916da8b.tex}}}}

\newcommand{\sailRISCVfnextFailXretPriv}{\saildoclabelled{sailRISCVfnzextzyfailzyxretzypriv}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_fail_xret_priva071b88d32f48ad8e720a4cae916da8b.tex}}}}

\newcommand{\sailRISCVvalextCheckCSR}{\saildoclabelled{sailRISCVzextzycheckzyCSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_check_csreef82c82c124fe04d74fc6fd8219bb68.tex}}}}

\newcommand{\sailRISCVfnextCheckCSR}{\saildoclabelled{sailRISCVfnzextzycheckzyCSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_check_csreef82c82c124fe04d74fc6fd8219bb68.tex}}}}

\newcommand{\sailRISCVvalextCheckCSRFail}{\saildoclabelled{sailRISCVzextzycheckzyCSRzyfail}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_check_csr_fail991cc4645a62a48eb645391d3988288a.tex}}}}

\newcommand{\sailRISCVfnextCheckCSRFail}{\saildoclabelled{sailRISCVfnzextzycheckzyCSRzyfail}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_check_csr_fail991cc4645a62a48eb645391d3988288a.tex}}}}

\newcommand{\sailRISCVfnextVetoDisableC}{\saildoclabelled{sailRISCVfnzextzyvetozydisablezyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_veto_disable_cd10c2d1c5077060fa007c1628d7aaa8c.tex}}}}

\newcommand{\sailRISCVvalelfTohost}{\saildoclabelled{sailRISCVzelfzytohost}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzelf_tohost30cafcd41bc201ebfe5bbd0510aa0b7c.tex}}}}

\newcommand{\sailRISCVvalelfEntry}{\saildoclabelled{sailRISCVzelfzyentry}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzelf_entry2a366da786fa7f56d47732b2fddb2821.tex}}}}

\newcommand{\sailRISCVvalplatRamBase}{\saildoclabelled{sailRISCVzplatzyramzybase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_ram_base0d7614688445a7408614bad359843641.tex}}}}

\newcommand{\sailRISCVvalplatRamSizze}{\saildoclabelled{sailRISCVzplatzyramzysizze}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_ram_sizze3e389712a74fd397e22555e7f548f008.tex}}}}

\newcommand{\sailRISCVvalplatEnablePmp}{\saildoclabelled{sailRISCVzplatzyenablezypmp}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_enable_pmpe3a19dd2b08d4a89664077b8a1cf0844.tex}}}}

\newcommand{\sailRISCVvalplatEnableDirtyUpdate}{\saildoclabelled{sailRISCVzplatzyenablezydirtyzyupdate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_enable_dirty_update0b255805eb9610b556493bfe506416f2.tex}}}}

\newcommand{\sailRISCVvalplatEnableMisalignedAccess}{\saildoclabelled{sailRISCVzplatzyenablezymisalignedzyaccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_enable_misaligned_accesscb4191568185cb3901b1944164f65f6e.tex}}}}

\newcommand{\sailRISCVvalplatMtvalHasIllegalInstBits}{\saildoclabelled{sailRISCVzplatzymtvalzyhaszyillegalzyinstzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_mtval_has_illegal_inst_bits49cda37cfdfffb5c464c6333bb83f0b0.tex}}}}

\newcommand{\sailRISCVvalplatRomBase}{\saildoclabelled{sailRISCVzplatzyromzybase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_rom_basebdbb354c7f3bb238fa08300023cbf0b5.tex}}}}

\newcommand{\sailRISCVvalplatRomSizze}{\saildoclabelled{sailRISCVzplatzyromzysizze}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_rom_sizze563dbbc4d715886f76fbde684ac8a500.tex}}}}

\newcommand{\sailRISCVvalplatClintBase}{\saildoclabelled{sailRISCVzplatzyclintzybase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_clint_base0196a3035036838f7fe4f78d61a1f9d8.tex}}}}

\newcommand{\sailRISCVvalplatClintSizze}{\saildoclabelled{sailRISCVzplatzyclintzysizze}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_clint_sizze8fb2ec94310f08d19d4c7c0476f57919.tex}}}}

\newcommand{\sailRISCVvalplatHtifTohost}{\saildoclabelled{sailRISCVzplatzyhtifzytohost}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_htif_tohostf9ba2e7ae67de81976fbefc0304b89d1.tex}}}}

\newcommand{\sailRISCVfnplatHtifTohost}{\saildoclabelled{sailRISCVfnzplatzyhtifzytohost}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzplat_htif_tohostf9ba2e7ae67de81976fbefc0304b89d1.tex}}}}

\newcommand{\sailRISCVvalphysMemSegments}{\saildoclabelled{sailRISCVzphyszymemzysegments}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzphys_mem_segments83ff72aa5aa998a329fa30de106aa0a7.tex}}}}

\newcommand{\sailRISCVfnphysMemSegments}{\saildoclabelled{sailRISCVfnzphyszymemzysegments}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzphys_mem_segments83ff72aa5aa998a329fa30de106aa0a7.tex}}}}

\newcommand{\sailRISCVvalwithinPhysMem}{\saildoclabelled{sailRISCVzwithinzyphyszymem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwithin_phys_mem5b6233a64f93394cb594812a945dcbb2.tex}}}}

\newcommand{\sailRISCVfnwithinPhysMem}{\saildoclabelled{sailRISCVfnzwithinzyphyszymem}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwithin_phys_mem5b6233a64f93394cb594812a945dcbb2.tex}}}}

\newcommand{\sailRISCVvalwithinClint}{\saildoclabelled{sailRISCVzwithinzyclint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwithin_clintc139e042afc9910b6edf55c2c70f2e80.tex}}}}

\newcommand{\sailRISCVfnwithinClint}{\saildoclabelled{sailRISCVfnzwithinzyclint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwithin_clintc139e042afc9910b6edf55c2c70f2e80.tex}}}}

\newcommand{\sailRISCVvalwithinHtifWritable}{\saildoclabelled{sailRISCVzwithinzyhtifzywritable}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwithin_htif_writablec356d0ea372a60437fdf28745e5e9ae3.tex}}}}

\newcommand{\sailRISCVfnwithinHtifWritable}{\saildoclabelled{sailRISCVfnzwithinzyhtifzywritable}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwithin_htif_writablec356d0ea372a60437fdf28745e5e9ae3.tex}}}}

\newcommand{\sailRISCVvalwithinHtifReadable}{\saildoclabelled{sailRISCVzwithinzyhtifzyreadable}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwithin_htif_readable2f6131e40985c12d9270943521113c33.tex}}}}

\newcommand{\sailRISCVfnwithinHtifReadable}{\saildoclabelled{sailRISCVfnzwithinzyhtifzyreadable}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwithin_htif_readable2f6131e40985c12d9270943521113c33.tex}}}}

\newcommand{\sailRISCVvalplatInsnsPerTick}{\saildoclabelled{sailRISCVzplatzyinsnszyperzytick}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_insns_per_tick0a43cf4e39e3447031fdc4fb6c22d20e.tex}}}}

\newcommand{\sailRISCVvalclintLoad}{\saildoclabelled{sailRISCVzclintzyload}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzclint_load21de915eadac54aac5354dd7bcbb8d32.tex}}}}

\newcommand{\sailRISCVfnclintLoad}{\saildoclabelled{sailRISCVfnzclintzyload}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzclint_load21de915eadac54aac5354dd7bcbb8d32.tex}}}}

\newcommand{\sailRISCVvalclintDispatch}{\saildoclabelled{sailRISCVzclintzydispatch}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzclint_dispatch8f07ea27f21c1842cfbd7abdf66f1da6.tex}}}}

\newcommand{\sailRISCVfnclintDispatch}{\saildoclabelled{sailRISCVfnzclintzydispatch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzclint_dispatch8f07ea27f21c1842cfbd7abdf66f1da6.tex}}}}

\newcommand{\sailRISCVvalclintStore}{\saildoclabelled{sailRISCVzclintzystore}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzclint_store5ac6a4caa2fe222e7b924cd9a27ec52f.tex}}}}

\newcommand{\sailRISCVfnclintStore}{\saildoclabelled{sailRISCVfnzclintzystore}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzclint_store5ac6a4caa2fe222e7b924cd9a27ec52f.tex}}}}

\newcommand{\sailRISCVvaltickClock}{\saildoclabelled{sailRISCVztickzyclock}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztick_clocka855f1c53aa2515a7a67cd69b5b3d663.tex}}}}

\newcommand{\sailRISCVfntickClock}{\saildoclabelled{sailRISCVfnztickzyclock}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztick_clocka855f1c53aa2515a7a67cd69b5b3d663.tex}}}}

\newcommand{\sailRISCVvalplatTermWrite}{\saildoclabelled{sailRISCVzplatzytermzywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_term_write036fbb8469eac6f64f37bf65565a5f02.tex}}}}

\newcommand{\sailRISCVvalplatTermRead}{\saildoclabelled{sailRISCVzplatzytermzyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplat_term_readbc174c8d489d235edca54e912406e103.tex}}}}

\newcommand{\sailRISCVtypehtifCmd}{\saildoclabelled{sailRISCVtypezhtifzycmd}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezhtif_cmd11bed6786969720c8c78224801520c9a.tex}}}}

\newcommand{\sailRISCVvalMkHtifCmd}{\saildoclabelled{sailRISCVzMkzyhtifzycmd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_htif_cmde6729ad1ed1b5a3925de51048804de68.tex}}}}

\newcommand{\sailRISCVfnMkHtifCmd}{\saildoclabelled{sailRISCVfnzMkzyhtifzycmd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_htif_cmde6729ad1ed1b5a3925de51048804de68.tex}}}}

\newcommand{\sailRISCVvalGetHtifCmdBits}{\saildoclabelled{sailRISCVzzygetzyhtifzycmdzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_htif_cmd_bits1eb71429743386e681784c96e268deaf.tex}}}}

\newcommand{\sailRISCVfnGetHtifCmdBits}{\saildoclabelled{sailRISCVfnzzygetzyhtifzycmdzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_htif_cmd_bits1eb71429743386e681784c96e268deaf.tex}}}}

\newcommand{\sailRISCVvalSetHtifCmdBits}{\saildoclabelled{sailRISCVzzysetzyhtifzycmdzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_htif_cmd_bits689a1226135e157ab73f85b4e32f7b0e.tex}}}}

\newcommand{\sailRISCVfnSetHtifCmdBits}{\saildoclabelled{sailRISCVfnzzysetzyhtifzycmdzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_htif_cmd_bits689a1226135e157ab73f85b4e32f7b0e.tex}}}}

\newcommand{\sailRISCVvalUpdateHtifCmdBits}{\saildoclabelled{sailRISCVzzyupdatezyhtifzycmdzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_htif_cmd_bitsf4016ddf8b504ce2ad50554db668de5e.tex}}}}

\newcommand{\sailRISCVfnUpdateHtifCmdBits}{\saildoclabelled{sailRISCVfnzzyupdatezyhtifzycmdzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_htif_cmd_bitsf4016ddf8b504ce2ad50554db668de5e.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFFFFupdateBits}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFFFFzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFFFFzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGGGGModBits}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGGGGzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGGGGz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetHtifCmdDevice}{\saildoclabelled{sailRISCVzzygetzyhtifzycmdzydevice}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_htif_cmd_device49a4f976524fe1bb4129d075a7e50cb3.tex}}}}

\newcommand{\sailRISCVfnGetHtifCmdDevice}{\saildoclabelled{sailRISCVfnzzygetzyhtifzycmdzydevice}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_htif_cmd_device49a4f976524fe1bb4129d075a7e50cb3.tex}}}}

\newcommand{\sailRISCVvalSetHtifCmdDevice}{\saildoclabelled{sailRISCVzzysetzyhtifzycmdzydevice}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_htif_cmd_deviceca3d219cd020878f1e936d65dadd246c.tex}}}}

\newcommand{\sailRISCVfnSetHtifCmdDevice}{\saildoclabelled{sailRISCVfnzzysetzyhtifzycmdzydevice}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_htif_cmd_deviceca3d219cd020878f1e936d65dadd246c.tex}}}}

\newcommand{\sailRISCVvalUpdateHtifCmdDevice}{\saildoclabelled{sailRISCVzzyupdatezyhtifzycmdzydevice}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_htif_cmd_device37d8d93e2615eb16246d9d3624507e12.tex}}}}

\newcommand{\sailRISCVfnUpdateHtifCmdDevice}{\saildoclabelled{sailRISCVfnzzyupdatezyhtifzycmdzydevice}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_htif_cmd_device37d8d93e2615eb16246d9d3624507e12.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHHHHupdateDevice}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHHHHzupdatezydevice}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHHHHzupdate_device133872281fc83dcb5df6232f6344d8c0.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIIIIModDevice}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIIIIzzymodzydevice}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIIIIz_mod_deviced59eb8a2803361d08f70d5dfe4de57a2.tex}}}}

\newcommand{\sailRISCVvalGetHtifCmdCmd}{\saildoclabelled{sailRISCVzzygetzyhtifzycmdzycmd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_htif_cmd_cmd819958801f753cde6a79cea6d1060596.tex}}}}

\newcommand{\sailRISCVfnGetHtifCmdCmd}{\saildoclabelled{sailRISCVfnzzygetzyhtifzycmdzycmd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_htif_cmd_cmd819958801f753cde6a79cea6d1060596.tex}}}}

\newcommand{\sailRISCVvalSetHtifCmdCmd}{\saildoclabelled{sailRISCVzzysetzyhtifzycmdzycmd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_htif_cmd_cmd0433aa4c5b2a4721f8f44a87e408d238.tex}}}}

\newcommand{\sailRISCVfnSetHtifCmdCmd}{\saildoclabelled{sailRISCVfnzzysetzyhtifzycmdzycmd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_htif_cmd_cmd0433aa4c5b2a4721f8f44a87e408d238.tex}}}}

\newcommand{\sailRISCVvalUpdateHtifCmdCmd}{\saildoclabelled{sailRISCVzzyupdatezyhtifzycmdzycmd}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_htif_cmd_cmd6ec3dd793a5d6eea4a6de9c247ff1ed7.tex}}}}

\newcommand{\sailRISCVfnUpdateHtifCmdCmd}{\saildoclabelled{sailRISCVfnzzyupdatezyhtifzycmdzycmd}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_htif_cmd_cmd6ec3dd793a5d6eea4a6de9c247ff1ed7.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJJJJupdateCmd}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJJJJzupdatezycmd}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJJJJzupdate_cmdfa3836cfddf11c618c06ae9d2b47cd43.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKKKKModCmd}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKKKKzzymodzycmd}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKKKKz_mod_cmda78881afb278208f2e0a03703f92acc3.tex}}}}

\newcommand{\sailRISCVvalGetHtifCmdPayload}{\saildoclabelled{sailRISCVzzygetzyhtifzycmdzypayload}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_htif_cmd_payload61085de7e39b8efa3ae178ccc88eb7d5.tex}}}}

\newcommand{\sailRISCVfnGetHtifCmdPayload}{\saildoclabelled{sailRISCVfnzzygetzyhtifzycmdzypayload}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_htif_cmd_payload61085de7e39b8efa3ae178ccc88eb7d5.tex}}}}

\newcommand{\sailRISCVvalSetHtifCmdPayload}{\saildoclabelled{sailRISCVzzysetzyhtifzycmdzypayload}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_htif_cmd_payload54f16ea011075a1e7c5afa0c27e684a6.tex}}}}

\newcommand{\sailRISCVfnSetHtifCmdPayload}{\saildoclabelled{sailRISCVfnzzysetzyhtifzycmdzypayload}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_htif_cmd_payload54f16ea011075a1e7c5afa0c27e684a6.tex}}}}

\newcommand{\sailRISCVvalUpdateHtifCmdPayload}{\saildoclabelled{sailRISCVzzyupdatezyhtifzycmdzypayload}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_htif_cmd_payloadf8c76e11f35c2157b590a60e4678b1cc.tex}}}}

\newcommand{\sailRISCVfnUpdateHtifCmdPayload}{\saildoclabelled{sailRISCVfnzzyupdatezyhtifzycmdzypayload}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_htif_cmd_payloadf8c76e11f35c2157b590a60e4678b1cc.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLLLLupdatePayload}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLLLLzupdatezypayload}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLLLLzupdate_payload1cd3e49aac00ade7b567c8c5fce6bd11.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMMMMModPayload}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMMMMzzymodzypayload}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMMMMz_mod_payload7f7d1a64858e00d9a581ddd7341ee771.tex}}}}

\newcommand{\sailRISCVvalhtifLoad}{\saildoclabelled{sailRISCVzhtifzyload}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhtif_load7bc11b4853a5dae019f61722a0a6d6d7.tex}}}}

\newcommand{\sailRISCVfnhtifLoad}{\saildoclabelled{sailRISCVfnzhtifzyload}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhtif_load7bc11b4853a5dae019f61722a0a6d6d7.tex}}}}

\newcommand{\sailRISCVvalhtifStore}{\saildoclabelled{sailRISCVzhtifzystore}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhtif_storeab9d062182e5f884583204ccd435221d.tex}}}}

\newcommand{\sailRISCVfnhtifStore}{\saildoclabelled{sailRISCVfnzhtifzystore}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhtif_storeab9d062182e5f884583204ccd435221d.tex}}}}

\newcommand{\sailRISCVvalhtifTick}{\saildoclabelled{sailRISCVzhtifzytick}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhtif_tick227711b74637bcd9c79730b4942f90fb.tex}}}}

\newcommand{\sailRISCVfnhtifTick}{\saildoclabelled{sailRISCVfnzhtifzytick}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhtif_tick227711b74637bcd9c79730b4942f90fb.tex}}}}

\newcommand{\sailRISCVvalwithinMmioReadable}{\saildoclabelled{sailRISCVzwithinzymmiozyreadable}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwithin_mmio_readable2afaf2bf016b6ead5a5708ec8508d184.tex}}}}

\newcommand{\sailRISCVfnwithinMmioReadable}{\saildoclabelled{sailRISCVfnzwithinzymmiozyreadable}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwithin_mmio_readable2afaf2bf016b6ead5a5708ec8508d184.tex}}}}

\newcommand{\sailRISCVvalwithinMmioWritable}{\saildoclabelled{sailRISCVzwithinzymmiozywritable}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwithin_mmio_writable310089204ce2d4e6a33811b1982373ad.tex}}}}

\newcommand{\sailRISCVfnwithinMmioWritable}{\saildoclabelled{sailRISCVfnzwithinzymmiozywritable}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwithin_mmio_writable310089204ce2d4e6a33811b1982373ad.tex}}}}

\newcommand{\sailRISCVvalmmioRead}{\saildoclabelled{sailRISCVzmmiozyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmmio_read910c976398a0cf73e8b4d12641a665c1.tex}}}}

\newcommand{\sailRISCVfnmmioRead}{\saildoclabelled{sailRISCVfnzmmiozyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmmio_read910c976398a0cf73e8b4d12641a665c1.tex}}}}

\newcommand{\sailRISCVvalmmioWrite}{\saildoclabelled{sailRISCVzmmiozywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmmio_writec1bd5fc64a027d200e43ae1730320ed7.tex}}}}

\newcommand{\sailRISCVfnmmioWrite}{\saildoclabelled{sailRISCVfnzmmiozywrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmmio_writec1bd5fc64a027d200e43ae1730320ed7.tex}}}}

\newcommand{\sailRISCVvalinitPlatform}{\saildoclabelled{sailRISCVzinitzyplatform}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_platform487cad4292d23a20d6a3d0b81157a250.tex}}}}

\newcommand{\sailRISCVfninitPlatform}{\saildoclabelled{sailRISCVfnzinitzyplatform}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_platform487cad4292d23a20d6a3d0b81157a250.tex}}}}

\newcommand{\sailRISCVvaltickPlatform}{\saildoclabelled{sailRISCVztickzyplatform}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztick_platformc49251d76e66d78fce3dd1f18a27869c.tex}}}}

\newcommand{\sailRISCVfntickPlatform}{\saildoclabelled{sailRISCVfnztickzyplatform}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztick_platformc49251d76e66d78fce3dd1f18a27869c.tex}}}}

\newcommand{\sailRISCVvalhandleIllegal}{\saildoclabelled{sailRISCVzhandlezyillegal}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_illegal5907526c9d8e4989ca440b67ea4948c3.tex}}}}

\newcommand{\sailRISCVfnhandleIllegal}{\saildoclabelled{sailRISCVfnzhandlezyillegal}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_illegal5907526c9d8e4989ca440b67ea4948c3.tex}}}}

\newcommand{\sailRISCVvalplatformWfi}{\saildoclabelled{sailRISCVzplatformzywfi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzplatform_wfi377b23f6619d58844892f179f2934ac6.tex}}}}

\newcommand{\sailRISCVfnplatformWfi}{\saildoclabelled{sailRISCVfnzplatformzywfi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzplatform_wfi377b23f6619d58844892f179f2934ac6.tex}}}}

\newcommand{\sailRISCVvalisAlignedAddr}{\saildoclabelled{sailRISCVziszyalignedzyaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_aligned_addr6fae0ea13237382ac6720d04123fd943.tex}}}}

\newcommand{\sailRISCVfnisAlignedAddr}{\saildoclabelled{sailRISCVfnziszyalignedzyaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_aligned_addr6fae0ea13237382ac6720d04123fd943.tex}}}}

\newcommand{\sailRISCVvalreadKindOfFlags}{\saildoclabelled{sailRISCVzreadzykindzyofzyflags}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzread_kind_of_flagsbdfde0c548450764d5ed916ca1cb98ac.tex}}}}

\newcommand{\sailRISCVfnreadKindOfFlags}{\saildoclabelled{sailRISCVfnzreadzykindzyofzyflags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzread_kind_of_flagsbdfde0c548450764d5ed916ca1cb98ac.tex}}}}

\newcommand{\sailRISCVvalphysMemRead}{\saildoclabelled{sailRISCVzphyszymemzyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzphys_mem_readdcad862ae3a42c22bfc78bad8e3328db.tex}}}}

\newcommand{\sailRISCVfnphysMemRead}{\saildoclabelled{sailRISCVfnzphyszymemzyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzphys_mem_readdcad862ae3a42c22bfc78bad8e3328db.tex}}}}

\newcommand{\sailRISCVvalcheckedMemRead}{\saildoclabelled{sailRISCVzcheckedzymemzyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzchecked_mem_read46a92fcd62c31279edfc3bc18c424fa0.tex}}}}

\newcommand{\sailRISCVfncheckedMemRead}{\saildoclabelled{sailRISCVfnzcheckedzymemzyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzchecked_mem_read46a92fcd62c31279edfc3bc18c424fa0.tex}}}}

\newcommand{\sailRISCVvalpmpMemRead}{\saildoclabelled{sailRISCVzpmpzymemzyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmp_mem_readc45533831bda1c394396c536ba168b7a.tex}}}}

\newcommand{\sailRISCVfnpmpMemRead}{\saildoclabelled{sailRISCVfnzpmpzymemzyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmp_mem_readc45533831bda1c394396c536ba168b7a.tex}}}}

\newcommand{\sailRISCVvalrvfiRead}{\saildoclabelled{sailRISCVzrvfizyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrvfi_readaee7411fcd70e67f9e6d2f7f9f563435.tex}}}}

\newcommand{\sailRISCVfnrvfiRead}{\saildoclabelled{sailRISCVfnzrvfizyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrvfi_readaee7411fcd70e67f9e6d2f7f9f563435.tex}}}}

\newcommand{\sailRISCVvalmemRead}{\saildoclabelled{sailRISCVzmemzyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_readbc59b9b8e622af015b97ceb8dcd5c69e.tex}}}}

\newcommand{\sailRISCVvalmemReadMeta}{\saildoclabelled{sailRISCVzmemzyreadzymeta}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_read_metaa66233a97620233d3f80f4bf1a13c232.tex}}}}

\newcommand{\sailRISCVfnmemReadMeta}{\saildoclabelled{sailRISCVfnzmemzyreadzymeta}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_read_metaa66233a97620233d3f80f4bf1a13c232.tex}}}}

\newcommand{\sailRISCVfnmemRead}{\saildoclabelled{sailRISCVfnzmemzyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_readbc59b9b8e622af015b97ceb8dcd5c69e.tex}}}}

\newcommand{\sailRISCVvalmemWriteEa}{\saildoclabelled{sailRISCVzmemzywritezyea}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_write_eaf1486ee81ccf925e874de8977b0270e9.tex}}}}

\newcommand{\sailRISCVfnmemWriteEa}{\saildoclabelled{sailRISCVfnzmemzywritezyea}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_write_eaf1486ee81ccf925e874de8977b0270e9.tex}}}}

\newcommand{\sailRISCVvalrvfiWrite}{\saildoclabelled{sailRISCVzrvfizywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrvfi_write8e76a07b5a6f2a7b76947099108996b1.tex}}}}

\newcommand{\sailRISCVfnrvfiWrite}{\saildoclabelled{sailRISCVfnzrvfizywrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzrvfi_write8e76a07b5a6f2a7b76947099108996b1.tex}}}}

\newcommand{\sailRISCVvalphysMemWrite}{\saildoclabelled{sailRISCVzphyszymemzywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzphys_mem_writefae7815adda192bed56129eba4b7bb01.tex}}}}

\newcommand{\sailRISCVfnphysMemWrite}{\saildoclabelled{sailRISCVfnzphyszymemzywrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzphys_mem_writefae7815adda192bed56129eba4b7bb01.tex}}}}

\newcommand{\sailRISCVvalcheckedMemWrite}{\saildoclabelled{sailRISCVzcheckedzymemzywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzchecked_mem_write765e0693788c9f4b01c2243ece39909e.tex}}}}

\newcommand{\sailRISCVfncheckedMemWrite}{\saildoclabelled{sailRISCVfnzcheckedzymemzywrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzchecked_mem_write765e0693788c9f4b01c2243ece39909e.tex}}}}

\newcommand{\sailRISCVvalpmpMemWrite}{\saildoclabelled{sailRISCVzpmpzymemzywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzpmp_mem_write4ae53a6de2384826cc3e765eccd350e8.tex}}}}

\newcommand{\sailRISCVfnpmpMemWrite}{\saildoclabelled{sailRISCVfnzpmpzymemzywrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzpmp_mem_write4ae53a6de2384826cc3e765eccd350e8.tex}}}}

\newcommand{\sailRISCVvalmemWriteValueMeta}{\saildoclabelled{sailRISCVzmemzywritezyvaluezymeta}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_write_value_meta586f37dd78d9b5be2a948e83778e6186.tex}}}}

\newcommand{\sailRISCVfnmemWriteValueMeta}{\saildoclabelled{sailRISCVfnzmemzywritezyvaluezymeta}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_write_value_meta586f37dd78d9b5be2a948e83778e6186.tex}}}}

\newcommand{\sailRISCVvalmemWriteValue}{\saildoclabelled{sailRISCVzmemzywritezyvalue}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_write_valuec32f59efd2dcb7ea78ea4c9778bdf2e1.tex}}}}

\newcommand{\sailRISCVfnmemWriteValue}{\saildoclabelled{sailRISCVfnzmemzywritezyvalue}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_write_valuec32f59efd2dcb7ea78ea4c9778bdf2e1.tex}}}}

\newcommand{\sailRISCVvalmemReadCap}{\saildoclabelled{sailRISCVzmemzyreadzycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_read_cap518c2935d72d61e3ceee2abb80c9fce5.tex}}}}

\newcommand{\sailRISCVfnmemReadCap}{\saildoclabelled{sailRISCVfnzmemzyreadzycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_read_cap518c2935d72d61e3ceee2abb80c9fce5.tex}}}}

\newcommand{\sailRISCVvalmemWriteEaCap}{\saildoclabelled{sailRISCVzmemzywritezyeazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_write_ea_capaa2cfa0cf86165d13bd79024ad44b71d.tex}}}}

\newcommand{\sailRISCVfnmemWriteEaCap}{\saildoclabelled{sailRISCVfnzmemzywritezyeazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_write_ea_capaa2cfa0cf86165d13bd79024ad44b71d.tex}}}}

\newcommand{\sailRISCVvalmemWriteCap}{\saildoclabelled{sailRISCVzmemzywritezycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmem_write_cap1a1d6143df72b48afdcbdae2e99e77f4.tex}}}}

\newcommand{\sailRISCVfnmemWriteCap}{\saildoclabelled{sailRISCVfnzmemzywritezycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmem_write_cap1a1d6143df72b48afdcbdae2e99e77f4.tex}}}}

\newcommand{\sailRISCVtypepteAttribs}{\saildoclabelled{sailRISCVtypezpteAttribs}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpteattribs7d3296aef3ee8195982b63fe09ada4c1.tex}}}}

\newcommand{\sailRISCVtypePTEBits}{\saildoclabelled{sailRISCVtypezPTEzyBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpte_bits8fb42d02184f92f56f1b4720e0954290.tex}}}}

\newcommand{\sailRISCVvalMkPTEBits}{\saildoclabelled{sailRISCVzMkzyPTEzyBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_pte_bits2f40a3dc189d8feaf027fdaa7cd0c939.tex}}}}

\newcommand{\sailRISCVfnMkPTEBits}{\saildoclabelled{sailRISCVfnzMkzyPTEzyBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_pte_bits2f40a3dc189d8feaf027fdaa7cd0c939.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsBits}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_bits6cd7748e02dfe09da9dd53f24f9ac073.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsBits}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_bits6cd7748e02dfe09da9dd53f24f9ac073.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsBits}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_bits6d0635987f7718a8a39cf3033064c503.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsBits}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_bits6d0635987f7718a8a39cf3033064c503.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsBits}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_bits103014768edd92dc714fb7a033a0405f.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsBits}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_bits103014768edd92dc714fb7a033a0405f.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNNNNupdateBits}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNNNNzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNNNNzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOOOOModBits}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOOOOzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOOOOz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsD}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_d1ee6a89af287b35ae0a1cf2945b86d59.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsD}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_d1ee6a89af287b35ae0a1cf2945b86d59.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsD}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_d91bbe4815197f856eaded6975a2b164b.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsD}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_d91bbe4815197f856eaded6975a2b164b.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsD}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_d0702d6e9e8c79296c17be6a87f7d2bcb.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsD}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_d0702d6e9e8c79296c17be6a87f7d2bcb.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPPPPupdateD}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPPPPzupdatezyD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPPPPzupdate_da9201c8a6710e680d16238f3581a0227.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQQQQModD}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQQQQzzymodzyD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQQQQz_mod_d8c29507d9735e49d608a373bd2e2c599.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsA}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_adca5243c2ba1646df88e501938973569.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsA}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_adca5243c2ba1646df88e501938973569.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsA}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_aac67ea7f6b10ab3673728f748f93c292.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsA}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_aac67ea7f6b10ab3673728f748f93c292.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsA}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyA}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_a3004f24784d29ad77e6bb0801c41e98e.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsA}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyA}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_a3004f24784d29ad77e6bb0801c41e98e.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRRRRupdateA}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRRRRzupdatezyA}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRRRRzupdate_ab740c1f378b55b3328b2a9f25ff6c1cf.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSSSSModA}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSSSSzzymodzyA}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSSSSz_mod_a62a6f88676512d98a363811f9f5ba327.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsG}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_g072ec08934990455850facd53f018b89.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsG}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_g072ec08934990455850facd53f018b89.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsG}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_g31ff87423c27525881946540eb3368f0.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsG}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_g31ff87423c27525881946540eb3368f0.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsG}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_g7f8aa128b55e6f52846f32adb9e9a045.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsG}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_g7f8aa128b55e6f52846f32adb9e9a045.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTTTTupdateG}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTTTTzupdatezyG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTTTTzupdate_ga61979e0097ae60f8598f57688dbae8b.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUUUUModG}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUUUUzzymodzyG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUUUUz_mod_g521053c016cb3f20bf7b96843a7a2cf4.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsU}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_u300741c1239ab0c65dc451f1700b52d8.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsU}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_u300741c1239ab0c65dc451f1700b52d8.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsU}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_u7152ad61970d5f3617d43634186dfaf6.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsU}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_u7152ad61970d5f3617d43634186dfaf6.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsU}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_u977bcbc754c6423b417ff582c0113450.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsU}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_u977bcbc754c6423b417ff582c0113450.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVVVVupdateU}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVVVVzupdatezyU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVVVVzupdate_uf25457b59a73b45bf964c7ab354d043c.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWWWWModU}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWWWWzzymodzyU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWWWWz_mod_u960ee5decf6c18ea57af0e0387ef7d9c.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsX}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_x1b94d5b50779d8431b6a164038524c85.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsX}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_x1b94d5b50779d8431b6a164038524c85.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsX}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_xd8616f420b73ae2b89e310bf44d3a11a.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsX}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_xd8616f420b73ae2b89e310bf44d3a11a.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsX}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_xe681f15474cf63965beb076cc7920964.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsX}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_xe681f15474cf63965beb076cc7920964.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXXXXupdateX}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXXXXzupdatezyX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXXXXzupdate_x647abdeca7ac108f059148e19df0452e.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYYYYModX}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYYYYzzymodzyX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYYYYz_mod_xc906d7554de3b79cd0cc78501a562587.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsW}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_w1d621d1d07d6e1ee0c6cbdd6eff9e867.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsW}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_w1d621d1d07d6e1ee0c6cbdd6eff9e867.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsW}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_w6af9664f46a96e5953a99351ac9f2eec.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsW}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_w6af9664f46a96e5953a99351ac9f2eec.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsW}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_w18528f50b9477178a61c7f8ca1c44e05.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsW}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_w18528f50b9477178a61c7f8ca1c44e05.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZZZZZupdateW}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZZZZZzupdatezyW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZZZZZzupdate_w3209efc3cdd41bbc0810494fad257f06.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAAAAAModW}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAAAAAzzymodzyW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAAAAAz_mod_w196183ee717bdd84cd7d5e4b2af0b219.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsR}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_r3a52c7a77cb754fb6a6eb55405de30cd.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsR}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_r3a52c7a77cb754fb6a6eb55405de30cd.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsR}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_r7ddb8623ba4795fb0437583737d032bc.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsR}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_r7ddb8623ba4795fb0437583737d032bc.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsR}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_r320dc9e678d3a436f17fb038197c377c.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsR}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_r320dc9e678d3a436f17fb038197c377c.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBBBBBupdateR}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBBBBBzupdatezyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBBBBBzupdate_ree87191d8946f350c6ec7e0b7d1dc14b.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCCCCCModR}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCCCCCzzymodzyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCCCCCz_mod_r2cb5b1200e8617fc71d89b8d03167318.tex}}}}

\newcommand{\sailRISCVvalGetPTEBitsV}{\saildoclabelled{sailRISCVzzygetzyPTEzyBitszyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_pte_bits_vb582fda618233a0ee7948c90600227f6.tex}}}}

\newcommand{\sailRISCVfnGetPTEBitsV}{\saildoclabelled{sailRISCVfnzzygetzyPTEzyBitszyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_pte_bits_vb582fda618233a0ee7948c90600227f6.tex}}}}

\newcommand{\sailRISCVvalSetPTEBitsV}{\saildoclabelled{sailRISCVzzysetzyPTEzyBitszyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_pte_bits_ve9a7a4a2a11bf5683da07253607039cb.tex}}}}

\newcommand{\sailRISCVfnSetPTEBitsV}{\saildoclabelled{sailRISCVfnzzysetzyPTEzyBitszyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_pte_bits_ve9a7a4a2a11bf5683da07253607039cb.tex}}}}

\newcommand{\sailRISCVvalUpdatePTEBitsV}{\saildoclabelled{sailRISCVzzyupdatezyPTEzyBitszyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_pte_bits_vf1ed439c0a93204c0e278d68fd72351c.tex}}}}

\newcommand{\sailRISCVfnUpdatePTEBitsV}{\saildoclabelled{sailRISCVfnzzyupdatezyPTEzyBitszyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_pte_bits_vf1ed439c0a93204c0e278d68fd72351c.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDDDDDupdateV}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDDDDDzupdatezyV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDDDDDzupdate_v550d76e01b2aee2bcdcdd8fcb788e6ae.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEEEEEModV}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEEEEEzzymodzyV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEEEEEz_mod_v136fe7ecc31e11f2521faa02b71b57fa.tex}}}}

\newcommand{\sailRISCVtypeextPte}{\saildoclabelled{sailRISCVtypezextPte}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezextpte08291a23c157d4bccbd0a79786be8e37.tex}}}}

\newcommand{\sailRISCVtypeExtPTEBits}{\saildoclabelled{sailRISCVtypezExtzyPTEzyBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezext_pte_bitsa7158098bccf12e34e307673a27a3abd.tex}}}}

\newcommand{\sailRISCVvalMkExtPTEBits}{\saildoclabelled{sailRISCVzMkzyExtzyPTEzyBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_ext_pte_bitsc4519926cf8a81ebbc7a7489bdaaf1ef.tex}}}}

\newcommand{\sailRISCVfnMkExtPTEBits}{\saildoclabelled{sailRISCVfnzMkzyExtzyPTEzyBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_ext_pte_bitsc4519926cf8a81ebbc7a7489bdaaf1ef.tex}}}}

\newcommand{\sailRISCVvalGetExtPTEBitsBits}{\saildoclabelled{sailRISCVzzygetzyExtzyPTEzyBitszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ext_pte_bits_bits65e7ce08656cda27553d43325a4acc17.tex}}}}

\newcommand{\sailRISCVfnGetExtPTEBitsBits}{\saildoclabelled{sailRISCVfnzzygetzyExtzyPTEzyBitszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ext_pte_bits_bits65e7ce08656cda27553d43325a4acc17.tex}}}}

\newcommand{\sailRISCVvalSetExtPTEBitsBits}{\saildoclabelled{sailRISCVzzysetzyExtzyPTEzyBitszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ext_pte_bits_bitsa761c9ca2c6e788009a6f80b588af6be.tex}}}}

\newcommand{\sailRISCVfnSetExtPTEBitsBits}{\saildoclabelled{sailRISCVfnzzysetzyExtzyPTEzyBitszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ext_pte_bits_bitsa761c9ca2c6e788009a6f80b588af6be.tex}}}}

\newcommand{\sailRISCVvalUpdateExtPTEBitsBits}{\saildoclabelled{sailRISCVzzyupdatezyExtzyPTEzyBitszybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ext_pte_bits_bits5b635310b9455d491454822f0311285b.tex}}}}

\newcommand{\sailRISCVfnUpdateExtPTEBitsBits}{\saildoclabelled{sailRISCVfnzzyupdatezyExtzyPTEzyBitszybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ext_pte_bits_bits5b635310b9455d491454822f0311285b.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFFFFFupdateBits}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFFFFFzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFFFFFzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGGGGGModBits}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGGGGGzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGGGGGz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetExtPTEBitsCapWrite}{\saildoclabelled{sailRISCVzzygetzyExtzyPTEzyBitszyCapWrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ext_pte_bits_capwrite0baac5a6f85e40fbdac28ee04067e65c.tex}}}}

\newcommand{\sailRISCVfnGetExtPTEBitsCapWrite}{\saildoclabelled{sailRISCVfnzzygetzyExtzyPTEzyBitszyCapWrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ext_pte_bits_capwrite0baac5a6f85e40fbdac28ee04067e65c.tex}}}}

\newcommand{\sailRISCVvalSetExtPTEBitsCapWrite}{\saildoclabelled{sailRISCVzzysetzyExtzyPTEzyBitszyCapWrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ext_pte_bits_capwriteccb693fb16cf80f8b094a130c168d1f7.tex}}}}

\newcommand{\sailRISCVfnSetExtPTEBitsCapWrite}{\saildoclabelled{sailRISCVfnzzysetzyExtzyPTEzyBitszyCapWrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ext_pte_bits_capwriteccb693fb16cf80f8b094a130c168d1f7.tex}}}}

\newcommand{\sailRISCVvalUpdateExtPTEBitsCapWrite}{\saildoclabelled{sailRISCVzzyupdatezyExtzyPTEzyBitszyCapWrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ext_pte_bits_capwritedcd59d2d59ab5341029d35f94ab8d27f.tex}}}}

\newcommand{\sailRISCVfnUpdateExtPTEBitsCapWrite}{\saildoclabelled{sailRISCVfnzzyupdatezyExtzyPTEzyBitszyCapWrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ext_pte_bits_capwritedcd59d2d59ab5341029d35f94ab8d27f.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHHHHHupdateCapWrite}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHHHHHzupdatezyCapWrite}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHHHHHzupdate_capwritec85de060c1310bedb36952771a329406.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIIIIIModCapWrite}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIIIIIzzymodzyCapWrite}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIIIIIz_mod_capwritee4dbda0d648b2ccd05f17d2dddd34537.tex}}}}

\newcommand{\sailRISCVvalGetExtPTEBitsCapRead}{\saildoclabelled{sailRISCVzzygetzyExtzyPTEzyBitszyCapRead}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_ext_pte_bits_capread333ce4aba2e72cd3f2c792b515f6703a.tex}}}}

\newcommand{\sailRISCVfnGetExtPTEBitsCapRead}{\saildoclabelled{sailRISCVfnzzygetzyExtzyPTEzyBitszyCapRead}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_ext_pte_bits_capread333ce4aba2e72cd3f2c792b515f6703a.tex}}}}

\newcommand{\sailRISCVvalSetExtPTEBitsCapRead}{\saildoclabelled{sailRISCVzzysetzyExtzyPTEzyBitszyCapRead}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_ext_pte_bits_capreadfba293dd04ef2251e165147b0523320d.tex}}}}

\newcommand{\sailRISCVfnSetExtPTEBitsCapRead}{\saildoclabelled{sailRISCVfnzzysetzyExtzyPTEzyBitszyCapRead}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_ext_pte_bits_capreadfba293dd04ef2251e165147b0523320d.tex}}}}

\newcommand{\sailRISCVvalUpdateExtPTEBitsCapRead}{\saildoclabelled{sailRISCVzzyupdatezyExtzyPTEzyBitszyCapRead}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_ext_pte_bits_capreadb593f0e07fbd2201e626b373cddf00e2.tex}}}}

\newcommand{\sailRISCVfnUpdateExtPTEBitsCapRead}{\saildoclabelled{sailRISCVfnzzyupdatezyExtzyPTEzyBitszyCapRead}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_ext_pte_bits_capreadb593f0e07fbd2201e626b373cddf00e2.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJJJJJupdateCapRead}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJJJJJzupdatezyCapRead}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJJJJJzupdate_capread56ae6dad86051d18043217916904fc13.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKKKKKModCapRead}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKKKKKzzymodzyCapRead}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKKKKKz_mod_capread786e2e18dc372ac62966150177d60d05.tex}}}}

\newcommand{\sailRISCVvalisPTEPtr}{\saildoclabelled{sailRISCVzisPTEPtr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzispteptrba43877f6dc42c078f937aa41c879446.tex}}}}

\newcommand{\sailRISCVfnisPTEPtr}{\saildoclabelled{sailRISCVfnzisPTEPtr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzispteptrba43877f6dc42c078f937aa41c879446.tex}}}}

\newcommand{\sailRISCVvalisInvalidPTE}{\saildoclabelled{sailRISCVzisInvalidPTE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzisinvalidpte046e5b8d20df2f7ed228312986edeed3.tex}}}}

\newcommand{\sailRISCVfnisInvalidPTE}{\saildoclabelled{sailRISCVfnzisInvalidPTE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzisinvalidpte046e5b8d20df2f7ed228312986edeed3.tex}}}}

\newcommand{\sailRISCVtypePTECheck}{\saildoclabelled{sailRISCVtypezPTEzyCheck}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpte_checke4890d6be3f8a927bdcbd51b1a5be9d3.tex}}}}

\newcommand{\sailRISCVvalcheckPTEPermission}{\saildoclabelled{sailRISCVzcheckPTEPermission}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheckptepermissione94004ed8067442121c54ab1b95848d0.tex}}}}

\newcommand{\sailRISCVfncheckPTEPermission}{\saildoclabelled{sailRISCVfnzcheckPTEPermission}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheckptepermissione94004ed8067442121c54ab1b95848d0.tex}}}}

\newcommand{\sailRISCVvalupdatePTEBits}{\saildoclabelled{sailRISCVzupdatezyPTEzyBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzupdate_pte_bitsd84d357c2799412dbae43ca95464282b.tex}}}}

\newcommand{\sailRISCVfnupdatePTEBits}{\saildoclabelled{sailRISCVfnzupdatezyPTEzyBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzupdate_pte_bitsd84d357c2799412dbae43ca95464282b.tex}}}}

\newcommand{\sailRISCVtypePTWError}{\saildoclabelled{sailRISCVtypezPTWzyError}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezptw_errore6acdb6d9897199828c918d43d6e0475.tex}}}}

\newcommand{\sailRISCVvalptwErrorToStr}{\saildoclabelled{sailRISCVzptwzyerrorzytozystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzptw_error_to_stra1d14633b5815718af0734f3fe6896fb.tex}}}}

\newcommand{\sailRISCVfnptwErrorToStr}{\saildoclabelled{sailRISCVfnzptwzyerrorzytozystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzptw_error_to_stra1d14633b5815718af0734f3fe6896fb.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLLLLLtoStr}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLLLLLztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLLLLLzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvalextGetPtwError}{\saildoclabelled{sailRISCVzextzygetzyptwzyerror}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_get_ptw_errorb38503fe4519ddae4ed13f9933d3c0a5.tex}}}}

\newcommand{\sailRISCVfnextGetPtwError}{\saildoclabelled{sailRISCVfnzextzygetzyptwzyerror}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_get_ptw_errorb38503fe4519ddae4ed13f9933d3c0a5.tex}}}}

\newcommand{\sailRISCVvaltranslationException}{\saildoclabelled{sailRISCVztranslationException}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztranslationexceptionbd47ba58dcb6fcc0be14f6efdd551ad8.tex}}}}

\newcommand{\sailRISCVfntranslationException}{\saildoclabelled{sailRISCVfnztranslationException}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztranslationexceptionbd47ba58dcb6fcc0be14f6efdd551ad8.tex}}}}

\newcommand{\sailRISCVtypevaddrThreeTwo}{\saildoclabelled{sailRISCVtypezvaddr32}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezvaddr321f5ce490361ac653dc4efb96fb3a4c98.tex}}}}

\newcommand{\sailRISCVtypepaddrThreeTwo}{\saildoclabelled{sailRISCVtypezpaddr32}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpaddr326acc54e31f94adeb46900dacee685a4f.tex}}}}

\newcommand{\sailRISCVtypepteThreeTwo}{\saildoclabelled{sailRISCVtypezpte32}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpte3289880ebfd8a537e73fa0b03b58db09a5.tex}}}}

\newcommand{\sailRISCVtypeasidThreeTwo}{\saildoclabelled{sailRISCVtypezasid32}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezasid322158fcb044d3d182ba538bfe0883c5fc.tex}}}}

\newcommand{\sailRISCVvalcurAsidThreeTwo}{\saildoclabelled{sailRISCVzcurAsid32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcurasid32f5f0e43e5813461351dff485d90e4aa4.tex}}}}

\newcommand{\sailRISCVfncurAsidThreeTwo}{\saildoclabelled{sailRISCVfnzcurAsid32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcurasid32f5f0e43e5813461351dff485d90e4aa4.tex}}}}

\newcommand{\sailRISCVvalcurPTBThreeTwo}{\saildoclabelled{sailRISCVzcurPTB32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcurptb320f32995fafcf5ebca7eeda72aee3f74f.tex}}}}

\newcommand{\sailRISCVfncurPTBThreeTwo}{\saildoclabelled{sailRISCVfnzcurPTB32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcurptb320f32995fafcf5ebca7eeda72aee3f74f.tex}}}}

\newcommand{\sailRISCVtypeSVThreeTwoVaddr}{\saildoclabelled{sailRISCVtypezSV32zyVaddr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv32_vaddre98811ac62644b6d3e91ca2d91e5afb3.tex}}}}

\newcommand{\sailRISCVvalMkSVThreeTwoVaddr}{\saildoclabelled{sailRISCVzMkzySV32zyVaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv32_vaddrd462eac178a4cd9186df0d708de0cabf.tex}}}}

\newcommand{\sailRISCVfnMkSVThreeTwoVaddr}{\saildoclabelled{sailRISCVfnzMkzySV32zyVaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv32_vaddrd462eac178a4cd9186df0d708de0cabf.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoVaddrBits}{\saildoclabelled{sailRISCVzzygetzySV32zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_vaddr_bits0caf929432208e7079ae87374085c96f.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoVaddrBits}{\saildoclabelled{sailRISCVfnzzygetzySV32zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_vaddr_bits0caf929432208e7079ae87374085c96f.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoVaddrBits}{\saildoclabelled{sailRISCVzzysetzySV32zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_vaddr_bits598a6533ea70614d0d53c8cea8eced8e.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoVaddrBits}{\saildoclabelled{sailRISCVfnzzysetzySV32zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_vaddr_bits598a6533ea70614d0d53c8cea8eced8e.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoVaddrBits}{\saildoclabelled{sailRISCVzzyupdatezySV32zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_vaddr_bitsc681e87f3f4d859da7fee6d71d8b62c6.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoVaddrBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_vaddr_bitsc681e87f3f4d859da7fee6d71d8b62c6.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMMMMMupdateBits}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMMMMMzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMMMMMzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNNNNNModBits}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNNNNNzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNNNNNz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoVaddrVPNi}{\saildoclabelled{sailRISCVzzygetzySV32zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_vaddr_vpniab523206431fb7d5db154d45287e96ba.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoVaddrVPNi}{\saildoclabelled{sailRISCVfnzzygetzySV32zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_vaddr_vpniab523206431fb7d5db154d45287e96ba.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoVaddrVPNi}{\saildoclabelled{sailRISCVzzysetzySV32zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_vaddr_vpnib8665127c6a283f2aacb5e3825422f5f.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoVaddrVPNi}{\saildoclabelled{sailRISCVfnzzysetzySV32zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_vaddr_vpnib8665127c6a283f2aacb5e3825422f5f.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoVaddrVPNi}{\saildoclabelled{sailRISCVzzyupdatezySV32zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_vaddr_vpnif3d232fd203d42def1af1b10dd8639df.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoVaddrVPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_vaddr_vpnif3d232fd203d42def1af1b10dd8639df.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOOOOOupdateVPNi}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOOOOOzupdatezyVPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOOOOOzupdate_vpni561962844c1733722e96cd548b134172.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPPPPPModVPNi}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPPPPPzzymodzyVPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPPPPPz_mod_vpni3dea7adc47f37ae733dae17ca8f9a4fe.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoVaddrPgOfs}{\saildoclabelled{sailRISCVzzygetzySV32zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_vaddr_pgofsdbfd9837672881608e9b05eff50b2e99.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzygetzySV32zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_vaddr_pgofsdbfd9837672881608e9b05eff50b2e99.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoVaddrPgOfs}{\saildoclabelled{sailRISCVzzysetzySV32zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_vaddr_pgofse1f36d8f721e1df38bd5c772d609bd45.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzysetzySV32zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_vaddr_pgofse1f36d8f721e1df38bd5c772d609bd45.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoVaddrPgOfs}{\saildoclabelled{sailRISCVzzyupdatezySV32zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_vaddr_pgofs4d5270a8a6277991b4da2a32d070beba.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_vaddr_pgofs4d5270a8a6277991b4da2a32d070beba.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQQQQQupdatePgOfs}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQQQQQzupdatezyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQQQQQzupdate_pgofs254c91319ab1d3e50b8917244b8212b1.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRRRRRModPgOfs}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRRRRRzzymodzyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRRRRRz_mod_pgofs8292bb5b3acdf7a2cf33be55fc8c35fc.tex}}}}

\newcommand{\sailRISCVtypeSVThreeTwoPaddr}{\saildoclabelled{sailRISCVtypezSV32zyPaddr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv32_paddr9f5cfa9b0e96f55368dd46c5e00148a5.tex}}}}

\newcommand{\sailRISCVvalMkSVThreeTwoPaddr}{\saildoclabelled{sailRISCVzMkzySV32zyPaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv32_paddr38cec8bc7eb5a8f367e53058939b7ee9.tex}}}}

\newcommand{\sailRISCVfnMkSVThreeTwoPaddr}{\saildoclabelled{sailRISCVfnzMkzySV32zyPaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv32_paddr38cec8bc7eb5a8f367e53058939b7ee9.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPaddrBits}{\saildoclabelled{sailRISCVzzygetzySV32zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_paddr_bitsc60ef4da8b2834c670d1e63afd2220ae.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPaddrBits}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_paddr_bitsc60ef4da8b2834c670d1e63afd2220ae.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPaddrBits}{\saildoclabelled{sailRISCVzzysetzySV32zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_paddr_bits7ac5072e9a9d0f202a9169b342d1027c.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPaddrBits}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_paddr_bits7ac5072e9a9d0f202a9169b342d1027c.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPaddrBits}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_paddr_bits471b1f564b9f112d8202c1386e4a2c40.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPaddrBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_paddr_bits471b1f564b9f112d8202c1386e4a2c40.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSSSSSupdateBits}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSSSSSzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSSSSSzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTTTTTModBits}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTTTTTzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTTTTTz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPaddrPPNi}{\saildoclabelled{sailRISCVzzygetzySV32zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_paddr_ppni1504c6497d4791cfe4234a5cc0365252.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPaddrPPNi}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_paddr_ppni1504c6497d4791cfe4234a5cc0365252.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPaddrPPNi}{\saildoclabelled{sailRISCVzzysetzySV32zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_paddr_ppni94a2cc32ea73c50cb5cac893287046f5.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPaddrPPNi}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_paddr_ppni94a2cc32ea73c50cb5cac893287046f5.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPaddrPPNi}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_paddr_ppnic2e893ade647c24a430ebfdfc1376233.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPaddrPPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_paddr_ppnic2e893ade647c24a430ebfdfc1376233.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUUUUUupdatePPNi}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUUUUUzupdatezyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUUUUUzupdate_ppnidfbfd9e0d78d5c191808ac3733f67562.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVVVVVModPPNi}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVVVVVzzymodzyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVVVVVz_mod_ppnia961e365785da7376cd7bdac208fd0ad.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPaddrPgOfs}{\saildoclabelled{sailRISCVzzygetzySV32zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_paddr_pgofs835ba010b40a7fd02d4a61e2ab2de4b4.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPaddrPgOfs}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_paddr_pgofs835ba010b40a7fd02d4a61e2ab2de4b4.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPaddrPgOfs}{\saildoclabelled{sailRISCVzzysetzySV32zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_paddr_pgofsab302689c37e31253a4e6531b82c42ab.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPaddrPgOfs}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_paddr_pgofsab302689c37e31253a4e6531b82c42ab.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPaddrPgOfs}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_paddr_pgofsece69bfc0ddb3bbee82163605c655cd8.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPaddrPgOfs}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_paddr_pgofsece69bfc0ddb3bbee82163605c655cd8.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWWWWWupdatePgOfs}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWWWWWzupdatezyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWWWWWzupdate_pgofs254c91319ab1d3e50b8917244b8212b1.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXXXXXModPgOfs}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXXXXXzzymodzyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXXXXXz_mod_pgofs8292bb5b3acdf7a2cf33be55fc8c35fc.tex}}}}

\newcommand{\sailRISCVtypeSVThreeTwoPTE}{\saildoclabelled{sailRISCVtypezSV32zyPTE}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv32_pte054d26e26929f0189a30c1313f7f54e1.tex}}}}

\newcommand{\sailRISCVvalMkSVThreeTwoPTE}{\saildoclabelled{sailRISCVzMkzySV32zyPTE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv32_pte36c66a6cb6c5db181eeea4960a6a2882.tex}}}}

\newcommand{\sailRISCVfnMkSVThreeTwoPTE}{\saildoclabelled{sailRISCVfnzMkzySV32zyPTE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv32_pte36c66a6cb6c5db181eeea4960a6a2882.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPTEBits}{\saildoclabelled{sailRISCVzzygetzySV32zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_pte_bits184b603cf04702f500c26a3f44a95bce.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPTEBits}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_pte_bits184b603cf04702f500c26a3f44a95bce.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPTEBits}{\saildoclabelled{sailRISCVzzysetzySV32zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_pte_bitsaf6e5291a5df8cafbd0f8c816eb211d7.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPTEBits}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_pte_bitsaf6e5291a5df8cafbd0f8c816eb211d7.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPTEBits}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_pte_bits6ed5ef3d3bdb39782740d15add28a8ca.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPTEBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_pte_bits6ed5ef3d3bdb39782740d15add28a8ca.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYYYYYupdateBits}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYYYYYzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYYYYYzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZZZZZZModBits}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZZZZZZzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZZZZZZz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPTEPPNi}{\saildoclabelled{sailRISCVzzygetzySV32zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_pte_ppni0d6471170f5c73c025591b74f4c1fe5e.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPTEPPNi}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_pte_ppni0d6471170f5c73c025591b74f4c1fe5e.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPTEPPNi}{\saildoclabelled{sailRISCVzzysetzySV32zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_pte_ppnifab6de1238f9a347277b22b09cad438b.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPTEPPNi}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_pte_ppnifab6de1238f9a347277b22b09cad438b.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPTEPPNi}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_pte_ppni21f940c0d0da732c90fb464f03b30e8e.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPTEPPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_pte_ppni21f940c0d0da732c90fb464f03b30e8e.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAAAAAAupdatePPNi}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAAAAAAzupdatezyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAAAAAAzupdate_ppnidfbfd9e0d78d5c191808ac3733f67562.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBBBBBBModPPNi}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBBBBBBzzymodzyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBBBBBBz_mod_ppnia961e365785da7376cd7bdac208fd0ad.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPTERSW}{\saildoclabelled{sailRISCVzzygetzySV32zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_pte_rswe20144b93e162ff3dff60d8ea711bcfe.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPTERSW}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_pte_rswe20144b93e162ff3dff60d8ea711bcfe.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPTERSW}{\saildoclabelled{sailRISCVzzysetzySV32zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_pte_rsw8ae54b55d6031c4f79807b3714efee6a.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPTERSW}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_pte_rsw8ae54b55d6031c4f79807b3714efee6a.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPTERSW}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_pte_rsw2127473fcefd5043f7339af205217e28.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPTERSW}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_pte_rsw2127473fcefd5043f7339af205217e28.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCCCCCCupdateRSW}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCCCCCCzupdatezyRSW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCCCCCCzupdate_rsw7e773e2fdd93d70f9490f8401b97d4e9.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDDDDDDModRSW}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDDDDDDzzymodzyRSW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDDDDDDz_mod_rswf4989a734cfde890cb5a1c8d3b4e6798.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeTwoPTEBITS}{\saildoclabelled{sailRISCVzzygetzySV32zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv32_pte_bitse339fd2b2bd11b8fd6c71664018dafca.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeTwoPTEBITS}{\saildoclabelled{sailRISCVfnzzygetzySV32zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv32_pte_bitse339fd2b2bd11b8fd6c71664018dafca.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeTwoPTEBITS}{\saildoclabelled{sailRISCVzzysetzySV32zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv32_pte_bits4f565be9958b1f59ab14509c2773579f.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeTwoPTEBITS}{\saildoclabelled{sailRISCVfnzzysetzySV32zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv32_pte_bits4f565be9958b1f59ab14509c2773579f.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeTwoPTEBITS}{\saildoclabelled{sailRISCVzzyupdatezySV32zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv32_pte_bits55ab6942a6f92e27c0aaaffec4bc5b75.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeTwoPTEBITS}{\saildoclabelled{sailRISCVfnzzyupdatezySV32zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv32_pte_bits55ab6942a6f92e27c0aaaffec4bc5b75.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEEEEEEupdateBITS}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEEEEEEzupdatezyBITS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEEEEEEzupdate_bits5a3f6688b4b8427544fc33354e84149f.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFFFFFFModBITS}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFFFFFFzzymodzyBITS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFFFFFFz_mod_bits60455a5b4231baf7b82d860f6efc2682.tex}}}}

\newcommand{\sailRISCVtypepaddrSixFour}{\saildoclabelled{sailRISCVtypezpaddr64}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpaddr64f58cecb2121bad03c9e64da6cd15339b.tex}}}}

\newcommand{\sailRISCVtypepteSixFour}{\saildoclabelled{sailRISCVtypezpte64}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpte6458e3ea8a5bd698d68e67a410a526fd60.tex}}}}

\newcommand{\sailRISCVtypeasidSixFour}{\saildoclabelled{sailRISCVtypezasid64}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezasid64774ad52daab98e87d2a0c714473b041f.tex}}}}

\newcommand{\sailRISCVvalcurAsidSixFour}{\saildoclabelled{sailRISCVzcurAsid64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcurasid64b2c4a622c945e46b0aea25ce9a07740f.tex}}}}

\newcommand{\sailRISCVfncurAsidSixFour}{\saildoclabelled{sailRISCVfnzcurAsid64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcurasid64b2c4a622c945e46b0aea25ce9a07740f.tex}}}}

\newcommand{\sailRISCVvalcurPTBSixFour}{\saildoclabelled{sailRISCVzcurPTB64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcurptb6479eaa1d344e911b626ff56a8856bcd50.tex}}}}

\newcommand{\sailRISCVfncurPTBSixFour}{\saildoclabelled{sailRISCVfnzcurPTB64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcurptb6479eaa1d344e911b626ff56a8856bcd50.tex}}}}

\newcommand{\sailRISCVtypevaddrThreeNine}{\saildoclabelled{sailRISCVtypezvaddr39}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezvaddr39d9a5d0d949c4cbbbc71c053903cf73cb.tex}}}}

\newcommand{\sailRISCVtypeSVThreeNineVaddr}{\saildoclabelled{sailRISCVtypezSV39zyVaddr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv39_vaddr9f1c1a92c2c683b5b23ddacf71051c03.tex}}}}

\newcommand{\sailRISCVvalMkSVThreeNineVaddr}{\saildoclabelled{sailRISCVzMkzySV39zyVaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv39_vaddr6221e811d934736591eeb06d6df3537c.tex}}}}

\newcommand{\sailRISCVfnMkSVThreeNineVaddr}{\saildoclabelled{sailRISCVfnzMkzySV39zyVaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv39_vaddr6221e811d934736591eeb06d6df3537c.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNineVaddrBits}{\saildoclabelled{sailRISCVzzygetzySV39zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_vaddr_bits364185505ec9c15373ab9c1464724954.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNineVaddrBits}{\saildoclabelled{sailRISCVfnzzygetzySV39zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_vaddr_bits364185505ec9c15373ab9c1464724954.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNineVaddrBits}{\saildoclabelled{sailRISCVzzysetzySV39zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_vaddr_bits9dda733adeb14d86c90ae7719235d0bc.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNineVaddrBits}{\saildoclabelled{sailRISCVfnzzysetzySV39zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_vaddr_bits9dda733adeb14d86c90ae7719235d0bc.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNineVaddrBits}{\saildoclabelled{sailRISCVzzyupdatezySV39zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_vaddr_bits9b5c877641996c39232fdaa69695b175.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNineVaddrBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_vaddr_bits9b5c877641996c39232fdaa69695b175.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGGGGGGupdateBits}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGGGGGGzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGGGGGGzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHHHHHHModBits}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHHHHHHzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHHHHHHz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNineVaddrVPNi}{\saildoclabelled{sailRISCVzzygetzySV39zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_vaddr_vpni21781895f7de6beeab4c3b9429948ba9.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNineVaddrVPNi}{\saildoclabelled{sailRISCVfnzzygetzySV39zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_vaddr_vpni21781895f7de6beeab4c3b9429948ba9.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNineVaddrVPNi}{\saildoclabelled{sailRISCVzzysetzySV39zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_vaddr_vpni862fded28960b086e268044e94d900bd.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNineVaddrVPNi}{\saildoclabelled{sailRISCVfnzzysetzySV39zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_vaddr_vpni862fded28960b086e268044e94d900bd.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNineVaddrVPNi}{\saildoclabelled{sailRISCVzzyupdatezySV39zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_vaddr_vpnibc20f5f41da77bf31c390df8cd865198.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNineVaddrVPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_vaddr_vpnibc20f5f41da77bf31c390df8cd865198.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIIIIIIupdateVPNi}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIIIIIIzupdatezyVPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIIIIIIzupdate_vpni561962844c1733722e96cd548b134172.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJJJJJJModVPNi}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJJJJJJzzymodzyVPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJJJJJJz_mod_vpni3dea7adc47f37ae733dae17ca8f9a4fe.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNineVaddrPgOfs}{\saildoclabelled{sailRISCVzzygetzySV39zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_vaddr_pgofs4e8b61f46949b7eec961a817eeb9caf2.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNineVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzygetzySV39zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_vaddr_pgofs4e8b61f46949b7eec961a817eeb9caf2.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNineVaddrPgOfs}{\saildoclabelled{sailRISCVzzysetzySV39zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_vaddr_pgofs10da37447f07e7766bd99c3f4712450e.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNineVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzysetzySV39zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_vaddr_pgofs10da37447f07e7766bd99c3f4712450e.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNineVaddrPgOfs}{\saildoclabelled{sailRISCVzzyupdatezySV39zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_vaddr_pgofs2203553b5bf9afd58276a7958197b4c6.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNineVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_vaddr_pgofs2203553b5bf9afd58276a7958197b4c6.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKKKKKKupdatePgOfs}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKKKKKKzupdatezyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKKKKKKzupdate_pgofs254c91319ab1d3e50b8917244b8212b1.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLLLLLLModPgOfs}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLLLLLLzzymodzyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLLLLLLz_mod_pgofs8292bb5b3acdf7a2cf33be55fc8c35fc.tex}}}}

\newcommand{\sailRISCVtypeSVThreeNinePaddr}{\saildoclabelled{sailRISCVtypezSV39zyPaddr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv39_paddr8e7ac2ddc4a718336a4f3894cdd91edd.tex}}}}

\newcommand{\sailRISCVvalMkSVThreeNinePaddr}{\saildoclabelled{sailRISCVzMkzySV39zyPaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv39_paddr9839b2830ababd96b40ec4ed4e215f85.tex}}}}

\newcommand{\sailRISCVfnMkSVThreeNinePaddr}{\saildoclabelled{sailRISCVfnzMkzySV39zyPaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv39_paddr9839b2830ababd96b40ec4ed4e215f85.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePaddrBits}{\saildoclabelled{sailRISCVzzygetzySV39zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_paddr_bits834b4f44fc6e69ffd391c9b6237cce2b.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePaddrBits}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_paddr_bits834b4f44fc6e69ffd391c9b6237cce2b.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePaddrBits}{\saildoclabelled{sailRISCVzzysetzySV39zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_paddr_bits3ec2652094be77813b00186e0c009ce4.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePaddrBits}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_paddr_bits3ec2652094be77813b00186e0c009ce4.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePaddrBits}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_paddr_bits95d51c315963bb06758677d399020d4c.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePaddrBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_paddr_bits95d51c315963bb06758677d399020d4c.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMMMMMMupdateBits}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMMMMMMzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMMMMMMzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNNNNNNModBits}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNNNNNNzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNNNNNNz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePaddrPPNi}{\saildoclabelled{sailRISCVzzygetzySV39zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_paddr_ppnie78045a960397b424c97285aca9dd29b.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePaddrPPNi}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_paddr_ppnie78045a960397b424c97285aca9dd29b.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePaddrPPNi}{\saildoclabelled{sailRISCVzzysetzySV39zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_paddr_ppni179def635ee83e4cac60b403fcd2e376.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePaddrPPNi}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_paddr_ppni179def635ee83e4cac60b403fcd2e376.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePaddrPPNi}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_paddr_ppni64a04f2f491820010df9118b96fe3bb1.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePaddrPPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_paddr_ppni64a04f2f491820010df9118b96fe3bb1.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOOOOOOupdatePPNi}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOOOOOOzupdatezyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOOOOOOzupdate_ppnidfbfd9e0d78d5c191808ac3733f67562.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPPPPPPModPPNi}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPPPPPPzzymodzyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPPPPPPz_mod_ppnia961e365785da7376cd7bdac208fd0ad.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePaddrPgOfs}{\saildoclabelled{sailRISCVzzygetzySV39zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_paddr_pgofsb92f2e38ca030595309ba60289cfc67e.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePaddrPgOfs}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_paddr_pgofsb92f2e38ca030595309ba60289cfc67e.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePaddrPgOfs}{\saildoclabelled{sailRISCVzzysetzySV39zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_paddr_pgofscbde8c5af7576e92ba5fca9143abbb66.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePaddrPgOfs}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_paddr_pgofscbde8c5af7576e92ba5fca9143abbb66.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePaddrPgOfs}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_paddr_pgofs92e3fd4a4ef641b9bd4695bcb4e6865d.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePaddrPgOfs}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_paddr_pgofs92e3fd4a4ef641b9bd4695bcb4e6865d.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQQQQQQupdatePgOfs}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQQQQQQzupdatezyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQQQQQQzupdate_pgofs254c91319ab1d3e50b8917244b8212b1.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRRRRRRModPgOfs}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRRRRRRzzymodzyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRRRRRRz_mod_pgofs8292bb5b3acdf7a2cf33be55fc8c35fc.tex}}}}

\newcommand{\sailRISCVtypeSVThreeNinePTE}{\saildoclabelled{sailRISCVtypezSV39zyPTE}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv39_ptea9e6dd73ae92b5be63b2a7edb5ccc8a3.tex}}}}

\newcommand{\sailRISCVvalMkSVThreeNinePTE}{\saildoclabelled{sailRISCVzMkzySV39zyPTE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv39_pte72f20a67de4a391e796c728a1b1411bf.tex}}}}

\newcommand{\sailRISCVfnMkSVThreeNinePTE}{\saildoclabelled{sailRISCVfnzMkzySV39zyPTE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv39_pte72f20a67de4a391e796c728a1b1411bf.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePTEBits}{\saildoclabelled{sailRISCVzzygetzySV39zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_pte_bits0a004475205374ae82c050106619c089.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePTEBits}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_pte_bits0a004475205374ae82c050106619c089.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePTEBits}{\saildoclabelled{sailRISCVzzysetzySV39zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_pte_bitsde1d8d06cbfb62b5b9924a167cdc23ec.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePTEBits}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_pte_bitsde1d8d06cbfb62b5b9924a167cdc23ec.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePTEBits}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_pte_bitsf70d63d10d4409523d5b20cddef1d791.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePTEBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_pte_bitsf70d63d10d4409523d5b20cddef1d791.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSSSSSSupdateBits}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSSSSSSzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSSSSSSzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTTTTTTModBits}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTTTTTTzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTTTTTTz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePTEExt}{\saildoclabelled{sailRISCVzzygetzySV39zyPTEzyExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_pte_ext400fef25828eab6cdcb38e7e7fd21c72.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePTEExt}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPTEzyExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_pte_ext400fef25828eab6cdcb38e7e7fd21c72.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePTEExt}{\saildoclabelled{sailRISCVzzysetzySV39zyPTEzyExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_pte_ext579db3d4726a0e68687d2bef859f8658.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePTEExt}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPTEzyExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_pte_ext579db3d4726a0e68687d2bef859f8658.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePTEExt}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPTEzyExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_pte_ext7389da76692695bdeeaa0a6612d2ddf3.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePTEExt}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPTEzyExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_pte_ext7389da76692695bdeeaa0a6612d2ddf3.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUUUUUUupdateExt}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUUUUUUzupdatezyExt}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUUUUUUzupdate_ext4723b679799a58fbdda2ba5058faef53.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVVVVVVModExt}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVVVVVVzzymodzyExt}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVVVVVVz_mod_extee31bbe7b534e72c2dacd0c25ba837ba.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePTEPPNi}{\saildoclabelled{sailRISCVzzygetzySV39zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_pte_ppni426489f4764a5d0ade3e9346a0b394c7.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePTEPPNi}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_pte_ppni426489f4764a5d0ade3e9346a0b394c7.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePTEPPNi}{\saildoclabelled{sailRISCVzzysetzySV39zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_pte_ppnif74fb7c03da31075e81899e241f18909.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePTEPPNi}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_pte_ppnif74fb7c03da31075e81899e241f18909.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePTEPPNi}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_pte_ppni4bb75edea91e119f5e4b777a201ca7de.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePTEPPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_pte_ppni4bb75edea91e119f5e4b777a201ca7de.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWWWWWWupdatePPNi}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWWWWWWzupdatezyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWWWWWWzupdate_ppnidfbfd9e0d78d5c191808ac3733f67562.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXXXXXXModPPNi}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXXXXXXzzymodzyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXXXXXXz_mod_ppnia961e365785da7376cd7bdac208fd0ad.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePTERSW}{\saildoclabelled{sailRISCVzzygetzySV39zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_pte_rswb7f6ce3a77a6a7a556a5530cded759fa.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePTERSW}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_pte_rswb7f6ce3a77a6a7a556a5530cded759fa.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePTERSW}{\saildoclabelled{sailRISCVzzysetzySV39zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_pte_rsw9dcf0d2943fb66aef30725a715b1c011.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePTERSW}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_pte_rsw9dcf0d2943fb66aef30725a715b1c011.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePTERSW}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_pte_rsw7d745d7147024b1db9a0ab778ae3aa90.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePTERSW}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_pte_rsw7d745d7147024b1db9a0ab778ae3aa90.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYYYYYYupdateRSW}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYYYYYYzupdatezyRSW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYYYYYYzupdate_rsw7e773e2fdd93d70f9490f8401b97d4e9.tex}}}}

\newcommand{\sailRISCVoverloadZZZZZZZZZZZZZZZZModRSW}{\saildoclabelled{sailRISCVoverloadZZZZZZZZZZZZZZZZzzymodzyRSW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadZZZZZZZZZZZZZZZZz_mod_rswf4989a734cfde890cb5a1c8d3b4e6798.tex}}}}

\newcommand{\sailRISCVvalGetSVThreeNinePTEBITS}{\saildoclabelled{sailRISCVzzygetzySV39zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv39_pte_bits2894d61e8f7557590f0240a44dc9dca4.tex}}}}

\newcommand{\sailRISCVfnGetSVThreeNinePTEBITS}{\saildoclabelled{sailRISCVfnzzygetzySV39zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv39_pte_bits2894d61e8f7557590f0240a44dc9dca4.tex}}}}

\newcommand{\sailRISCVvalSetSVThreeNinePTEBITS}{\saildoclabelled{sailRISCVzzysetzySV39zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv39_pte_bitse9589b312fc9f713a1d54dadb5f0e45d.tex}}}}

\newcommand{\sailRISCVfnSetSVThreeNinePTEBITS}{\saildoclabelled{sailRISCVfnzzysetzySV39zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv39_pte_bitse9589b312fc9f713a1d54dadb5f0e45d.tex}}}}

\newcommand{\sailRISCVvalUpdateSVThreeNinePTEBITS}{\saildoclabelled{sailRISCVzzyupdatezySV39zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv39_pte_bits3f8498b470f391c57cca777dadcbfb2e.tex}}}}

\newcommand{\sailRISCVfnUpdateSVThreeNinePTEBITS}{\saildoclabelled{sailRISCVfnzzyupdatezySV39zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv39_pte_bits3f8498b470f391c57cca777dadcbfb2e.tex}}}}

\newcommand{\sailRISCVoverloadAAAAAAAAAAAAAAAAAupdateBITS}{\saildoclabelled{sailRISCVoverloadAAAAAAAAAAAAAAAAAzupdatezyBITS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadAAAAAAAAAAAAAAAAAzupdate_bits5a3f6688b4b8427544fc33354e84149f.tex}}}}

\newcommand{\sailRISCVoverloadBBBBBBBBBBBBBBBBBModBITS}{\saildoclabelled{sailRISCVoverloadBBBBBBBBBBBBBBBBBzzymodzyBITS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadBBBBBBBBBBBBBBBBBz_mod_bits60455a5b4231baf7b82d860f6efc2682.tex}}}}

\newcommand{\sailRISCVtypevaddrFourEight}{\saildoclabelled{sailRISCVtypezvaddr48}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezvaddr4805a60a23d20e81c5ff9e6a5609aea22f.tex}}}}

\newcommand{\sailRISCVtypepteFourEight}{\saildoclabelled{sailRISCVtypezpte48}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezpte48f7bf6ee72ef0ed2c1101c9e605f2f127.tex}}}}

\newcommand{\sailRISCVtypeSVFourEightVaddr}{\saildoclabelled{sailRISCVtypezSV48zyVaddr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv48_vaddrd3fdeb6a4cba35ed677a6112bb677bc2.tex}}}}

\newcommand{\sailRISCVvalMkSVFourEightVaddr}{\saildoclabelled{sailRISCVzMkzySV48zyVaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv48_vaddr1a3eef2a9372d3cb53334a8a4bf1eaf9.tex}}}}

\newcommand{\sailRISCVfnMkSVFourEightVaddr}{\saildoclabelled{sailRISCVfnzMkzySV48zyVaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv48_vaddr1a3eef2a9372d3cb53334a8a4bf1eaf9.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightVaddrBits}{\saildoclabelled{sailRISCVzzygetzySV48zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_vaddr_bits2beaae5ea8854498717f33a471bb5c12.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightVaddrBits}{\saildoclabelled{sailRISCVfnzzygetzySV48zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_vaddr_bits2beaae5ea8854498717f33a471bb5c12.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightVaddrBits}{\saildoclabelled{sailRISCVzzysetzySV48zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_vaddr_bitsd37e2d8f1c88cf733caeb08edd844785.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightVaddrBits}{\saildoclabelled{sailRISCVfnzzysetzySV48zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_vaddr_bitsd37e2d8f1c88cf733caeb08edd844785.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightVaddrBits}{\saildoclabelled{sailRISCVzzyupdatezySV48zyVaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_vaddr_bits591ffccf87e6224a472977f7dbf4b171.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightVaddrBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyVaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_vaddr_bits591ffccf87e6224a472977f7dbf4b171.tex}}}}

\newcommand{\sailRISCVoverloadCCCCCCCCCCCCCCCCCupdateBits}{\saildoclabelled{sailRISCVoverloadCCCCCCCCCCCCCCCCCzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadCCCCCCCCCCCCCCCCCzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadDDDDDDDDDDDDDDDDDModBits}{\saildoclabelled{sailRISCVoverloadDDDDDDDDDDDDDDDDDzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadDDDDDDDDDDDDDDDDDz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightVaddrVPNi}{\saildoclabelled{sailRISCVzzygetzySV48zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_vaddr_vpnibe8fbceb3423612d8be18c52f74da3d9.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightVaddrVPNi}{\saildoclabelled{sailRISCVfnzzygetzySV48zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_vaddr_vpnibe8fbceb3423612d8be18c52f74da3d9.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightVaddrVPNi}{\saildoclabelled{sailRISCVzzysetzySV48zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_vaddr_vpni49c5d04a526f6722627d07f53e7f09dc.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightVaddrVPNi}{\saildoclabelled{sailRISCVfnzzysetzySV48zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_vaddr_vpni49c5d04a526f6722627d07f53e7f09dc.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightVaddrVPNi}{\saildoclabelled{sailRISCVzzyupdatezySV48zyVaddrzyVPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_vaddr_vpni9035d832e2b055cf87646fbf4511fccb.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightVaddrVPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyVaddrzyVPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_vaddr_vpni9035d832e2b055cf87646fbf4511fccb.tex}}}}

\newcommand{\sailRISCVoverloadEEEEEEEEEEEEEEEEEupdateVPNi}{\saildoclabelled{sailRISCVoverloadEEEEEEEEEEEEEEEEEzupdatezyVPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadEEEEEEEEEEEEEEEEEzupdate_vpni561962844c1733722e96cd548b134172.tex}}}}

\newcommand{\sailRISCVoverloadFFFFFFFFFFFFFFFFFModVPNi}{\saildoclabelled{sailRISCVoverloadFFFFFFFFFFFFFFFFFzzymodzyVPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadFFFFFFFFFFFFFFFFFz_mod_vpni3dea7adc47f37ae733dae17ca8f9a4fe.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightVaddrPgOfs}{\saildoclabelled{sailRISCVzzygetzySV48zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_vaddr_pgofsb1f1b723984e85436ebf972d3c0794b0.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzygetzySV48zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_vaddr_pgofsb1f1b723984e85436ebf972d3c0794b0.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightVaddrPgOfs}{\saildoclabelled{sailRISCVzzysetzySV48zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_vaddr_pgofsed661e13958cf27c80315e6cd60b8a36.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzysetzySV48zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_vaddr_pgofsed661e13958cf27c80315e6cd60b8a36.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightVaddrPgOfs}{\saildoclabelled{sailRISCVzzyupdatezySV48zyVaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_vaddr_pgofs474bdc293738ab8c86555518304df3b0.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightVaddrPgOfs}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyVaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_vaddr_pgofs474bdc293738ab8c86555518304df3b0.tex}}}}

\newcommand{\sailRISCVoverloadGGGGGGGGGGGGGGGGGupdatePgOfs}{\saildoclabelled{sailRISCVoverloadGGGGGGGGGGGGGGGGGzupdatezyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadGGGGGGGGGGGGGGGGGzupdate_pgofs254c91319ab1d3e50b8917244b8212b1.tex}}}}

\newcommand{\sailRISCVoverloadHHHHHHHHHHHHHHHHHModPgOfs}{\saildoclabelled{sailRISCVoverloadHHHHHHHHHHHHHHHHHzzymodzyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadHHHHHHHHHHHHHHHHHz_mod_pgofs8292bb5b3acdf7a2cf33be55fc8c35fc.tex}}}}

\newcommand{\sailRISCVtypeSVFourEightPaddr}{\saildoclabelled{sailRISCVtypezSV48zyPaddr}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv48_paddrb31db8c73707db172008fed5607c9247.tex}}}}

\newcommand{\sailRISCVvalMkSVFourEightPaddr}{\saildoclabelled{sailRISCVzMkzySV48zyPaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv48_paddr2e91c2bf0030c89b31d06021ef3c01eb.tex}}}}

\newcommand{\sailRISCVfnMkSVFourEightPaddr}{\saildoclabelled{sailRISCVfnzMkzySV48zyPaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv48_paddr2e91c2bf0030c89b31d06021ef3c01eb.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPaddrBits}{\saildoclabelled{sailRISCVzzygetzySV48zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_paddr_bits254b25d43747ddb1b15788364bb3ff6f.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPaddrBits}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_paddr_bits254b25d43747ddb1b15788364bb3ff6f.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPaddrBits}{\saildoclabelled{sailRISCVzzysetzySV48zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_paddr_bits50513db01891b630792f1d6a843c784b.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPaddrBits}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_paddr_bits50513db01891b630792f1d6a843c784b.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPaddrBits}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPaddrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_paddr_bitsd392e84dd67a8ca48490ef502cca7bd9.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPaddrBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPaddrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_paddr_bitsd392e84dd67a8ca48490ef502cca7bd9.tex}}}}

\newcommand{\sailRISCVoverloadIIIIIIIIIIIIIIIIIupdateBits}{\saildoclabelled{sailRISCVoverloadIIIIIIIIIIIIIIIIIzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadIIIIIIIIIIIIIIIIIzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadJJJJJJJJJJJJJJJJJModBits}{\saildoclabelled{sailRISCVoverloadJJJJJJJJJJJJJJJJJzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadJJJJJJJJJJJJJJJJJz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPaddrPPNi}{\saildoclabelled{sailRISCVzzygetzySV48zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_paddr_ppni9c768f41f1a5703418c459280b46b7c6.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPaddrPPNi}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_paddr_ppni9c768f41f1a5703418c459280b46b7c6.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPaddrPPNi}{\saildoclabelled{sailRISCVzzysetzySV48zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_paddr_ppni6d70c043fcdc253e5c9daadde935dc78.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPaddrPPNi}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_paddr_ppni6d70c043fcdc253e5c9daadde935dc78.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPaddrPPNi}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPaddrzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_paddr_ppni3e4b50484e79dc7761373bc124441fd0.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPaddrPPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPaddrzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_paddr_ppni3e4b50484e79dc7761373bc124441fd0.tex}}}}

\newcommand{\sailRISCVoverloadKKKKKKKKKKKKKKKKKupdatePPNi}{\saildoclabelled{sailRISCVoverloadKKKKKKKKKKKKKKKKKzupdatezyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadKKKKKKKKKKKKKKKKKzupdate_ppnidfbfd9e0d78d5c191808ac3733f67562.tex}}}}

\newcommand{\sailRISCVoverloadLLLLLLLLLLLLLLLLLModPPNi}{\saildoclabelled{sailRISCVoverloadLLLLLLLLLLLLLLLLLzzymodzyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadLLLLLLLLLLLLLLLLLz_mod_ppnia961e365785da7376cd7bdac208fd0ad.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPaddrPgOfs}{\saildoclabelled{sailRISCVzzygetzySV48zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_paddr_pgofs7fbf559e6e9712930b86b30c8364e938.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPaddrPgOfs}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_paddr_pgofs7fbf559e6e9712930b86b30c8364e938.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPaddrPgOfs}{\saildoclabelled{sailRISCVzzysetzySV48zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_paddr_pgofs562f79909d47d2b0eba8ebce320e03c4.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPaddrPgOfs}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_paddr_pgofs562f79909d47d2b0eba8ebce320e03c4.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPaddrPgOfs}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPaddrzyPgOfs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_paddr_pgofsd71fa33c7b6f3543d0d9b5dc2d8380f5.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPaddrPgOfs}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPaddrzyPgOfs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_paddr_pgofsd71fa33c7b6f3543d0d9b5dc2d8380f5.tex}}}}

\newcommand{\sailRISCVoverloadMMMMMMMMMMMMMMMMMupdatePgOfs}{\saildoclabelled{sailRISCVoverloadMMMMMMMMMMMMMMMMMzupdatezyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadMMMMMMMMMMMMMMMMMzupdate_pgofs254c91319ab1d3e50b8917244b8212b1.tex}}}}

\newcommand{\sailRISCVoverloadNNNNNNNNNNNNNNNNNModPgOfs}{\saildoclabelled{sailRISCVoverloadNNNNNNNNNNNNNNNNNzzymodzyPgOfs}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadNNNNNNNNNNNNNNNNNz_mod_pgofs8292bb5b3acdf7a2cf33be55fc8c35fc.tex}}}}

\newcommand{\sailRISCVtypeSVFourEightPTE}{\saildoclabelled{sailRISCVtypezSV48zyPTE}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezsv48_pte3a2f757f22affd3d18dd7c046956b713.tex}}}}

\newcommand{\sailRISCVvalMkSVFourEightPTE}{\saildoclabelled{sailRISCVzMkzySV48zyPTE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmk_sv48_pte98d38b79a0d0a08a23bc295e90c40a75.tex}}}}

\newcommand{\sailRISCVfnMkSVFourEightPTE}{\saildoclabelled{sailRISCVfnzMkzySV48zyPTE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmk_sv48_pte98d38b79a0d0a08a23bc295e90c40a75.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPTEBits}{\saildoclabelled{sailRISCVzzygetzySV48zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_pte_bitsb58b3209e52ef5413579ee91bdf5b83d.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPTEBits}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_pte_bitsb58b3209e52ef5413579ee91bdf5b83d.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPTEBits}{\saildoclabelled{sailRISCVzzysetzySV48zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_pte_bits0b444a773ec492c3163a73656822756d.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPTEBits}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_pte_bits0b444a773ec492c3163a73656822756d.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPTEBits}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPTEzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_pte_bits0a6df26df13de159300f6127a4b286db.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPTEBits}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPTEzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_pte_bits0a6df26df13de159300f6127a4b286db.tex}}}}

\newcommand{\sailRISCVoverloadOOOOOOOOOOOOOOOOOupdateBits}{\saildoclabelled{sailRISCVoverloadOOOOOOOOOOOOOOOOOzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadOOOOOOOOOOOOOOOOOzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailRISCVoverloadPPPPPPPPPPPPPPPPPModBits}{\saildoclabelled{sailRISCVoverloadPPPPPPPPPPPPPPPPPzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadPPPPPPPPPPPPPPPPPz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPTEExt}{\saildoclabelled{sailRISCVzzygetzySV48zyPTEzyExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_pte_ext9e4ca3d27e7c17dad6458361686784bb.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPTEExt}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPTEzyExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_pte_ext9e4ca3d27e7c17dad6458361686784bb.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPTEExt}{\saildoclabelled{sailRISCVzzysetzySV48zyPTEzyExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_pte_ext6ca7bfb443ac18c8ef730a785a66e223.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPTEExt}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPTEzyExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_pte_ext6ca7bfb443ac18c8ef730a785a66e223.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPTEExt}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPTEzyExt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_pte_ext35aecfa61e536a6e82b25c27b17d2b27.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPTEExt}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPTEzyExt}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_pte_ext35aecfa61e536a6e82b25c27b17d2b27.tex}}}}

\newcommand{\sailRISCVoverloadQQQQQQQQQQQQQQQQQupdateExt}{\saildoclabelled{sailRISCVoverloadQQQQQQQQQQQQQQQQQzupdatezyExt}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadQQQQQQQQQQQQQQQQQzupdate_ext4723b679799a58fbdda2ba5058faef53.tex}}}}

\newcommand{\sailRISCVoverloadRRRRRRRRRRRRRRRRRModExt}{\saildoclabelled{sailRISCVoverloadRRRRRRRRRRRRRRRRRzzymodzyExt}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadRRRRRRRRRRRRRRRRRz_mod_extee31bbe7b534e72c2dacd0c25ba837ba.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPTEPPNi}{\saildoclabelled{sailRISCVzzygetzySV48zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_pte_ppni308a2407b318a165e64cac46fe1d2d0b.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPTEPPNi}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_pte_ppni308a2407b318a165e64cac46fe1d2d0b.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPTEPPNi}{\saildoclabelled{sailRISCVzzysetzySV48zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_pte_ppnif14b23da9aa27f230829cd1afd9a766b.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPTEPPNi}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_pte_ppnif14b23da9aa27f230829cd1afd9a766b.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPTEPPNi}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPTEzyPPNi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_pte_ppni151ef3d95182ce7f10853d377fa591b3.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPTEPPNi}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPTEzyPPNi}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_pte_ppni151ef3d95182ce7f10853d377fa591b3.tex}}}}

\newcommand{\sailRISCVoverloadSSSSSSSSSSSSSSSSSupdatePPNi}{\saildoclabelled{sailRISCVoverloadSSSSSSSSSSSSSSSSSzupdatezyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadSSSSSSSSSSSSSSSSSzupdate_ppnidfbfd9e0d78d5c191808ac3733f67562.tex}}}}

\newcommand{\sailRISCVoverloadTTTTTTTTTTTTTTTTTModPPNi}{\saildoclabelled{sailRISCVoverloadTTTTTTTTTTTTTTTTTzzymodzyPPNi}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadTTTTTTTTTTTTTTTTTz_mod_ppnia961e365785da7376cd7bdac208fd0ad.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPTERSW}{\saildoclabelled{sailRISCVzzygetzySV48zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_pte_rsw44e860cbd993f79b4ea9ef51b7de8885.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPTERSW}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_pte_rsw44e860cbd993f79b4ea9ef51b7de8885.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPTERSW}{\saildoclabelled{sailRISCVzzysetzySV48zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_pte_rswc91c2908d341bbe5216582c940bf7837.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPTERSW}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_pte_rswc91c2908d341bbe5216582c940bf7837.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPTERSW}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPTEzyRSW}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_pte_rsw6c601ebf0d644b711cbbe304a5538b5e.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPTERSW}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPTEzyRSW}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_pte_rsw6c601ebf0d644b711cbbe304a5538b5e.tex}}}}

\newcommand{\sailRISCVoverloadUUUUUUUUUUUUUUUUUupdateRSW}{\saildoclabelled{sailRISCVoverloadUUUUUUUUUUUUUUUUUzupdatezyRSW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadUUUUUUUUUUUUUUUUUzupdate_rsw7e773e2fdd93d70f9490f8401b97d4e9.tex}}}}

\newcommand{\sailRISCVoverloadVVVVVVVVVVVVVVVVVModRSW}{\saildoclabelled{sailRISCVoverloadVVVVVVVVVVVVVVVVVzzymodzyRSW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadVVVVVVVVVVVVVVVVVz_mod_rswf4989a734cfde890cb5a1c8d3b4e6798.tex}}}}

\newcommand{\sailRISCVvalGetSVFourEightPTEBITS}{\saildoclabelled{sailRISCVzzygetzySV48zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_get_sv48_pte_bits3cedec2ea70a0849ea60d8d346d0f936.tex}}}}

\newcommand{\sailRISCVfnGetSVFourEightPTEBITS}{\saildoclabelled{sailRISCVfnzzygetzySV48zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_get_sv48_pte_bits3cedec2ea70a0849ea60d8d346d0f936.tex}}}}

\newcommand{\sailRISCVvalSetSVFourEightPTEBITS}{\saildoclabelled{sailRISCVzzysetzySV48zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_set_sv48_pte_bitsad0cc90eccc969a6500100c935bee630.tex}}}}

\newcommand{\sailRISCVfnSetSVFourEightPTEBITS}{\saildoclabelled{sailRISCVfnzzysetzySV48zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_set_sv48_pte_bitsad0cc90eccc969a6500100c935bee630.tex}}}}

\newcommand{\sailRISCVvalUpdateSVFourEightPTEBITS}{\saildoclabelled{sailRISCVzzyupdatezySV48zyPTEzyBITS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valz_update_sv48_pte_bits5dd960679bb9cad63f93bb029f042c00.tex}}}}

\newcommand{\sailRISCVfnUpdateSVFourEightPTEBITS}{\saildoclabelled{sailRISCVfnzzyupdatezySV48zyPTEzyBITS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnz_update_sv48_pte_bits5dd960679bb9cad63f93bb029f042c00.tex}}}}

\newcommand{\sailRISCVoverloadWWWWWWWWWWWWWWWWWupdateBITS}{\saildoclabelled{sailRISCVoverloadWWWWWWWWWWWWWWWWWzupdatezyBITS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadWWWWWWWWWWWWWWWWWzupdate_bits5a3f6688b4b8427544fc33354e84149f.tex}}}}

\newcommand{\sailRISCVoverloadXXXXXXXXXXXXXXXXXModBITS}{\saildoclabelled{sailRISCVoverloadXXXXXXXXXXXXXXXXXzzymodzyBITS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadXXXXXXXXXXXXXXXXXz_mod_bits60455a5b4231baf7b82d860f6efc2682.tex}}}}

\newcommand{\sailRISCVtypePTWResult}{\saildoclabelled{sailRISCVtypezPTWzyResult}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezptw_result387dae5ea1a379e54bc31c478988b63d.tex}}}}

\newcommand{\sailRISCVtypeTRResult}{\saildoclabelled{sailRISCVtypezTRzyResult}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztr_result3a5e84bc36b624bd12e1a801e779c4c4.tex}}}}

\newcommand{\sailRISCVtypeTLBEntry}{\saildoclabelled{sailRISCVtypezTLBzyEntry}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztlb_entryd6a3e312d7372e7db4df8f6c3707b5fa.tex}}}}

\newcommand{\sailRISCVvalmakeTLBEntry}{\saildoclabelled{sailRISCVzmakezyTLBzyEntry}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmake_tlb_entry6b22aedb2f264f70f3e1bd2d5dd6f057.tex}}}}

\newcommand{\sailRISCVfnmakeTLBEntry}{\saildoclabelled{sailRISCVfnzmakezyTLBzyEntry}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmake_tlb_entry6b22aedb2f264f70f3e1bd2d5dd6f057.tex}}}}

\newcommand{\sailRISCVvalmatchTLBEntry}{\saildoclabelled{sailRISCVzmatchzyTLBzyEntry}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmatch_tlb_entry15cb314356c461bfc7d1b30f45fecb98.tex}}}}

\newcommand{\sailRISCVfnmatchTLBEntry}{\saildoclabelled{sailRISCVfnzmatchzyTLBzyEntry}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzmatch_tlb_entry15cb314356c461bfc7d1b30f45fecb98.tex}}}}

\newcommand{\sailRISCVvalflushTLBEntry}{\saildoclabelled{sailRISCVzflushzyTLBzyEntry}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzflush_tlb_entry8073b262f27cbbda50ac10a3cc21c463.tex}}}}

\newcommand{\sailRISCVfnflushTLBEntry}{\saildoclabelled{sailRISCVfnzflushzyTLBzyEntry}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzflush_tlb_entry8073b262f27cbbda50ac10a3cc21c463.tex}}}}

\newcommand{\sailRISCVvalwalkThreeNine}{\saildoclabelled{sailRISCVzwalk39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwalk398233e1f75321f48773213830a045bfac.tex}}}}

\newcommand{\sailRISCVfnwalkThreeNine}{\saildoclabelled{sailRISCVfnzwalk39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwalk398233e1f75321f48773213830a045bfac.tex}}}}

\newcommand{\sailRISCVtypeTLBThreeNineEntry}{\saildoclabelled{sailRISCVtypezTLB39zyEntry}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztlb39_entrya6d01947ae0af49073403c37a147bc7a.tex}}}}

\newcommand{\sailRISCVvallookupTLBThreeNine}{\saildoclabelled{sailRISCVzlookupzyTLB39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlookup_tlb39701cebd3fa43ee6815ecaa975a199f5b.tex}}}}

\newcommand{\sailRISCVfnlookupTLBThreeNine}{\saildoclabelled{sailRISCVfnzlookupzyTLB39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlookup_tlb39701cebd3fa43ee6815ecaa975a199f5b.tex}}}}

\newcommand{\sailRISCVvaladdToTLBThreeNine}{\saildoclabelled{sailRISCVzaddzytozyTLB39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzadd_to_tlb39f45d8d071e2986dede49d7c2109cd4f5.tex}}}}

\newcommand{\sailRISCVfnaddToTLBThreeNine}{\saildoclabelled{sailRISCVfnzaddzytozyTLB39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzadd_to_tlb39f45d8d071e2986dede49d7c2109cd4f5.tex}}}}

\newcommand{\sailRISCVvalwriteTLBThreeNine}{\saildoclabelled{sailRISCVzwritezyTLB39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwrite_tlb39d07866694d7288e6a3cb2ac08a58c288.tex}}}}

\newcommand{\sailRISCVfnwriteTLBThreeNine}{\saildoclabelled{sailRISCVfnzwritezyTLB39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwrite_tlb39d07866694d7288e6a3cb2ac08a58c288.tex}}}}

\newcommand{\sailRISCVvalflushTLBThreeNine}{\saildoclabelled{sailRISCVzflushzyTLB39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzflush_tlb39155d346596461ed0e3ab611745b6738a.tex}}}}

\newcommand{\sailRISCVfnflushTLBThreeNine}{\saildoclabelled{sailRISCVfnzflushzyTLB39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzflush_tlb39155d346596461ed0e3ab611745b6738a.tex}}}}

\newcommand{\sailRISCVvaltranslateThreeNine}{\saildoclabelled{sailRISCVztranslate39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztranslate39daa42428c4ec23bd5def028158b476c6.tex}}}}

\newcommand{\sailRISCVfntranslateThreeNine}{\saildoclabelled{sailRISCVfnztranslate39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztranslate39daa42428c4ec23bd5def028158b476c6.tex}}}}

\newcommand{\sailRISCVvalinitVmemSvThreeNine}{\saildoclabelled{sailRISCVzinitzyvmemzysv39}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_vmem_sv390a83d23f548fedfc48c542ac764df587.tex}}}}

\newcommand{\sailRISCVfninitVmemSvThreeNine}{\saildoclabelled{sailRISCVfnzinitzyvmemzysv39}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_vmem_sv390a83d23f548fedfc48c542ac764df587.tex}}}}

\newcommand{\sailRISCVvalwalkFourEight}{\saildoclabelled{sailRISCVzwalk48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwalk486c4033235ca01e713873e89320a939ac.tex}}}}

\newcommand{\sailRISCVfnwalkFourEight}{\saildoclabelled{sailRISCVfnzwalk48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwalk486c4033235ca01e713873e89320a939ac.tex}}}}

\newcommand{\sailRISCVtypeTLBFourEightEntry}{\saildoclabelled{sailRISCVtypezTLB48zyEntry}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typeztlb48_entry26abc9d10a3e265edd1da0902c832cee.tex}}}}

\newcommand{\sailRISCVvallookupTLBFourEight}{\saildoclabelled{sailRISCVzlookupzyTLB48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlookup_tlb481be2085cbc29568c5c522b87bd854b70.tex}}}}

\newcommand{\sailRISCVfnlookupTLBFourEight}{\saildoclabelled{sailRISCVfnzlookupzyTLB48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlookup_tlb481be2085cbc29568c5c522b87bd854b70.tex}}}}

\newcommand{\sailRISCVvaladdToTLBFourEight}{\saildoclabelled{sailRISCVzaddzytozyTLB48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzadd_to_tlb48a08cb99b91f9c80121525cc743b92593.tex}}}}

\newcommand{\sailRISCVfnaddToTLBFourEight}{\saildoclabelled{sailRISCVfnzaddzytozyTLB48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzadd_to_tlb48a08cb99b91f9c80121525cc743b92593.tex}}}}

\newcommand{\sailRISCVvalwriteTLBFourEight}{\saildoclabelled{sailRISCVzwritezyTLB48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwrite_tlb48c2deeba6fb9156609619ba23dcc84e5a.tex}}}}

\newcommand{\sailRISCVfnwriteTLBFourEight}{\saildoclabelled{sailRISCVfnzwritezyTLB48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwrite_tlb48c2deeba6fb9156609619ba23dcc84e5a.tex}}}}

\newcommand{\sailRISCVvalflushTLBFourEight}{\saildoclabelled{sailRISCVzflushzyTLB48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzflush_tlb482377e6a21b0e61c1f15d8ef64c6ac044.tex}}}}

\newcommand{\sailRISCVfnflushTLBFourEight}{\saildoclabelled{sailRISCVfnzflushzyTLB48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzflush_tlb482377e6a21b0e61c1f15d8ef64c6ac044.tex}}}}

\newcommand{\sailRISCVvaltranslateFourEight}{\saildoclabelled{sailRISCVztranslate48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztranslate488637bc30f662c37b22a80c3d053c14e5.tex}}}}

\newcommand{\sailRISCVfntranslateFourEight}{\saildoclabelled{sailRISCVfnztranslate48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztranslate488637bc30f662c37b22a80c3d053c14e5.tex}}}}

\newcommand{\sailRISCVvalinitVmemSvFourEight}{\saildoclabelled{sailRISCVzinitzyvmemzysv48}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_vmem_sv487afaa3d38e7e9ff21a6cbfad52504311.tex}}}}

\newcommand{\sailRISCVfninitVmemSvFourEight}{\saildoclabelled{sailRISCVfnzinitzyvmemzysv48}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_vmem_sv487afaa3d38e7e9ff21a6cbfad52504311.tex}}}}

\newcommand{\sailRISCVvallegalizzeSatp}{\saildoclabelled{sailRISCVzlegalizzezysatp}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlegalizze_satp1fbfb541ef401311caafca983cb812d6.tex}}}}

\newcommand{\sailRISCVfnlegalizzeSatp}{\saildoclabelled{sailRISCVfnzlegalizzezysatp}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlegalizze_satp1fbfb541ef401311caafca983cb812d6.tex}}}}

\newcommand{\sailRISCVvalisValidSvThreeNineAddr}{\saildoclabelled{sailRISCVzisValidSv39Addr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzisvalidsv39addr6225e53e2f01610f83ab9bea1f3201bf.tex}}}}

\newcommand{\sailRISCVfnisValidSvThreeNineAddr}{\saildoclabelled{sailRISCVfnzisValidSv39Addr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzisvalidsv39addr6225e53e2f01610f83ab9bea1f3201bf.tex}}}}

\newcommand{\sailRISCVvalisValidSvFourEightAddr}{\saildoclabelled{sailRISCVzisValidSv48Addr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzisvalidsv48addr5c09db742963fd3c2cd1457f6411e837.tex}}}}

\newcommand{\sailRISCVfnisValidSvFourEightAddr}{\saildoclabelled{sailRISCVfnzisValidSv48Addr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzisvalidsv48addr5c09db742963fd3c2cd1457f6411e837.tex}}}}

\newcommand{\sailRISCVvaltranslationMode}{\saildoclabelled{sailRISCVztranslationMode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztranslationmode51f0fd652f39ec2f6d4c16847f0d4345.tex}}}}

\newcommand{\sailRISCVfntranslationMode}{\saildoclabelled{sailRISCVfnztranslationMode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztranslationmode51f0fd652f39ec2f6d4c16847f0d4345.tex}}}}

\newcommand{\sailRISCVvaltranslateAddr}{\saildoclabelled{sailRISCVztranslateAddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valztranslateaddr7dc6bd4ea43d006224000f7b68f6a187.tex}}}}

\newcommand{\sailRISCVfntranslateAddr}{\saildoclabelled{sailRISCVfnztranslateAddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnztranslateaddr7dc6bd4ea43d006224000f7b68f6a187.tex}}}}

\newcommand{\sailRISCVvalflushTLB}{\saildoclabelled{sailRISCVzflushzyTLB}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzflush_tlbf2c831dee428b5971141e383ef962e36.tex}}}}

\newcommand{\sailRISCVfnflushTLB}{\saildoclabelled{sailRISCVfnzflushzyTLB}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzflush_tlbf2c831dee428b5971141e383ef962e36.tex}}}}

\newcommand{\sailRISCVvalinitVmem}{\saildoclabelled{sailRISCVzinitzyvmem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_vmem811d98ebf1d4d536d0e4070a3b67fe03.tex}}}}

\newcommand{\sailRISCVfninitVmem}{\saildoclabelled{sailRISCVfnzinitzyvmem}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_vmem811d98ebf1d4d536d0e4070a3b67fe03.tex}}}}

\newcommand{\sailRISCVtypeast}{\saildoclabelled{sailRISCVtypezast}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezast6bb070d12e82e4887160cdfd016230c8.tex}}}}

\newcommand{\sailRISCVvalexecute}{\saildoclabelled{sailRISCVzexecute}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVvalassembly}{\saildoclabelled{sailRISCVzassembly}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailRISCVvalencdec}{\saildoclabelled{sailRISCVzencdec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdeca7ceb0009f9b533ad47d2b69e8881c04.tex}}}}

\newcommand{\sailRISCVvalencdecCompressed}{\saildoclabelled{sailRISCVzencdeczycompressed}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_compressed480f14a33b2969971592c7ca63bcfde9.tex}}}}

\newcommand{\sailRISCVvalencdecUop}{\saildoclabelled{sailRISCVzencdeczyuop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_uop0feeafb72397448d1e686117bd04bd8d.tex}}}}

\newcommand{\sailRISCVvalutypeMnemonic}{\saildoclabelled{sailRISCVzutypezymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzutype_mnemonic5740211feaadc8d830fd698383ea27eb.tex}}}}

\newcommand{\sailRISCVvalencdecBop}{\saildoclabelled{sailRISCVzencdeczybop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_bop37935afdc8fb9d403964a671d7b8ef6f.tex}}}}

\newcommand{\sailRISCVvalbtypeMnemonic}{\saildoclabelled{sailRISCVzbtypezymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbtype_mnemonicee542cf061481e1e2c0e4ec1302a928b.tex}}}}

\newcommand{\sailRISCVvalencdecIop}{\saildoclabelled{sailRISCVzencdeczyiop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_iopdc6254ab3f3dfdad4df376ed9499c048.tex}}}}

\newcommand{\sailRISCVvalitypeMnemonic}{\saildoclabelled{sailRISCVzitypezymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzitype_mnemonicb2266da97e58b5824550ef451a0000db.tex}}}}

\newcommand{\sailRISCVvalencdecSop}{\saildoclabelled{sailRISCVzencdeczysop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_sop073a7abc17ca60aa3455773907eb78c7.tex}}}}

\newcommand{\sailRISCVvalshiftiopMnemonic}{\saildoclabelled{sailRISCVzshiftiopzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshiftiop_mnemonicbeafdfe24bd90ed73f232559498ac819.tex}}}}

\newcommand{\sailRISCVvalrtypeMnemonic}{\saildoclabelled{sailRISCVzrtypezymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrtype_mnemonic539b9ad883876e5c6be9237e5c98ffbb.tex}}}}

\newcommand{\sailRISCVvalextendValue}{\saildoclabelled{sailRISCVzextendzyvalue}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzextend_value8ddb26f3f92f6848beaff0fbcaa992f6.tex}}}}

\newcommand{\sailRISCVfnextendValue}{\saildoclabelled{sailRISCVfnzextendzyvalue}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzextend_value8ddb26f3f92f6848beaff0fbcaa992f6.tex}}}}

\newcommand{\sailRISCVvalprocessLoad}{\saildoclabelled{sailRISCVzprocesszyload}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprocess_load7d9288eb90dd41d1aa3c47eda679c483.tex}}}}

\newcommand{\sailRISCVfnprocessLoad}{\saildoclabelled{sailRISCVfnzprocesszyload}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprocess_load7d9288eb90dd41d1aa3c47eda679c483.tex}}}}

\newcommand{\sailRISCVvalcheckMisaligned}{\saildoclabelled{sailRISCVzcheckzymisaligned}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheck_misaligned6730e75ccee79325a38a992b6314fd91.tex}}}}

\newcommand{\sailRISCVfncheckMisaligned}{\saildoclabelled{sailRISCVfnzcheckzymisaligned}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheck_misaligned6730e75ccee79325a38a992b6314fd91.tex}}}}

\newcommand{\sailRISCVvalmaybeAq}{\saildoclabelled{sailRISCVzmaybezyaq}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmaybe_aq7807a00a0c8e402132f155781a4acc6b.tex}}}}

\newcommand{\sailRISCVvalmaybeRl}{\saildoclabelled{sailRISCVzmaybezyrl}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmaybe_rl471fbde2d5b588b1be3bdbcbad1b5b40.tex}}}}

\newcommand{\sailRISCVvalmaybeU}{\saildoclabelled{sailRISCVzmaybezyu}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmaybe_u271e5e54fd4c9b9e611d3ad0e98a3503.tex}}}}

\newcommand{\sailRISCVvalshiftwMnemonic}{\saildoclabelled{sailRISCVzshiftwzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshiftw_mnemonice823d8fe4e9165665d0ca244aa353baa.tex}}}}

\newcommand{\sailRISCVvalrtypewMnemonic}{\saildoclabelled{sailRISCVzrtypewzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzrtypew_mnemonic72f42d5e018398fdfceb25edf2e10caf.tex}}}}

\newcommand{\sailRISCVvalshiftiwopMnemonic}{\saildoclabelled{sailRISCVzshiftiwopzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzshiftiwop_mnemonic59f60b5dc1f36ebc6fe3d32d9df1d608.tex}}}}

\newcommand{\sailRISCVvalbitMaybeR}{\saildoclabelled{sailRISCVzbitzymaybezyr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbit_maybe_r1c52279a1272ff324e99d5b1b65881cd.tex}}}}

\newcommand{\sailRISCVvalbitMaybeW}{\saildoclabelled{sailRISCVzbitzymaybezyw}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbit_maybe_w6d81c7531ae5006f39930eecd7114080.tex}}}}

\newcommand{\sailRISCVvalbitMaybeI}{\saildoclabelled{sailRISCVzbitzymaybezyi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbit_maybe_iea1ce4e78632791b6873db323516744a.tex}}}}

\newcommand{\sailRISCVvalbitMaybeO}{\saildoclabelled{sailRISCVzbitzymaybezyo}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzbit_maybe_oa643ed77970ec3375ca02eb2a3d6d7e3.tex}}}}

\newcommand{\sailRISCVvalfenceBits}{\saildoclabelled{sailRISCVzfencezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfence_bits39f0871d2c2e4d36bb4622567377397d.tex}}}}

\newcommand{\sailRISCVvalaqrlStr}{\saildoclabelled{sailRISCVzaqrlzystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzaqrl_str43f7a950ecb4ae033c3d54ba744ac285.tex}}}}

\newcommand{\sailRISCVfnaqrlStr}{\saildoclabelled{sailRISCVfnzaqrlzystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzaqrl_str43f7a950ecb4ae033c3d54ba744ac285.tex}}}}

\newcommand{\sailRISCVvallrscWidthStr}{\saildoclabelled{sailRISCVzlrsczywidthzystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzlrsc_width_str1a32b7e5b18a83477d13203cd0eca601.tex}}}}

\newcommand{\sailRISCVfnlrscWidthStr}{\saildoclabelled{sailRISCVfnzlrsczywidthzystr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzlrsc_width_str1a32b7e5b18a83477d13203cd0eca601.tex}}}}

\newcommand{\sailRISCVvalprocessLoadres}{\saildoclabelled{sailRISCVzprocesszyloadres}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprocess_loadres3acadfd67bd540642036cf41405a27c0.tex}}}}

\newcommand{\sailRISCVfnprocessLoadres}{\saildoclabelled{sailRISCVfnzprocesszyloadres}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprocess_loadres3acadfd67bd540642036cf41405a27c0.tex}}}}

\newcommand{\sailRISCVvalencdecAmoop}{\saildoclabelled{sailRISCVzencdeczyamoop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_amoopad56ea38f11b2d2533d3cea1e6e89079.tex}}}}

\newcommand{\sailRISCVvalamoMnemonic}{\saildoclabelled{sailRISCVzamozymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzamo_mnemonicac3b9dc5cf93b937e8a5514efa62f568.tex}}}}

\newcommand{\sailRISCVvalencdecMulOp}{\saildoclabelled{sailRISCVzencdeczymulzyop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_mul_op4fddc1c61135e80f6618dd3c6fca770c.tex}}}}

\newcommand{\sailRISCVvalmulMnemonic}{\saildoclabelled{sailRISCVzmulzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmul_mnemonic8e8a5c0cf101d49d6656287f35956c53.tex}}}}

\newcommand{\sailRISCVvalmaybeNotU}{\saildoclabelled{sailRISCVzmaybezynotzyu}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmaybe_not_ud1aa0681e785549479247e44134e0663.tex}}}}

\newcommand{\sailRISCVvalencdecCsrop}{\saildoclabelled{sailRISCVzencdeczycsrop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_csrop402749395fac229088b2e6f6e6206c72.tex}}}}

\newcommand{\sailRISCVvalreadCSR}{\saildoclabelled{sailRISCVzreadCSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzreadcsr1a9ed1f2dac4690038fbe34a4617edca.tex}}}}

\newcommand{\sailRISCVfnreadCSR}{\saildoclabelled{sailRISCVfnzreadCSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzreadcsr1a9ed1f2dac4690038fbe34a4617edca.tex}}}}

\newcommand{\sailRISCVvalwriteCSR}{\saildoclabelled{sailRISCVzwriteCSR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzwritecsr7af48520171f4dd0cd06c1b6876196a7.tex}}}}

\newcommand{\sailRISCVfnwriteCSR}{\saildoclabelled{sailRISCVfnzwriteCSR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzwritecsr7af48520171f4dd0cd06c1b6876196a7.tex}}}}

\newcommand{\sailRISCVvalmaybeI}{\saildoclabelled{sailRISCVzmaybezyi}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzmaybe_i65644ebcc11e5b25fca853fb9aeea917.tex}}}}

\newcommand{\sailRISCVvalcsrMnemonic}{\saildoclabelled{sailRISCVzcsrzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcsr_mnemonic3a1dd26f3ac0095deadcf2bffb0adbc8.tex}}}}

\newcommand{\sailRISCVvalencdecRoundingMode}{\saildoclabelled{sailRISCVzencdeczyroundingzymode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzencdec_rounding_mode4e9de2b381b2971c0047c4587dc1aeff.tex}}}}

\newcommand{\sailRISCVvalfrmMnemonic}{\saildoclabelled{sailRISCVzfrmzymnemonic}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfrm_mnemonic1efa3419adbb7f3793e39728661edbd6.tex}}}}

\newcommand{\sailRISCVvalselectInstrOrFcsrRm}{\saildoclabelled{sailRISCVzselectzyinstrzyorzyfcsrzyrm}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzselect_instr_or_fcsr_rm8a489b01095486a7dc41b6fb5b17b9a7.tex}}}}

\newcommand{\sailRISCVfnselectInstrOrFcsrRm}{\saildoclabelled{sailRISCVfnzselectzyinstrzyorzyfcsrzyrm}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzselect_instr_or_fcsr_rm8a489b01095486a7dc41b6fb5b17b9a7.tex}}}}

\newcommand{\sailRISCVvalnxFlag}{\saildoclabelled{sailRISCVznxFlag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznxflaga9ef0edc4edc03b79abaa230aaad20a6.tex}}}}

\newcommand{\sailRISCVfnnxFlag}{\saildoclabelled{sailRISCVfnznxFlag}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznxflaga9ef0edc4edc03b79abaa230aaad20a6.tex}}}}

\newcommand{\sailRISCVvalufFlag}{\saildoclabelled{sailRISCVzufFlag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzufflagb3d552180ae10d9ed1b23a8e10ad2e9c.tex}}}}

\newcommand{\sailRISCVfnufFlag}{\saildoclabelled{sailRISCVfnzufFlag}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzufflagb3d552180ae10d9ed1b23a8e10ad2e9c.tex}}}}

\newcommand{\sailRISCVvalofFlag}{\saildoclabelled{sailRISCVzofFlag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzofflag1be1156688e569fa940a9118708be17d.tex}}}}

\newcommand{\sailRISCVfnofFlag}{\saildoclabelled{sailRISCVfnzofFlag}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzofflag1be1156688e569fa940a9118708be17d.tex}}}}

\newcommand{\sailRISCVvaldzzFlag}{\saildoclabelled{sailRISCVzdzzFlag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdzzflagcea95ae2581be09607c095ea1558f21b.tex}}}}

\newcommand{\sailRISCVfndzzFlag}{\saildoclabelled{sailRISCVfnzdzzFlag}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdzzflagcea95ae2581be09607c095ea1558f21b.tex}}}}

\newcommand{\sailRISCVvalnvFlag}{\saildoclabelled{sailRISCVznvFlag}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznvflag96f5e3b2efdbb80ea87eb99f361ac158.tex}}}}

\newcommand{\sailRISCVfnnvFlag}{\saildoclabelled{sailRISCVfnznvFlag}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznvflag96f5e3b2efdbb80ea87eb99f361ac158.tex}}}}

\newcommand{\sailRISCVvalfsplitS}{\saildoclabelled{sailRISCVzfsplitzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfsplit_s587b8f3a581d4f6ab15969163c75b5ff.tex}}}}

\newcommand{\sailRISCVfnfsplitS}{\saildoclabelled{sailRISCVfnzfsplitzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfsplit_s587b8f3a581d4f6ab15969163c75b5ff.tex}}}}

\newcommand{\sailRISCVvalfmakeS}{\saildoclabelled{sailRISCVzfmakezyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfmake_sf09ffe3c3e52a17eb1e248d73c150f66.tex}}}}

\newcommand{\sailRISCVfnfmakeS}{\saildoclabelled{sailRISCVfnzfmakezyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfmake_sf09ffe3c3e52a17eb1e248d73c150f66.tex}}}}

\newcommand{\sailRISCVvalcanonicalNaNS}{\saildoclabelled{sailRISCVzcanonicalzyNaNzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcanonical_nan_s21045df28a8988e296d9749590d92369.tex}}}}

\newcommand{\sailRISCVfncanonicalNaNS}{\saildoclabelled{sailRISCVfnzcanonicalzyNaNzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcanonical_nan_s21045df28a8988e296d9749590d92369.tex}}}}

\newcommand{\sailRISCVvalfIsNegInfS}{\saildoclabelled{sailRISCVzfzyiszynegzyinfzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_inf_sf1e927a0ea24a891ce2c85c8d22d9613.tex}}}}

\newcommand{\sailRISCVfnfIsNegInfS}{\saildoclabelled{sailRISCVfnzfzyiszynegzyinfzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_inf_sf1e927a0ea24a891ce2c85c8d22d9613.tex}}}}

\newcommand{\sailRISCVvalfIsNegNormS}{\saildoclabelled{sailRISCVzfzyiszynegzynormzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_norm_s8bfccfb981e547ad5f5c42e4a17c2a1f.tex}}}}

\newcommand{\sailRISCVfnfIsNegNormS}{\saildoclabelled{sailRISCVfnzfzyiszynegzynormzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_norm_s8bfccfb981e547ad5f5c42e4a17c2a1f.tex}}}}

\newcommand{\sailRISCVvalfIsNegSubnormS}{\saildoclabelled{sailRISCVzfzyiszynegzysubnormzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_subnorm_sd8c8d47f6284f9e99142031238418d6e.tex}}}}

\newcommand{\sailRISCVfnfIsNegSubnormS}{\saildoclabelled{sailRISCVfnzfzyiszynegzysubnormzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_subnorm_sd8c8d47f6284f9e99142031238418d6e.tex}}}}

\newcommand{\sailRISCVvalfIsNegZeroS}{\saildoclabelled{sailRISCVzfzyiszynegzyzzerozyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_zzero_s01b2d7b1def55db2428888908b29c669.tex}}}}

\newcommand{\sailRISCVfnfIsNegZeroS}{\saildoclabelled{sailRISCVfnzfzyiszynegzyzzerozyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_zzero_s01b2d7b1def55db2428888908b29c669.tex}}}}

\newcommand{\sailRISCVvalfIsPosZeroS}{\saildoclabelled{sailRISCVzfzyiszyposzyzzerozyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_zzero_s92eacf7245b38cd8fbe2b7411cc24794.tex}}}}

\newcommand{\sailRISCVfnfIsPosZeroS}{\saildoclabelled{sailRISCVfnzfzyiszyposzyzzerozyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_zzero_s92eacf7245b38cd8fbe2b7411cc24794.tex}}}}

\newcommand{\sailRISCVvalfIsPosSubnormS}{\saildoclabelled{sailRISCVzfzyiszyposzysubnormzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_subnorm_s4efdacb98629e85ea864b456e8377a98.tex}}}}

\newcommand{\sailRISCVfnfIsPosSubnormS}{\saildoclabelled{sailRISCVfnzfzyiszyposzysubnormzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_subnorm_s4efdacb98629e85ea864b456e8377a98.tex}}}}

\newcommand{\sailRISCVvalfIsPosNormS}{\saildoclabelled{sailRISCVzfzyiszyposzynormzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_norm_s19872015fda671aa1dca05b90a2680c4.tex}}}}

\newcommand{\sailRISCVfnfIsPosNormS}{\saildoclabelled{sailRISCVfnzfzyiszyposzynormzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_norm_s19872015fda671aa1dca05b90a2680c4.tex}}}}

\newcommand{\sailRISCVvalfIsPosInfS}{\saildoclabelled{sailRISCVzfzyiszyposzyinfzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_inf_sf714fc249168edfd360262aca5e55c4d.tex}}}}

\newcommand{\sailRISCVfnfIsPosInfS}{\saildoclabelled{sailRISCVfnzfzyiszyposzyinfzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_inf_sf714fc249168edfd360262aca5e55c4d.tex}}}}

\newcommand{\sailRISCVvalfIsSNaNS}{\saildoclabelled{sailRISCVzfzyiszySNaNzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_snan_s4f74c8b27b066b5e2d6856d63c0d8113.tex}}}}

\newcommand{\sailRISCVfnfIsSNaNS}{\saildoclabelled{sailRISCVfnzfzyiszySNaNzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_snan_s4f74c8b27b066b5e2d6856d63c0d8113.tex}}}}

\newcommand{\sailRISCVvalfIsQNaNS}{\saildoclabelled{sailRISCVzfzyiszyQNaNzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_qnan_s36343ea7477dd88c6d9f512ad8587fd3.tex}}}}

\newcommand{\sailRISCVfnfIsQNaNS}{\saildoclabelled{sailRISCVfnzfzyiszyQNaNzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_qnan_s36343ea7477dd88c6d9f512ad8587fd3.tex}}}}

\newcommand{\sailRISCVvalfIsNaNS}{\saildoclabelled{sailRISCVzfzyiszyNaNzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_nan_s0d165c8ab9495379c496e3667f21236f.tex}}}}

\newcommand{\sailRISCVfnfIsNaNS}{\saildoclabelled{sailRISCVfnzfzyiszyNaNzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_nan_s0d165c8ab9495379c496e3667f21236f.tex}}}}

\newcommand{\sailRISCVvalnegateS}{\saildoclabelled{sailRISCVznegatezyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznegate_s602acdc6547e76adb79aa6072014fa3e.tex}}}}

\newcommand{\sailRISCVfnnegateS}{\saildoclabelled{sailRISCVfnznegatezyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznegate_s602acdc6547e76adb79aa6072014fa3e.tex}}}}

\newcommand{\sailRISCVvalfeqQuietS}{\saildoclabelled{sailRISCVzfeqzyquietzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfeq_quiet_saed522b017dd40dd277d80aee28e4fe9.tex}}}}

\newcommand{\sailRISCVfnfeqQuietS}{\saildoclabelled{sailRISCVfnzfeqzyquietzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfeq_quiet_saed522b017dd40dd277d80aee28e4fe9.tex}}}}

\newcommand{\sailRISCVvalfltS}{\saildoclabelled{sailRISCVzfltzyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzflt_sb42cf5853deeee1a9c0ed2ff1e36a52b.tex}}}}

\newcommand{\sailRISCVfnfltS}{\saildoclabelled{sailRISCVfnzfltzyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzflt_sb42cf5853deeee1a9c0ed2ff1e36a52b.tex}}}}

\newcommand{\sailRISCVvalfleS}{\saildoclabelled{sailRISCVzflezyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfle_s93e035a8ca13e7d64b965c7c750ae56d.tex}}}}

\newcommand{\sailRISCVfnfleS}{\saildoclabelled{sailRISCVfnzflezyS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfle_s93e035a8ca13e7d64b965c7c750ae56d.tex}}}}

\newcommand{\sailRISCVvalnanBox}{\saildoclabelled{sailRISCVznanzybox}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznan_boxf593e1648915be3a65ed1e1cf0dc7712.tex}}}}

\newcommand{\sailRISCVfnnanBox}{\saildoclabelled{sailRISCVfnznanzybox}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznan_boxf593e1648915be3a65ed1e1cf0dc7712.tex}}}}

\newcommand{\sailRISCVvalnanUnbox}{\saildoclabelled{sailRISCVznanzyunbox}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznan_unbox6971c840905d637f635a4793907fe38e.tex}}}}

\newcommand{\sailRISCVfnnanUnbox}{\saildoclabelled{sailRISCVfnznanzyunbox}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznan_unbox6971c840905d637f635a4793907fe38e.tex}}}}

\newcommand{\sailRISCVvalisRVThreeTwoFOrRVSixFourF}{\saildoclabelled{sailRISCVziszyRV32FzyorzyRV64F}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_rv32f_or_rv64f0479eeacd8ff6d333014b8d2bd493bf0.tex}}}}

\newcommand{\sailRISCVfnisRVThreeTwoFOrRVSixFourF}{\saildoclabelled{sailRISCVfnziszyRV32FzyorzyRV64F}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_rv32f_or_rv64f0479eeacd8ff6d333014b8d2bd493bf0.tex}}}}

\newcommand{\sailRISCVvalisRVSixFourF}{\saildoclabelled{sailRISCVziszyRV64F}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_rv64f294d3f4a32a15e369d15c34498a07034.tex}}}}

\newcommand{\sailRISCVfnisRVSixFourF}{\saildoclabelled{sailRISCVfnziszyRV64F}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_rv64f294d3f4a32a15e369d15c34498a07034.tex}}}}

\newcommand{\sailRISCVvalisRVThreeTwoDOrRVSixFourD}{\saildoclabelled{sailRISCVziszyRV32DzyorzyRV64D}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_rv32d_or_rv64d3518fa18b37b3eaa9c4945d112044e98.tex}}}}

\newcommand{\sailRISCVfnisRVThreeTwoDOrRVSixFourD}{\saildoclabelled{sailRISCVfnziszyRV32DzyorzyRV64D}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_rv32d_or_rv64d3518fa18b37b3eaa9c4945d112044e98.tex}}}}

\newcommand{\sailRISCVvalisRVSixFourD}{\saildoclabelled{sailRISCVziszyRV64D}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzis_rv64d2ec4297accd40afbaf8305bfa55a08ef.tex}}}}

\newcommand{\sailRISCVfnisRVSixFourD}{\saildoclabelled{sailRISCVfnziszyRV64D}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzis_rv64d2ec4297accd40afbaf8305bfa55a08ef.tex}}}}

\newcommand{\sailRISCVvalprocessFloadSixFour}{\saildoclabelled{sailRISCVzprocesszyfload64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprocess_fload64aaf81fa4052296eb2993198993f6472c.tex}}}}

\newcommand{\sailRISCVfnprocessFloadSixFour}{\saildoclabelled{sailRISCVfnzprocesszyfload64}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprocess_fload64aaf81fa4052296eb2993198993f6472c.tex}}}}

\newcommand{\sailRISCVvalprocessFloadThreeTwo}{\saildoclabelled{sailRISCVzprocesszyfload32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprocess_fload322b1b2657ee5e1571b2af7b0d3a6631b7.tex}}}}

\newcommand{\sailRISCVfnprocessFloadThreeTwo}{\saildoclabelled{sailRISCVfnzprocesszyfload32}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprocess_fload322b1b2657ee5e1571b2af7b0d3a6631b7.tex}}}}

\newcommand{\sailRISCVvalprocessFstore}{\saildoclabelled{sailRISCVzprocesszyfstore}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprocess_fstoree9440c013cfdcc23312bc61d5762f1d1.tex}}}}

\newcommand{\sailRISCVfnprocessFstore}{\saildoclabelled{sailRISCVfnzprocesszyfstore}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprocess_fstoree9440c013cfdcc23312bc61d5762f1d1.tex}}}}

\newcommand{\sailRISCVvalfMaddTypeMnemonicS}{\saildoclabelled{sailRISCVzfzymaddzytypezymnemoniczyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_madd_type_mnemonic_se8cab142783011d68d65bf9f55ceaf5f.tex}}}}

\newcommand{\sailRISCVvalfBinRmTypeMnemonicS}{\saildoclabelled{sailRISCVzfzybinzyrmzytypezymnemoniczyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_rm_type_mnemonic_s2d0dda4f6d202d3b11b80b4a78a91df1.tex}}}}

\newcommand{\sailRISCVvalfUnRmTypeMnemonicS}{\saildoclabelled{sailRISCVzfzyunzyrmzytypezymnemoniczyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_rm_type_mnemonic_s24ea00e2ecedf00b96871ba799645a81.tex}}}}

\newcommand{\sailRISCVvalfBinTypeMnemonicS}{\saildoclabelled{sailRISCVzfzybinzytypezymnemoniczyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_type_mnemonic_s7707fb27bf62e8e8783b4425caefe10c.tex}}}}

\newcommand{\sailRISCVvalfUnTypeMnemonicS}{\saildoclabelled{sailRISCVzfzyunzytypezymnemoniczyS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_type_mnemonic_s68f8c6b309ddb2dc8d9cab3341f41b29.tex}}}}

\newcommand{\sailRISCVvalfsplitD}{\saildoclabelled{sailRISCVzfsplitzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfsplit_d774cb8ca3d70fb4590f5725c3fd93ad0.tex}}}}

\newcommand{\sailRISCVfnfsplitD}{\saildoclabelled{sailRISCVfnzfsplitzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfsplit_d774cb8ca3d70fb4590f5725c3fd93ad0.tex}}}}

\newcommand{\sailRISCVvalfmakeD}{\saildoclabelled{sailRISCVzfmakezyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfmake_de1abf4e676ae7d02ecd6d0037a7d77ee.tex}}}}

\newcommand{\sailRISCVfnfmakeD}{\saildoclabelled{sailRISCVfnzfmakezyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfmake_de1abf4e676ae7d02ecd6d0037a7d77ee.tex}}}}

\newcommand{\sailRISCVvalcanonicalNaND}{\saildoclabelled{sailRISCVzcanonicalzyNaNzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcanonical_nan_d7d468e933fb666b50bdf56e90272edf5.tex}}}}

\newcommand{\sailRISCVfncanonicalNaND}{\saildoclabelled{sailRISCVfnzcanonicalzyNaNzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcanonical_nan_d7d468e933fb666b50bdf56e90272edf5.tex}}}}

\newcommand{\sailRISCVvalfIsNegInfD}{\saildoclabelled{sailRISCVzfzyiszynegzyinfzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_inf_d3f44c40462ec32ab41b8fa4dc4e6f998.tex}}}}

\newcommand{\sailRISCVfnfIsNegInfD}{\saildoclabelled{sailRISCVfnzfzyiszynegzyinfzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_inf_d3f44c40462ec32ab41b8fa4dc4e6f998.tex}}}}

\newcommand{\sailRISCVvalfIsNegNormD}{\saildoclabelled{sailRISCVzfzyiszynegzynormzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_norm_d9b9e067af3304bb1fae5d1501327fd53.tex}}}}

\newcommand{\sailRISCVfnfIsNegNormD}{\saildoclabelled{sailRISCVfnzfzyiszynegzynormzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_norm_d9b9e067af3304bb1fae5d1501327fd53.tex}}}}

\newcommand{\sailRISCVvalfIsNegSubnormD}{\saildoclabelled{sailRISCVzfzyiszynegzysubnormzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_subnorm_d808d9c9ea664491fe0b23b650d1e996c.tex}}}}

\newcommand{\sailRISCVfnfIsNegSubnormD}{\saildoclabelled{sailRISCVfnzfzyiszynegzysubnormzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_subnorm_d808d9c9ea664491fe0b23b650d1e996c.tex}}}}

\newcommand{\sailRISCVvalfIsNegZeroD}{\saildoclabelled{sailRISCVzfzyiszynegzyzzerozyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_neg_zzero_d7855947d702bd41cc96dbb033e17918f.tex}}}}

\newcommand{\sailRISCVfnfIsNegZeroD}{\saildoclabelled{sailRISCVfnzfzyiszynegzyzzerozyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_neg_zzero_d7855947d702bd41cc96dbb033e17918f.tex}}}}

\newcommand{\sailRISCVvalfIsPosZeroD}{\saildoclabelled{sailRISCVzfzyiszyposzyzzerozyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_zzero_d7e379cb7f8f90c1af7e79d78e2a86f37.tex}}}}

\newcommand{\sailRISCVfnfIsPosZeroD}{\saildoclabelled{sailRISCVfnzfzyiszyposzyzzerozyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_zzero_d7e379cb7f8f90c1af7e79d78e2a86f37.tex}}}}

\newcommand{\sailRISCVvalfIsPosSubnormD}{\saildoclabelled{sailRISCVzfzyiszyposzysubnormzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_subnorm_d7e83f87299dae2035e33b7c97dd6be45.tex}}}}

\newcommand{\sailRISCVfnfIsPosSubnormD}{\saildoclabelled{sailRISCVfnzfzyiszyposzysubnormzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_subnorm_d7e83f87299dae2035e33b7c97dd6be45.tex}}}}

\newcommand{\sailRISCVvalfIsPosNormD}{\saildoclabelled{sailRISCVzfzyiszyposzynormzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_norm_d6611be4e31c69209487c037c5336c370.tex}}}}

\newcommand{\sailRISCVfnfIsPosNormD}{\saildoclabelled{sailRISCVfnzfzyiszyposzynormzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_norm_d6611be4e31c69209487c037c5336c370.tex}}}}

\newcommand{\sailRISCVvalfIsPosInfD}{\saildoclabelled{sailRISCVzfzyiszyposzyinfzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_pos_inf_ddc033c6bfe555dfe790113dec0ddb7e3.tex}}}}

\newcommand{\sailRISCVfnfIsPosInfD}{\saildoclabelled{sailRISCVfnzfzyiszyposzyinfzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_pos_inf_ddc033c6bfe555dfe790113dec0ddb7e3.tex}}}}

\newcommand{\sailRISCVvalfIsSNaND}{\saildoclabelled{sailRISCVzfzyiszySNaNzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_snan_d3e7f4d132d4d3fe4846581a123c48b56.tex}}}}

\newcommand{\sailRISCVfnfIsSNaND}{\saildoclabelled{sailRISCVfnzfzyiszySNaNzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_snan_d3e7f4d132d4d3fe4846581a123c48b56.tex}}}}

\newcommand{\sailRISCVvalfIsQNaND}{\saildoclabelled{sailRISCVzfzyiszyQNaNzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_qnan_d5bbb21fc7537d62baacf94741f71226d.tex}}}}

\newcommand{\sailRISCVfnfIsQNaND}{\saildoclabelled{sailRISCVfnzfzyiszyQNaNzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_qnan_d5bbb21fc7537d62baacf94741f71226d.tex}}}}

\newcommand{\sailRISCVvalfIsNaND}{\saildoclabelled{sailRISCVzfzyiszyNaNzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_is_nan_d970e43a6bafb89b645fab556a4ad623c.tex}}}}

\newcommand{\sailRISCVfnfIsNaND}{\saildoclabelled{sailRISCVfnzfzyiszyNaNzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzf_is_nan_d970e43a6bafb89b645fab556a4ad623c.tex}}}}

\newcommand{\sailRISCVvalnegateD}{\saildoclabelled{sailRISCVznegatezyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valznegate_dc9622c2a4f7fec13696be94bec5ae96c.tex}}}}

\newcommand{\sailRISCVfnnegateD}{\saildoclabelled{sailRISCVfnznegatezyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnznegate_dc9622c2a4f7fec13696be94bec5ae96c.tex}}}}

\newcommand{\sailRISCVvalfeqQuietD}{\saildoclabelled{sailRISCVzfeqzyquietzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfeq_quiet_d0b6b5eb435e8b9c9bcf3b77e16fff044.tex}}}}

\newcommand{\sailRISCVfnfeqQuietD}{\saildoclabelled{sailRISCVfnzfeqzyquietzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfeq_quiet_d0b6b5eb435e8b9c9bcf3b77e16fff044.tex}}}}

\newcommand{\sailRISCVvalfltD}{\saildoclabelled{sailRISCVzfltzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzflt_dc45e113a7fb9ece6e62166679b975f44.tex}}}}

\newcommand{\sailRISCVfnfltD}{\saildoclabelled{sailRISCVfnzfltzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzflt_dc45e113a7fb9ece6e62166679b975f44.tex}}}}

\newcommand{\sailRISCVvalfleD}{\saildoclabelled{sailRISCVzflezyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfle_dc504d6eb55e9a730eda7235ae654dd1c.tex}}}}

\newcommand{\sailRISCVfnfleD}{\saildoclabelled{sailRISCVfnzflezyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfle_dc504d6eb55e9a730eda7235ae654dd1c.tex}}}}

\newcommand{\sailRISCVvalfMaddTypeMnemonicD}{\saildoclabelled{sailRISCVzfzymaddzytypezymnemoniczyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_madd_type_mnemonic_de10f87b5527cad531eb1f3e055843354.tex}}}}

\newcommand{\sailRISCVvalfBinRmTypeMnemonicD}{\saildoclabelled{sailRISCVzfzybinzyrmzytypezymnemoniczyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_rm_type_mnemonic_deb9e3f6f9179ea4b09697f358f9f6a0b.tex}}}}

\newcommand{\sailRISCVvalfUnRmTypeMnemonicD}{\saildoclabelled{sailRISCVzfzyunzyrmzytypezymnemoniczyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_rm_type_mnemonic_d4a9ba98f21ea36db9609bd6233749d86.tex}}}}

\newcommand{\sailRISCVvalfBinTypeMnemonicD}{\saildoclabelled{sailRISCVzfzybinzytypezymnemoniczyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_bin_type_mnemonic_d4c3459a461182e50755d18d2795fe9de.tex}}}}

\newcommand{\sailRISCVvalfUnTypeMnemonicD}{\saildoclabelled{sailRISCVzfzyunzytypezymnemoniczyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzf_un_type_mnemonic_d67aa9b49056aabdddaa065ba03ecbadb.tex}}}}

\newcommand{\sailRISCVvalhandleLoadDataViaCap}{\saildoclabelled{sailRISCVzhandlezyloadzydatazyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_load_data_via_capf2827ba9c795213ba1703c9ae04ec80e.tex}}}}

\newcommand{\sailRISCVfnhandleLoadDataViaCap}{\saildoclabelled{sailRISCVfnzhandlezyloadzydatazyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_load_data_via_capf2827ba9c795213ba1703c9ae04ec80e.tex}}}}

\newcommand{\sailRISCVvalhandleLoadCapViaCap}{\saildoclabelled{sailRISCVzhandlezyloadzycapzyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_load_cap_via_capc983c32af845a3dec84f2d1241c33390.tex}}}}

\newcommand{\sailRISCVfnhandleLoadCapViaCap}{\saildoclabelled{sailRISCVfnzhandlezyloadzycapzyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_load_cap_via_capc983c32af845a3dec84f2d1241c33390.tex}}}}

\newcommand{\sailRISCVvalcheckResMisaligned}{\saildoclabelled{sailRISCVzcheckzyreszymisaligned}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzcheck_res_misalignede05ad7adc37fbdff34459806aaddc074.tex}}}}

\newcommand{\sailRISCVfncheckResMisaligned}{\saildoclabelled{sailRISCVfnzcheckzyreszymisaligned}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzcheck_res_misalignede05ad7adc37fbdff34459806aaddc074.tex}}}}

\newcommand{\sailRISCVvalhandleLoadresDataViaCap}{\saildoclabelled{sailRISCVzhandlezyloadreszydatazyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_loadres_data_via_cap08189f30ce7dd627d16d9228026d4005.tex}}}}

\newcommand{\sailRISCVfnhandleLoadresDataViaCap}{\saildoclabelled{sailRISCVfnzhandlezyloadreszydatazyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_loadres_data_via_cap08189f30ce7dd627d16d9228026d4005.tex}}}}

\newcommand{\sailRISCVvalhandleLoadresCapViaCap}{\saildoclabelled{sailRISCVzhandlezyloadreszycapzyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_loadres_cap_via_capcff54276a28e84c26d372dc8f545b3f0.tex}}}}

\newcommand{\sailRISCVfnhandleLoadresCapViaCap}{\saildoclabelled{sailRISCVfnzhandlezyloadreszycapzyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_loadres_cap_via_capcff54276a28e84c26d372dc8f545b3f0.tex}}}}

\newcommand{\sailRISCVvalhandleStoreDataViaCap}{\saildoclabelled{sailRISCVzhandlezystorezydatazyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_store_data_via_capa375706a8b6644ee610b608c6152f081.tex}}}}

\newcommand{\sailRISCVfnhandleStoreDataViaCap}{\saildoclabelled{sailRISCVfnzhandlezystorezydatazyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_store_data_via_capa375706a8b6644ee610b608c6152f081.tex}}}}

\newcommand{\sailRISCVvalhandleStoreCapViaCap}{\saildoclabelled{sailRISCVzhandlezystorezycapzyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_store_cap_via_cap4d789b2f59a39e53239d073296e45c38.tex}}}}

\newcommand{\sailRISCVfnhandleStoreCapViaCap}{\saildoclabelled{sailRISCVfnzhandlezystorezycapzyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_store_cap_via_cap4d789b2f59a39e53239d073296e45c38.tex}}}}

\newcommand{\sailRISCVvalhandleStoreCondDataViaCap}{\saildoclabelled{sailRISCVzhandlezystorezycondzydatazyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_store_cond_data_via_cap90bf472704e0e0e2072d2afbb0123121.tex}}}}

\newcommand{\sailRISCVfnhandleStoreCondDataViaCap}{\saildoclabelled{sailRISCVfnzhandlezystorezycondzydatazyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_store_cond_data_via_cap90bf472704e0e0e2072d2afbb0123121.tex}}}}

\newcommand{\sailRISCVvalhandleStoreCondCapViaCap}{\saildoclabelled{sailRISCVzhandlezystorezycondzycapzyviazycap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzhandle_store_cond_cap_via_capdfc2c7d93322ab0a720ded29c24438b2.tex}}}}

\newcommand{\sailRISCVfnhandleStoreCondCapViaCap}{\saildoclabelled{sailRISCVfnzhandlezystorezycondzycapzyviazycap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzhandle_store_cond_cap_via_capdfc2c7d93322ab0a720ded29c24438b2.tex}}}}

\newcommand{\sailRISCVfclUTYPEexecute}{\saildoclabelled{sailRISCVfclUTYPEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclUTYPEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclRISCVUnderscoreJALexecute}{\saildoclabelled{sailRISCVfclRISCVUnderscoreJALzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclRISCVUnderscoreJALzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclBTYPEexecute}{\saildoclabelled{sailRISCVfclBTYPEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclBTYPEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclITYPEexecute}{\saildoclabelled{sailRISCVfclITYPEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclITYPEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSHIFTIOPexecute}{\saildoclabelled{sailRISCVfclSHIFTIOPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSHIFTIOPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclRTYPEexecute}{\saildoclabelled{sailRISCVfclRTYPEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclRTYPEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLOADexecute}{\saildoclabelled{sailRISCVfclLOADzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLOADzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSTOREexecute}{\saildoclabelled{sailRISCVfclSTOREzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSTOREzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclADDIWexecute}{\saildoclabelled{sailRISCVfclADDIWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclADDIWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSHIFTWexecute}{\saildoclabelled{sailRISCVfclSHIFTWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSHIFTWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclRTYPEWexecute}{\saildoclabelled{sailRISCVfclRTYPEWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclRTYPEWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSHIFTIWOPexecute}{\saildoclabelled{sailRISCVfclSHIFTIWOPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSHIFTIWOPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFENCEexecute}{\saildoclabelled{sailRISCVfclFENCEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFENCEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFENCEUnderscoreTSOexecute}{\saildoclabelled{sailRISCVfclFENCEUnderscoreTSOzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFENCEUnderscoreTSOzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFENCEIexecute}{\saildoclabelled{sailRISCVfclFENCEIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFENCEIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclECALLexecute}{\saildoclabelled{sailRISCVfclECALLzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclECALLzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclMRETexecute}{\saildoclabelled{sailRISCVfclMRETzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclMRETzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSRETexecute}{\saildoclabelled{sailRISCVfclSRETzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSRETzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclEBREAKexecute}{\saildoclabelled{sailRISCVfclEBREAKzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclEBREAKzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclWFIexecute}{\saildoclabelled{sailRISCVfclWFIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclWFIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSFENCEUnderscoreVMAexecute}{\saildoclabelled{sailRISCVfclSFENCEUnderscoreVMAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSFENCEUnderscoreVMAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLOADRESexecute}{\saildoclabelled{sailRISCVfclLOADRESzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLOADRESzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSTORECONexecute}{\saildoclabelled{sailRISCVfclSTORECONzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSTORECONzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclAMOexecute}{\saildoclabelled{sailRISCVfclAMOzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclAMOzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreNOPexecute}{\saildoclabelled{sailRISCVfclCUnderscoreNOPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreNOPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreADDIFourSPNexecute}{\saildoclabelled{sailRISCVfclCUnderscoreADDIFourSPNzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreADDIFourSPNzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreLWexecute}{\saildoclabelled{sailRISCVfclCUnderscoreLWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreLWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreLDexecute}{\saildoclabelled{sailRISCVfclCUnderscoreLDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreLDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSWexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSDexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreADDIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreADDIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreADDIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreJALexecute}{\saildoclabelled{sailRISCVfclCUnderscoreJALzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreJALzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreADDIWexecute}{\saildoclabelled{sailRISCVfclCUnderscoreADDIWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreADDIWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreLIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreLIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreLIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreADDIOneSixSPexecute}{\saildoclabelled{sailRISCVfclCUnderscoreADDIOneSixSPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreADDIOneSixSPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreLUIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreLUIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreLUIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSRLIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSRLIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSRLIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSRAIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSRAIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSRAIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreANDIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreANDIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreANDIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSUBexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSUBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSUBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreXORexecute}{\saildoclabelled{sailRISCVfclCUnderscoreXORzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreXORzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreORexecute}{\saildoclabelled{sailRISCVfclCUnderscoreORzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreORzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreANDexecute}{\saildoclabelled{sailRISCVfclCUnderscoreANDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreANDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSUBWexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSUBWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSUBWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreADDWexecute}{\saildoclabelled{sailRISCVfclCUnderscoreADDWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreADDWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreJexecute}{\saildoclabelled{sailRISCVfclCUnderscoreJzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreJzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreBEQZexecute}{\saildoclabelled{sailRISCVfclCUnderscoreBEQZzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreBEQZzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreBNEZexecute}{\saildoclabelled{sailRISCVfclCUnderscoreBNEZzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreBNEZzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSLLIexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSLLIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSLLIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreLWSPexecute}{\saildoclabelled{sailRISCVfclCUnderscoreLWSPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreLWSPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreLDSPexecute}{\saildoclabelled{sailRISCVfclCUnderscoreLDSPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreLDSPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSWSPexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSWSPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSWSPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreSDSPexecute}{\saildoclabelled{sailRISCVfclCUnderscoreSDSPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreSDSPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreJRexecute}{\saildoclabelled{sailRISCVfclCUnderscoreJRzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreJRzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreJALRexecute}{\saildoclabelled{sailRISCVfclCUnderscoreJALRzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreJALRzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreMVexecute}{\saildoclabelled{sailRISCVfclCUnderscoreMVzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreMVzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreEBREAKexecute}{\saildoclabelled{sailRISCVfclCUnderscoreEBREAKzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreEBREAKzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreADDexecute}{\saildoclabelled{sailRISCVfclCUnderscoreADDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreADDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclMULexecute}{\saildoclabelled{sailRISCVfclMULzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclMULzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclDIVexecute}{\saildoclabelled{sailRISCVfclDIVzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclDIVzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclREMexecute}{\saildoclabelled{sailRISCVfclREMzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclREMzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclMULWexecute}{\saildoclabelled{sailRISCVfclMULWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclMULWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclDIVWexecute}{\saildoclabelled{sailRISCVfclDIVWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclDIVWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclREMWexecute}{\saildoclabelled{sailRISCVfclREMWzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclREMWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSRexecute}{\saildoclabelled{sailRISCVfclCSRzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSRzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLOADUnderscoreFPexecute}{\saildoclabelled{sailRISCVfclLOADUnderscoreFPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLOADUnderscoreFPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclSTOREUnderscoreFPexecute}{\saildoclabelled{sailRISCVfclSTOREUnderscoreFPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclSTOREUnderscoreFPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreMADDUnderscoreTYPEUnderscoreSexecute}{\saildoclabelled{sailRISCVfclFUnderscoreMADDUnderscoreTYPEUnderscoreSzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreMADDUnderscoreTYPEUnderscoreSzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreRMUnderscoreTYPEUnderscoreSexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreRMUnderscoreTYPEUnderscoreSzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreRMUnderscoreTYPEUnderscoreSzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSAexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSBexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSCexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSEexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSFexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSFzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSFzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSGexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSGzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSGzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSHexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSHzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreSHzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSAexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSBexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSCexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSEexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSFexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSFzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSFzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSGexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreSGzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreSGzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreSexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreSzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreTYPEUnderscoreSzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreSAexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreSAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreTYPEUnderscoreSAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreSBexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreSBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreTYPEUnderscoreSBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreMADDUnderscoreTYPEUnderscoreDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreMADDUnderscoreTYPEUnderscoreDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreMADDUnderscoreTYPEUnderscoreDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreRMUnderscoreTYPEUnderscoreDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreRMUnderscoreTYPEUnderscoreDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreRMUnderscoreTYPEUnderscoreDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDAexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDBexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDCexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDEexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDFexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDFzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDFzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDGexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDGzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDGzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDHexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDHzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDHzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDIexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDJexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDJzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreRMUnderscoreTYPEUnderscoreDJzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDAexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDBexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDCexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDEexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDEzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDEzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDFexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDFzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDFzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDGexecute}{\saildoclabelled{sailRISCVfclFUnderscoreBINUnderscoreTYPEUnderscoreDGzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreBINUnderscoreTYPEUnderscoreDGzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreDexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreTYPEUnderscoreDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreDAexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreDAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreTYPEUnderscoreDAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreDBexecute}{\saildoclabelled{sailRISCVfclFUnderscoreUNUnderscoreTYPEUnderscoreDBzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFUnderscoreUNUnderscoreTYPEUnderscoreDBzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclAUIPCCexecute}{\saildoclabelled{sailRISCVfclAUIPCCzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the contents of \textbf{PCC}, with the
\textbf{address} replaced with \textbf{PCC}.\textbf{address} $+$ \emph{imm} $\times$ 4096.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclAUIPCCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCJALexecute}{\saildoclabelled{sailRISCVfclCJALzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the next instruction's \textbf{PCC} and
sealed as a sentry. \textbf{PCC}.\textbf{address} is incremented by \emph{imm}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \textbf{PCC}.\textbf{address} $+$ \emph{imm} $\lt$ \textbf{PCC}.\textbf{base}.
\item \textbf{PCC}.\textbf{address} $+$ \emph{imm} $+$ min\_instruction\_bytes $\gt$ \textbf{PCC}.\textbf{top}.
\item \textbf{PCC}.\textbf{address} $+$ \emph{imm} is unaligned, ignoring bit 0.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCJALzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCJALRexecute}{\saildoclabelled{sailRISCVfclCJALRzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the next instruction's \textbf{PCC} and
sealed as a sentry. \textbf{PCC} is replaced with the value of capability
register \emph{cs1} with its \textbf{address} incremented by \emph{imm} and the 0th bit of
its \textbf{address} set to 0, and is unsealed if it is a sentry.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed and is not a sentry.
\item \emph{cs1} is a sentry and \emph{imm} $\ne$ 0.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Execute}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} $+$ min\_instruction\_bytes $\gt$ \emph{cs1}.\textbf{top}.
\item \emph{cs1}.\textbf{base} is unaligned.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} is unaligned, ignoring bit 0.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCJALRzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetPermexecute}{\saildoclabelled{sailRISCVfclCGetPermzexecute}{\saildocfcl{The least significant \hyperref[sailRISCVzcapzyhpermszywidth]{\lstinline{cap_hperms_width}} bits of integer register \emph{rd} are
set equal to the \textbf{perms} field of capability register \emph{cs1}; bits
\hyperref[sailRISCVzcapzyupermszyshift]{\lstinline{cap_uperms_shift}} to \hyperref[sailRISCVzcapzyupermszyshift]{\lstinline{cap_uperms_shift}}+\hyperref[sailRISCVzcapzyupermszywidth]{\lstinline{cap_uperms_width}}-1 of \emph{rd} are set
equal to the \textbf{uperms} field of \emph{cs1}.
The other bits of \emph{rd} are set to zero.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetPermzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetFlagsexecute}{\saildoclabelled{sailRISCVfclCGetFlagszexecute}{\saildocfcl{Integer register \emph{rd} is set equal to the zero-extended \textbf{flags} field of
capability register \emph{cs1}.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetFlagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetTypeexecute}{\saildoclabelled{sailRISCVfclCGetTypezexecute}{\saildocfcl{Integer register \emph{rd} is set equal to the \textbf{otype} field of capability
register \emph{cs1}.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetTypezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetBaseexecute}{\saildoclabelled{sailRISCVfclCGetBasezexecute}{\saildocfcl{Integer register \emph{rd} is set equal to the \textbf{base} field of capability
register \emph{cs1}.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetBasezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetOffsetexecute}{\saildoclabelled{sailRISCVfclCGetOffsetzexecute}{\saildocfcl{Integer register \emph{rd} is set equal to the \textbf{offset} field of capability
register \emph{cs1}.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetLenexecute}{\saildoclabelled{sailRISCVfclCGetLenzexecute}{\saildocfcl{Integer register \emph{rd} is set equal to the \textbf{length} field of capability
register \emph{cs1}.

\subsection*{Notes}


\begin{itemize}
\item Due to the compressed representation of capabilities, the actual length
 of capabilities can be $2^{\hyperref[sailRISCVzxlen]{{xlen}}}$; \hyperref[sailRISCVzCGetLen]{\lstinline{CGetLen}} will return the
 maximum value of $2^{\hyperref[sailRISCVzxlen]{{xlen}}}-1$ in this case.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetLenzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetTagexecute}{\saildoclabelled{sailRISCVfclCGetTagzexecute}{\saildocfcl{The low bit of integer register \emph{rd} is set to the \textbf{tag} field of \emph{cs1}.
All other bits of \emph{rd} are cleared.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetTagzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetSealedexecute}{\saildoclabelled{sailRISCVfclCGetSealedzexecute}{\saildocfcl{The low bit of integer register \emph{rd} is set to 0 if \emph{cs1} is unsealed
and to 1 otherwise.
All other bits of \emph{rd} are cleared.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetSealedzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCGetAddrexecute}{\saildoclabelled{sailRISCVfclCGetAddrzexecute}{\saildocfcl{Integer register \emph{rd} is set equal to the \textbf{address} field of capability
register \emph{cs1}.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCGetAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSpecialRWexecute}{\saildoclabelled{sailRISCVfclCSpecialRWzexecute}{\saildocfcl{Capability register \emph{cd} is set equal to special capability register \emph{scr},
and \emph{scr} is set equal to capability register \emph{cs1} if \emph{cs1} is not \textbf{C0}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{scr} does not exist.
\item \emph{scr} is read-only and \emph{cs1} is not \textbf{C0}.
\item \emph{scr} is only accessible to a higher privilege mode.
\item \emph{scr} requires \textbf{Permit\_Access\_System\_Registers} and that is not
 granted by \textbf{PCC}.\textbf{perms}.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item Writing \textbf{NULL} to a special capability register cannot be done with \textbf{C0}
 as that only performs a read. An alternative implementation would allocate
 a separate two-operand CSpecialR instruction and interpret \emph{cs1} being
 \textbf{C0} as a write of \textbf{NULL} if the need to use a temporary capability
 register proves to be overly problematic for software. For U-mode
 transitions to domains without \textbf{Permit\_Access\_System\_Registers} only
 \textbf{DDC} should need clearing, which can be done with \hyperref[sailRISCVzCClear]{\lstinline{CClear}}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSpecialRWzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCAndPermexecute}{\saildoclabelled{sailRISCVfclCAndPermzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the contents of capability
register \emph{cs1} with the \textbf{perms} field set to the bitwise and of its
previous value and bits 0 to \hyperref[sailRISCVzcapzyhpermszywidth]{\lstinline{cap_hperms_width}}-1 of integer register \emph{rs2}
and the \textbf{uperms} field set to the bitwise and of its previous value and
bits \hyperref[sailRISCVzcapzyupermszyshift]{\lstinline{cap_uperms_shift}} to \hyperref[sailRISCVzcapzyupermszyshift]{\lstinline{cap_uperms_shift}}+\hyperref[sailRISCVzcapzyupermszywidth]{\lstinline{cap_uperms_width}}-1 of \emph{rs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCAndPermzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSetFlagsexecute}{\saildoclabelled{sailRISCVfclCSetFlagszexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the contents of capability
register \emph{cs1} with the \textbf{flags} field set to bits 0 to \hyperref[sailRISCVzcapzyflagszywidth]{\lstinline{cap_flags_width}}-1
of integer register \emph{rs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSetFlagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCToPtrexecute}{\saildoclabelled{sailRISCVfclCToPtrzexecute}{\saildocfcl{If the \textbf{tag} field of capability register \emph{cs1} is not set then integer
register \emph{rd} is set to 0, otherwise integer register \emph{rd} is set to
\emph{cs1}.\textbf{address} $-$ \emph{cs2}.\textbf{base}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs2}.\textbf{tag} is not set.
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item \emph{cs2} being sealed will not cause an exception to be raised. This is for
 further study.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCToPtrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSubexecute}{\saildoclabelled{sailRISCVfclCSubzexecute}{\saildocfcl{Integer register \emph{rd} is set equal to (\emph{cs1}.\textbf{address} $-$
\emph{cs2}.\textbf{address}) $\bmod~2^{\hyperref[sailRISCVzxlen]{{xlen}}}$.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSubzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCIncOffsetexecute}{\saildoclabelled{sailRISCVfclCIncOffsetzexecute}{\saildocfcl{Capability register \emph{cd} is set equal to capability register \emph{cs1} with its
\textbf{address} replaced with \emph{cs1}.\textbf{address} $+$ \emph{rs2}.
If the resulting capability cannot be represented exactly, then \emph{cd}.\textbf{tag}
is cleared. The remaining capability fields are set to what the in-memory
representation of \emph{cs1} with the address set to \emph{cs1}.\textbf{address} $+$ \emph{rs2}
decodes to.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCIncOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCIncOffsetImmediateexecute}{\saildoclabelled{sailRISCVfclCIncOffsetImmediatezexecute}{\saildocfcl{Capability register \emph{cd} is set equal to capability register \emph{cs1} with its
\textbf{address} replaced with \emph{cs1}.\textbf{address} $+$ \emph{imm}.
If the resulting capability cannot be represented exactly, then \emph{cd}.\textbf{tag}
is cleared. The remaining capability fields are set to what the in-memory
representation of \emph{cs1} with the address set to \emph{cs1}.\textbf{address} $+$ \emph{imm}
decodes to.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCIncOffsetImmediatezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSetOffsetexecute}{\saildoclabelled{sailRISCVfclCSetOffsetzexecute}{\saildocfcl{Capability register \emph{cd} is set equal to capability register \emph{cs1} with its
\textbf{address} replaced with \emph{cs1}.\textbf{base} $+$ \emph{rs2}.
If the resulting capability cannot be represented exactly, then \emph{cd}.\textbf{tag}
is cleared. The remaining capability fields are set to what the in-memory
representation of \emph{cs1} with the address set to \emph{cs1}.\textbf{base} $+$ \emph{rs2}
decodes to.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSetOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSetAddrexecute}{\saildoclabelled{sailRISCVfclCSetAddrzexecute}{\saildocfcl{Capability register \emph{cd} is set equal to capability register \emph{cs1} with its
\textbf{address} replaced with \emph{rs2}.
If the resulting capability cannot be represented exactly, then \emph{cd}.\textbf{tag}
is cleared. The remaining capability fields are set to what the in-memory
representation of \emph{cs1} with the address set to \emph{rs2} decodes to.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is set and \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSetAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSetBoundsexecute}{\saildoclabelled{sailRISCVfclCSetBoundszexecute}{\saildocfcl{Capability register \emph{cd} is set to capability register \emph{cs1} with its
\textbf{base} field replaced with \emph{cs1}.\textbf{address} and its \textbf{length} field
replaced with integer register \emph{rs2}. If the resulting capability cannot be
represented exactly the \textbf{base} will be rounded down and the \textbf{length}
will be rounded up by the smallest amount needed to form a representable
capability covering the requested bounds, and will never exceed the bounds
of \emph{cs1}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{rs2} $\gt$ \emph{cs1}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSetBoundszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSetBoundsImmediateexecute}{\saildoclabelled{sailRISCVfclCSetBoundsImmediatezexecute}{\saildocfcl{Capability register \emph{cd} is set to capability register \emph{cs1} with its
\textbf{base} field replaced with \emph{cs1}.\textbf{address} and its \textbf{length} field
replaced with \emph{uimm}. If the resulting capability cannot be represented
exactly the \textbf{base} will be rounded down and the \textbf{length} will be rounded
up by the smallest amount needed to form a representable capability covering
the requested bounds, and will never exceed the bounds of \emph{cs1}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{uimm} $\gt$ \emph{cs1}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSetBoundsImmediatezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSetBoundsExactexecute}{\saildoclabelled{sailRISCVfclCSetBoundsExactzexecute}{\saildocfcl{Capability register \emph{cd} is set to capability register \emph{cs1} with its
\textbf{base} field replaced with \emph{cs1}.\textbf{address} and its \textbf{length} field
replaced with integer register \emph{rs2}. Unlike \hyperref[sailRISCVzCSetBounds]{\lstinline{CSetBounds}}, this instruction
will trap if the resulting capability cannot be represented exactly.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{rs2} $\gt$ \emph{cs1}.\textbf{top}.
\item The resulting capability cannot be represented exactly.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSetBoundsExactzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCClearTagexecute}{\saildoclabelled{sailRISCVfclCClearTagzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the contents of \emph{cs1}, with
the \textbf{tag} field cleared.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCClearTagzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCMoveexecute}{\saildoclabelled{sailRISCVfclCMovezexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the contents of \emph{cs1}.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCMovezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclClearexecute}{\saildoclabelled{sailRISCVfclClearzexecute}{\saildocfcl{Integer registers 8 $\times$ \emph{q} $+$ \emph{i} are each set to 0 if the \emph{i}th bit
of \emph{m} is set. This instruction is only present on implementations with a
split register file. On implementations with a merged register file the
functionality of this instruction is covered by \hyperref[sailRISCVzCClear]{\lstinline{CClear}}.

\subsection*{Notes}


\begin{itemize}
\item This instruction is designed to accelerate the register clearing that is
 required for secure domain transitions. It is expected that it can be
 implemented efficiently in hardware using a single `valid' bit per
 register that is cleared by this instruction and set on any subsequent
 write to the register.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclClearzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCClearexecute}{\saildoclabelled{sailRISCVfclCClearzexecute}{\saildocfcl{Capability registers 8 $\times$ \emph{q} $+$ \emph{i} are each set to \textbf{NULL} if the
\emph{i}th bit of \emph{m} is set, with the exception that the 0th bit of \emph{m} refers
to \textbf{DDC} when \emph{q} is 0, rather than \textbf{C0}.

\subsection*{Notes}


\begin{itemize}
\item This instruction is designed to accelerate the register clearing that is
 required for secure domain transitions. It is expected that it can be
 implemented efficiently in hardware using a single `valid' bit per
 register that is cleared by this instruction and set on any subsequent
 write to the register.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCClearzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclFPClearexecute}{\saildoclabelled{sailRISCVfclFPClearzexecute}{\saildocfcl{Floating-point registers 8 $\times$ \emph{q} $+$ \emph{i} are each set to 0 if the
\emph{i}th bit of \emph{m} is set.

\subsection*{Notes}


\begin{itemize}
\item This instruction is designed to accelerate the register clearing that is
 required for secure domain transitions. It is expected that it can be
 implemented efficiently in hardware using a single `valid' bit per
 register that is cleared by this instruction and set on any subsequent
 write to the register.


\item The 0 value written is FLEN bits wide, the largest supported by the
 implementation, such that the in-memory representation of the register is
 0, rather than a NaN-boxed narrower value.


\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclFPClearzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCFromPtrexecute}{\saildoclabelled{sailRISCVfclCFromPtrzexecute}{\saildocfcl{If the value of integer register \emph{rs2} is 0 then capability register \emph{cd} is
set to \textbf{NULL}. Otherwise capability register \emph{cd} is set to capability
register \emph{cs1} with its \textbf{offset} replaced with \emph{rs2}. If the resulting
capability cannot be represented exactly, then \emph{cd}.\textbf{tag} is cleared. The
remaining capability fields are set to what the in-memory representation of
\emph{cs1} with the address set to \emph{cd}.\textbf{address} decodes to.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCFromPtrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCBuildCapexecute}{\saildoclabelled{sailRISCVfclCBuildCapzexecute}{\saildocfcl{Capability register \emph{cd} is set equal to capability register \emph{cs1} with its
\textbf{base}, \textbf{length}, \textbf{address}, \textbf{perms}, \textbf{uperms} and \textbf{flags}
replaced with the corresponding fields in capability register \emph{cs2}. If
\emph{cs2} is a sentry then \emph{cd} is also sealed as a sentry.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs2}.\textbf{base} $\lt$ \emph{cs1}.\textbf{base}
\item \emph{cs2}.\textbf{top} $\gt$ \emph{cs1}.\textbf{top}
\item \emph{cs2}.\textbf{base} $\gt$ \emph{cs2}.\textbf{top}
\item \emph{cs2}.\textbf{perms} grants a permission that is not granted by
 \emph{cs1}.\textbf{perms}.
\item \emph{cs2}.\textbf{uperms} grants a permission that is not granted by
 \emph{cs1}.\textbf{uperms}.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item Implementations may instead choose to set \emph{cd} to \emph{cs2} with its \textbf{tag}
 set after performing all checks, but the specification derives the result
 from \emph{cs1} in order to convey the provenance associated with this
 operation.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCBuildCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCCopyTypeexecute}{\saildoclabelled{sailRISCVfclCCopyTypezexecute}{\saildocfcl{If the \textbf{otype} field of capability register \emph{cs2} is not a reserved value
then capability register \emph{cd} is replaced with the contents of capability
register \emph{cs1} with the \textbf{address} set to \emph{cs2}.\textbf{otype}. Otherwise
capability register \emph{cd} is replaced with the \textbf{NULL} capability with its
\textbf{address} set to \emph{cs2}.\textbf{otype}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs2}.\textbf{otype} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs2}.\textbf{otype} $\ge$ \emph{cs1}.\textbf{top}.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item Reserved otypes always get turned into derived-from-\textbf{NULL} capabilities,
 regardless of the authority given in \emph{cs1}, as, at the moment, all
 reserved otypes are constructed using ambiently-available actions.
 \hyperref[sailRISCVzCCSeal]{\lstinline{CCSeal}} knows how to work with these.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCCopyTypezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCRRLexecute}{\saildoclabelled{sailRISCVfclCRRLzexecute}{\saildocfcl{Integer register \emph{rd} is set to the smallest value greater or equal to \emph{rs1}
that can be used as a length to set exact bounds on a capability that has a
suitably aligned base (as obtained with the help of \hyperref[sailRISCVzCRAM]{\lstinline{CRAM}}).

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCRRLzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCRAMexecute}{\saildoclabelled{sailRISCVfclCRAMzexecute}{\saildocfcl{Integer register \emph{rd} is set to a mask that can be used to round addresses
down to to a value that is sufficiently aligned to set exact bounds for the
nearest representable length of \emph{rs1} (as obtained by \hyperref[sailRISCVzCRRL]{\lstinline{CRRL}}).

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCRAMzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCTestSubsetexecute}{\saildoclabelled{sailRISCVfclCTestSubsetzexecute}{\saildocfcl{Integer register \emph{rd} is set to 1 if the \textbf{tag} fields of capability
registers \emph{cs1} and \emph{cs2} are the same and the bounds and permissions of
\emph{cs2} are a subset of those of \emph{cs1}.

\subsection*{Notes}


\begin{itemize}
\item The operand order for this instruction is reversed compared with the
 normal RISC-V comparison instructions, but this may be changed in future.


\item The \textbf{otype} field is ignored for this instruction, but an alternative
 implementation might wish to consider capabilities with distinct
 \textbf{otype}s as unordered as is done for the \textbf{tag} field.


\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCTestSubsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSEQXexecute}{\saildoclabelled{sailRISCVfclCSEQXzexecute}{\saildocfcl{Integer register \emph{rd} is set to 1 if the \textbf{tag} fields and in-memory
representations of capability registers \emph{cs1} and \emph{cs2} are identical,
including any reserved encoding bits, otherwise it is set to 0.

}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSEQXzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSealexecute}{\saildoclabelled{sailRISCVfclCSealzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with capability register \emph{cs1}, and is
sealed with \textbf{otype} equal to the \textbf{address} field of capability register
\emph{cs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs2}.\textbf{tag} is not set.
\item \emph{cs1}.\textbf{sealed} is set.
\item \emph{cs2}.\textbf{sealed} is set.
\item \emph{cs2}.\textbf{perms} does not grant \textbf{Permit\_Seal}.
\item \emph{cs2}.\textbf{address} $\lt$ \emph{cs2}.\textbf{base}.
\item \emph{cs2}.\textbf{address} $\ge$ \emph{cs2}.\textbf{top}.
\item \emph{cs2}.\textbf{address} $\gt$ \hyperref[sailRISCVzcapzymaxzyotype]{\lstinline{cap_max_otype}}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSealzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCCSealexecute}{\saildoclabelled{sailRISCVfclCCSealzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with capability register \emph{cs1}, and is
conditionally sealed with \textbf{otype} equal to the \textbf{address} field of
capability register \emph{cs2}. The conditions under which the input is passed
through unaltered are intended to permit a fast branchless rederivation
sequence with multiple sealing authorities with a single \hyperref[sailRISCVzCBuildCap]{\lstinline{CBuildCap}} and a
set of \hyperref[sailRISCVzCCopyType]{\lstinline{CCopyType}} and \hyperref[sailRISCVzCCSeal]{\lstinline{CCSeal}} pairs when swapping capabilities in from
disk.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs2}.\textbf{sealed} is set.
\item \emph{cs2}.\textbf{perms} does not grant \textbf{Permit\_Seal}.
\item \emph{cs2}.\textbf{address} $\gt$ \hyperref[sailRISCVzcapzymaxzyotype]{\lstinline{cap_max_otype}}.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item Since the intent is that this is used for rederiving swapped-out
 capabilities, the expectation is that this whole sequence is guarded by a
 check on whether the \textbf{tag} field of the capability was valid, and so any
 invalid capability input in \emph{cs1} will cause a trap.


\item If the input to be conditionally sealed is already sealed it is passed
 through before any futher checks are made. This allows multiple \hyperref[sailRISCVzCCSeal]{\lstinline{CCSeal}}s
 in a chain, any of which can be the one to seal the initial input. The
 intent is that all of these \hyperref[sailRISCVzCCSeal]{\lstinline{CCSeal}}s' authorities will have been produced
 by \hyperref[sailRISCVzCCopyType]{\lstinline{CCopyType}}s of the same input (i.e., they will all attempt to seal to
 the same type), but that's not, strictly, required. Sealed capabilities
 with a reserved \textbf{otype} are also constructed directly by \hyperref[sailRISCVzCBuildCap]{\lstinline{CBuildCap}}.


\item To avoid the need to branch on whether the original capability was sealed,
 attempts to seal with the reserved unsealed \textbf{otype} will leave the
 capability unmodified rather than trap.


\item To avoid the need to check which is the correct authority, any sealing
 request where the \textbf{address} of capability register \emph{cs2} is out of
 bounds will leave the capability unmodified rather than trap, as will
 attempts to seal with an invalid capability since it may have become
 unrepresentable but be within its reinterpreted bounds.


\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCCSealzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnsealexecute}{\saildoclabelled{sailRISCVfclCUnsealzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with capability register \emph{cs1} and is
unsealed, using capability register \emph{cs2} as the authority for the unsealing
operation. If \emph{cs2}.\textbf{perms} does not grant \textbf{Global} then \emph{cd}.\textbf{perms}
is stripped of \textbf{Global}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs2}.\textbf{tag} is not set.
\item \emph{cs1} is not sealed.
\item \emph{cs2} is sealed.
\item \emph{cs1}.\textbf{otype} is reserved.
\item \emph{cs1}.\textbf{address} $\ne$ \emph{cs1}.\textbf{otype}.
\item \emph{cs2}.\textbf{perms} does not grant \textbf{Permit\_Unseal}.
\item \emph{cs2}.\textbf{address} $\lt$ \emph{cs2}.\textbf{base}.
\item \emph{cs2}.\textbf{address} $\ge$ \emph{cs2}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnsealzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCSealEntryexecute}{\saildoclabelled{sailRISCVfclCSealEntryzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with capability register \emph{cs1} and
sealed as a sentry.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Execute}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCSealEntryzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCInvokeexecute}{\saildoclabelled{sailRISCVfclCInvokezexecute}{\saildocfcl{\textbf{PCC} is set equal to capability register \emph{cs1} and unsealed with the 0th
bit of its \textbf{address} set to 0, whilst \textbf{C31} is set equal to capability
register \emph{cs2} and unsealed. This provides a constrained form of
non-monotonicity, allowing for fast jumps between protection domains, with
\emph{cs1} providing the target domain's code and \emph{cs2} providing the target
domain's data. The capabilities must have a matching \textbf{otype} to ensure the
right data is provided for the given jump target.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs2}.\textbf{tag} is not set.
\item \emph{cs1}.\textbf{otype} is reserved.
\item \emph{cs2}.\textbf{otype} is reserved.
\item \emph{cs1}.\textbf{otype} $\ne$ \emph{cs2}.\textbf{otype}.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_CInvoke}.
\item \emph{cs2}.\textbf{perms} does not grant \textbf{Permit\_CInvoke}.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Execute}.
\item \emph{cs2}.\textbf{perms} grants \textbf{Permit\_Execute}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ min\_instruction\_bytes $\gt$ \emph{cs1}.\textbf{top}.
\item \emph{cs1}.\textbf{base} is unaligned.
\item \emph{cs1}.\textbf{address} is unaligned, ignoring bit 0.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item From the point of view of security, this needs to be an atomic operation
 (i.e. the caller cannot decide to just do some of it, because partial
 execution could put the system into an insecure state). From a hardware
 perspective, more complex domain-transition implementations (e.g., to
 implement function-call semantics or message passing) may need to perform
 multiple memory reads and writes, which might take multiple cycles and
 complicate control logic.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCInvokezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclJALRUnderscoreCAPexecute}{\saildoclabelled{sailRISCVfclJALRUnderscoreCAPzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the next instruction's \textbf{PCC} and
sealed as a sentry. \textbf{PCC} is replaced with the value of capability
register \emph{cs1} with the 0th bit of its \textbf{address} set to 0 and is unsealed
if it is a sentry.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed and is not a sentry.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Execute}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ min\_instruction\_bytes $\gt$ \emph{cs1}.\textbf{top}.
\item \emph{cs1}.\textbf{base} is unaligned.
\item \emph{cs1}.\textbf{address} is unaligned, ignoring bit 0.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclJALRUnderscoreCAPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclJALRUnderscorePCCexecute}{\saildoclabelled{sailRISCVfclJALRUnderscorePCCzexecute}{\saildocfcl{Integer register \emph{rd} is replaced with the next instruction's
\textbf{PCC}.\textbf{offset}. \textbf{PCC}.\textbf{offset} is replaced with the value of
register \emph{rs1} with the 0th bit set to 0.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \textbf{PCC}.\textbf{address} $+$ \emph{rs1} $\lt$ \textbf{PCC}.\textbf{base}.
\item \textbf{PCC}.\textbf{address} $+$ \emph{rs1} $+$ min\_instruction\_bytes $\gt$ \textbf{PCC}.\textbf{top}.
\item \textbf{PCC}.\textbf{address} $+$ \emph{rs1} is unaligned, ignoring bit 0.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclJALRUnderscorePCCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadDataDDCexecute}{\saildoclabelled{sailRISCVfclLoadDataDDCzexecute}{\saildocfcl{Integer register \emph{rd} is replaced with the signed or unsigned byte,
halfword, word or doubleword located in memory at \textbf{DDC}.\textbf{address} $+$
\emph{rs1}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \textbf{DDC}.\textbf{tag} is not set.
\item \textbf{DDC} is sealed.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Load}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $\lt$ \textbf{DDC}.\textbf{base}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{size} $\gt$ \textbf{DDC}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadDataDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadDataCapexecute}{\saildoclabelled{sailRISCVfclLoadDataCapzexecute}{\saildocfcl{Integer register \emph{rd} is replaced with the signed or unsigned byte,
halfword, word or doubleword located in memory at \emph{cs1}.\textbf{address}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Load}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{size} $\gt$ \emph{cs1}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadDataCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadCapDDCexecute}{\saildoclabelled{sailRISCVfclLoadCapDDCzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the capability located in memory
at \textbf{DDC}.\textbf{address} $+$ \emph{rs1}, and if \textbf{DDC}.\textbf{perms} does not grant
\textbf{Permit\_Load\_Capability} then \emph{cd}.\textbf{tag} is cleared.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \textbf{DDC}.\textbf{tag} is not set.
\item \textbf{DDC} is sealed.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Load}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $\lt$ \textbf{DDC}.\textbf{base}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \textbf{CLEN} $/$ 8 $\gt$ \textbf{DDC}.\textbf{top}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} is unaligned, regardless of whether the
 implementation supports unaligned data accesses.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadCapDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadCapCapexecute}{\saildoclabelled{sailRISCVfclLoadCapCapzexecute}{\saildocfcl{Capability register \emph{cd} is replaced with the capability located in memory
at \emph{cs1}.\textbf{address}, and if \emph{cs1}.\textbf{perms} does not grant
\textbf{Permit\_Load\_Capability} then \emph{cd}.\textbf{tag} is cleared.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Load}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \textbf{CLEN} $/$ 8 $\gt$ \emph{cs1}.\textbf{top}.
\item \emph{cs1}.\textbf{address} is unaligned, regardless of whether the implementation
 supports unaligned data accesses.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadCapCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCLoadTagsexecute}{\saildoclabelled{sailRISCVfclCLoadTagszexecute}{\saildocfcl{Integer register \emph{rd} is replaced with the tags of the capabilities located
in memory at and above \emph{cs1}.\textbf{address}. The 0th bit corresponds to the
first capability in memory. The result is coherent with other processors, as
if the corresponding data words had also been loaded. The number of tags
loaded is implementation-defined; typical implementations are expected to
return the tags held in an L1 cache line, and so we use the constant
\hyperref[sailRISCVzcapszyperzycachezyline]{\lstinline{caps_per_cache_line}}. The number of tags loaded must be a power of two, at
least 1, and no more than \textbf{XLEN}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant both \textbf{Permit\_Load} and
 \textbf{Permit\_Load\_Capability}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \hyperref[sailRISCVzcapszyperzycachezyline]{\lstinline{caps_per_cache_line}} $\times$ \textbf{CLEN} $/$ 8
 $\gt$ \emph{cs1}.\textbf{top}.
\item \emph{cs1}.\textbf{address} is unaligned.
\item The page table entry for \emph{cs1}.\textbf{address} would cause the tag to be
 cleared.
\end{itemize}


\subsection*{Notes}


\begin{itemize}
\item In order to reduce DRAM traffic, implementations may choose to load only
 the tags and not the corresponding data, and may wish to not evict other
 cache lines by treating it as a non-temporal/streaming load.


\item Software can easily discover the number of tags loaded by an
 implementation by storing a series of \textbf{XLEN} capabilities to an aligned
 array and performing a \hyperref[sailRISCVzCLoadTags]{\lstinline{CLoadTags}} operation. This need only be done once.


\item For heterogeneous multi-core or multi-processor systems, all cores must
 return the same number of tags, which will often be based on the smallest
 cache line size in the system.


\item Unlike \hyperref[sailRISCVzLC]{\lstinline{LC}}, this instuction traps if tags will always be unset due to
 lacking \textbf{Permit\_Load\_Capability} or page table entry permissions, since
 that is likely indicative of a software bug that could lead to temporal
 safety vulnerabilities if capabilities are erroneously missed.


\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCLoadTagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadResDataDDCexecute}{\saildoclabelled{sailRISCVfclLoadResDataDDCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadResDataDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadResCapDDCexecute}{\saildoclabelled{sailRISCVfclLoadResCapDDCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadResCapDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadResCapexecute}{\saildoclabelled{sailRISCVfclLoadResCapzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadResCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadResCapCapexecute}{\saildoclabelled{sailRISCVfclLoadResCapCapzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadResCapCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreDataDDCexecute}{\saildoclabelled{sailRISCVfclStoreDataDDCzexecute}{\saildocfcl{The byte, halfword, word or doubleword located in memory at
\textbf{DDC}.\textbf{address} $+$ \emph{rs1} is replaced with integer register \emph{rs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \textbf{DDC}.\textbf{tag} is not set.
\item \textbf{DDC} is sealed.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $\lt$ \textbf{DDC}.\textbf{base}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{size} $\gt$ \textbf{DDC}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreDataDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreDataCapexecute}{\saildoclabelled{sailRISCVfclStoreDataCapzexecute}{\saildocfcl{The byte, halfword, word or doubleword located in memory at
\emph{cs1}.\textbf{address} is replaced with integer register \emph{rs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{size} $\gt$ \emph{cs1}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreDataCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCapDDCexecute}{\saildoclabelled{sailRISCVfclStoreCapDDCzexecute}{\saildocfcl{The capability located in memory at \textbf{DDC}.\textbf{address} $+$ \emph{rs1} is
replaced with capability register \emph{cs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \textbf{DDC}.\textbf{tag} is not set.
\item \textbf{DDC} is sealed.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store}.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store\_Capability} and
 \emph{cs2}.\textbf{tag} is set.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store\_Local\_Capability},
 \emph{cs2}.\textbf{tag} is set and \emph{cs2}.\textbf{perms} does not grant \textbf{Global}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $\lt$ \textbf{DDC}.\textbf{base}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \textbf{CLEN} $/$ 8 $\gt$ \textbf{DDC}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCapDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCapCapexecute}{\saildoclabelled{sailRISCVfclStoreCapCapzexecute}{\saildocfcl{The capability located in memory at \emph{cs1}.\textbf{address} is replaced with
capability register \emph{cs2}.

\subsection*{Exceptions}


An exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store}.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store\_Capability} and
 \emph{cs2}.\textbf{tag} is set.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store\_Local\_Capability},
 \emph{cs2}.\textbf{tag} is set and \emph{cs2}.\textbf{perms} does not grant \textbf{Global}.
\item \emph{cs1}.\textbf{address} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \textbf{CLEN} $\gt$ \emph{cs1}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCapCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclLoadCapImmexecute}{\saildoclabelled{sailRISCVfclLoadCapImmzexecute}{\saildocfcl{In integer mode, capability register \emph{cd} is replaced with the capability
located in memory at \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{imm}, and if
\textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Load\_Capability} then
\emph{cd}.\textbf{tag} is cleared. In capability mode, capability register \emph{cd} is
replaced with the capability located in memory at \emph{cs1}.\textbf{address} $+$
\emph{imm}, and if \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Load\_Capability} then
\emph{cd}.\textbf{tag} is cleared.

\subsection*{Exceptions}


In integer mode, an exception is raised if:

\begin{itemize}
\item \textbf{DDC}.\textbf{tag} is not set.
\item \textbf{DDC} is sealed.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Load}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{imm} $\lt$ \textbf{DDC}.\textbf{base}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{imm} $+$ \textbf{CLEN} $/$ 8 $\gt$
 \textbf{DDC}.\textbf{top}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{imm} is unaligned, regardless of
 whether the implementation supports unaligned data accesses.
\end{itemize}


In capability mode, an exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Load}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} $+$ \textbf{CLEN} $/$ 8 $\gt$ \emph{cs1}.\textbf{top}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} is unaligned, regardless of whether the
 implementation supports unaligned data accesses.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclLoadCapImmzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCapImmexecute}{\saildoclabelled{sailRISCVfclStoreCapImmzexecute}{\saildocfcl{In integer mode, the capability located in memory at \textbf{DDC}.\textbf{address} $+$
\emph{rs1} $+$ \emph{imm} is replaced with capability register \emph{cs2}. In capability
mode, the capability located in memory at \emph{cs1}.\textbf{address} $+$ \emph{imm} is
replaced with capability register \emph{cs2}.

\subsection*{Exceptions}


In integer mode, an exception is raised if:

\begin{itemize}
\item \textbf{DDC}.\textbf{tag} is not set.
\item \textbf{DDC} is sealed.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store}.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store\_Capability} and
 \emph{cs2}.\textbf{tag} is set.
\item \textbf{DDC}.\textbf{perms} does not grant \textbf{Permit\_Store\_Local\_Capability},
 \emph{cs2}.\textbf{tag} is set and \emph{cs2}.\textbf{perms} does not grant \textbf{Global}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{imm} $\lt$ \textbf{DDC}.\textbf{base}.
\item \textbf{DDC}.\textbf{address} $+$ \emph{rs1} $+$ \emph{imm} $+$ \textbf{CLEN} $/$ 8 $\gt$
 \textbf{DDC}.\textbf{top}.
\end{itemize}


In capability mode, an exception is raised if:

\begin{itemize}
\item \emph{cs1}.\textbf{tag} is not set.
\item \emph{cs1} is sealed.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store}.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store\_Capability} and
 \emph{cs2}.\textbf{tag} is set.
\item \emph{cs1}.\textbf{perms} does not grant \textbf{Permit\_Store\_Local\_Capability},
 \emph{cs2}.\textbf{tag} is set and \emph{cs2}.\textbf{perms} does not grant \textbf{Global}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} $\lt$ \emph{cs1}.\textbf{base}.
\item \emph{cs1}.\textbf{address} $+$ \emph{imm} $+$ \textbf{CLEN} $/$ 8 $\gt$ \emph{cs1}.\textbf{top}.
\end{itemize}
}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCapImmzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCondDataDDCexecute}{\saildoclabelled{sailRISCVfclStoreCondDataDDCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCondDataDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCondCapDDCexecute}{\saildoclabelled{sailRISCVfclStoreCondCapDDCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCondCapDDCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCondCapexecute}{\saildoclabelled{sailRISCVfclStoreCondCapzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCondCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclStoreCondCapCapexecute}{\saildoclabelled{sailRISCVfclStoreCondCapCapzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclStoreCondCapCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclRISCVUnderscoreJALRexecute}{\saildoclabelled{sailRISCVfclRISCVUnderscoreJALRzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclRISCVUnderscoreJALRzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclILLEGALexecute}{\saildoclabelled{sailRISCVfclILLEGALzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclILLEGALzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailRISCVfclCUnderscoreILLEGALexecute}{\saildoclabelled{sailRISCVfclCUnderscoreILLEGALzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_riscv/fclCUnderscoreILLEGALzexecute33a689e3a631b9b905b85461d3814943.tex}}}}



\newcommand{\sailRISCVvalprintInsn}{\saildoclabelled{sailRISCVzprintzyinsn}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzprint_insn34adb9871c343ddeeb08d9e768ad4c92.tex}}}}

\newcommand{\sailRISCVfnprintInsn}{\saildoclabelled{sailRISCVfnzprintzyinsn}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzprint_insn34adb9871c343ddeeb08d9e768ad4c92.tex}}}}

\newcommand{\sailRISCVoverloadYYYYYYYYYYYYYYYYYtoStr}{\saildoclabelled{sailRISCVoverloadYYYYYYYYYYYYYYYYYztozystr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_riscv/overloadYYYYYYYYYYYYYYYYYzto_str8b7a6895ae35945bd4740e9f790c43ee.tex}}}}

\newcommand{\sailRISCVvaldecode}{\saildoclabelled{sailRISCVzdecode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailRISCVfndecode}{\saildoclabelled{sailRISCVfnzdecode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailRISCVvaldecodeCompressed}{\saildoclabelled{sailRISCVzdecodeCompressed}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzdecodecompresseda0c5feab498dd29a69efe0353146e981.tex}}}}

\newcommand{\sailRISCVfndecodeCompressed}{\saildoclabelled{sailRISCVfnzdecodeCompressed}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzdecodecompresseda0c5feab498dd29a69efe0353146e981.tex}}}}

\newcommand{\sailRISCVtypeFetchResult}{\saildoclabelled{sailRISCVtypezFetchResult}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_riscv/typezfetchresult170a566bc6b6cd6bbb373e14725091ab.tex}}}}

\newcommand{\sailRISCVvalextInit}{\saildoclabelled{sailRISCVzextzyinit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_initaf8e3807fa5c1bbef01331f40e0f99a4.tex}}}}

\newcommand{\sailRISCVfnextInit}{\saildoclabelled{sailRISCVfnzextzyinit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_initaf8e3807fa5c1bbef01331f40e0f99a4.tex}}}}

\newcommand{\sailRISCVvalextFetchHook}{\saildoclabelled{sailRISCVzextzyfetchzyhook}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_fetch_hookb78ddd15c7be769c4a0783ef122b9767.tex}}}}

\newcommand{\sailRISCVfnextFetchHook}{\saildoclabelled{sailRISCVfnzextzyfetchzyhook}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_fetch_hookb78ddd15c7be769c4a0783ef122b9767.tex}}}}

\newcommand{\sailRISCVvalextPreStepHook}{\saildoclabelled{sailRISCVzextzyprezystepzyhook}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_pre_step_hookbaa423b1418b5f3048ae14ba522eabb5.tex}}}}

\newcommand{\sailRISCVfnextPreStepHook}{\saildoclabelled{sailRISCVfnzextzyprezystepzyhook}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_pre_step_hookbaa423b1418b5f3048ae14ba522eabb5.tex}}}}

\newcommand{\sailRISCVvalextPostStepHook}{\saildoclabelled{sailRISCVzextzypostzystepzyhook}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_post_step_hook12041b61939f7dc96fabf0eb4cecd40e.tex}}}}

\newcommand{\sailRISCVfnextPostStepHook}{\saildoclabelled{sailRISCVfnzextzypostzystepzyhook}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_post_step_hook12041b61939f7dc96fabf0eb4cecd40e.tex}}}}

\newcommand{\sailRISCVvalextPostDecodeHook}{\saildoclabelled{sailRISCVzextzypostzydecodezyhook}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzext_post_decode_hook0ea81b52fdd64a9c28fe27bce7cc93bb.tex}}}}

\newcommand{\sailRISCVfnextPostDecodeHook}{\saildoclabelled{sailRISCVfnzextzypostzydecodezyhook}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzext_post_decode_hook0ea81b52fdd64a9c28fe27bce7cc93bb.tex}}}}

\newcommand{\sailRISCVvalisRVC}{\saildoclabelled{sailRISCVzisRVC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzisrvcd64dda5fc24513d78f480d3583dee004.tex}}}}

\newcommand{\sailRISCVfnisRVC}{\saildoclabelled{sailRISCVfnzisRVC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzisrvcd64dda5fc24513d78f480d3583dee004.tex}}}}

\newcommand{\sailRISCVvalfetch}{\saildoclabelled{sailRISCVzfetch}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzfetch5e1d71b1ad15beedbd2dacb5ddbcd2b6.tex}}}}

\newcommand{\sailRISCVfnfetch}{\saildoclabelled{sailRISCVfnzfetch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzfetch5e1d71b1ad15beedbd2dacb5ddbcd2b6.tex}}}}

\newcommand{\sailRISCVvalstep}{\saildoclabelled{sailRISCVzstep}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzstepb001f84c8bf78b78b44b98d2b7f1f7d7.tex}}}}

\newcommand{\sailRISCVfnstep}{\saildoclabelled{sailRISCVfnzstep}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzstepb001f84c8bf78b78b44b98d2b7f1f7d7.tex}}}}

\newcommand{\sailRISCVvalloop}{\saildoclabelled{sailRISCVzloop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzloop939222c31aec6e03415219d7c5a4ee7a.tex}}}}

\newcommand{\sailRISCVfnloop}{\saildoclabelled{sailRISCVfnzloop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzloop939222c31aec6e03415219d7c5a4ee7a.tex}}}}

\newcommand{\sailRISCVvalinitModel}{\saildoclabelled{sailRISCVzinitzymodel}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinit_model2343c87c630c8dc589bf21c69bd047d3.tex}}}}

\newcommand{\sailRISCVfninitModel}{\saildoclabelled{sailRISCVfnzinitzymodel}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinit_model2343c87c630c8dc589bf21c69bd047d3.tex}}}}

\newcommand{\sailRISCVvalGPRstr}{\saildoclabelled{sailRISCVzGPRstr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzgprstr8a694e087c131a3070bde7e75ad3a570.tex}}}}

\newcommand{\sailRISCVfnGPRstr}{\saildoclabelled{sailRISCVfnzGPRstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzgprstr8a694e087c131a3070bde7e75ad3a570.tex}}}}

\newcommand{\sailRISCVvalinitialAnalysis}{\saildoclabelled{sailRISCVzinitialzyanalysis}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_riscv/valzinitial_analysis58ef2bf9252095b4ead796191551d1ec.tex}}}}

\newcommand{\sailRISCVfninitialAnalysis}{\saildoclabelled{sailRISCVfnzinitialzyanalysis}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_riscv/fnzinitial_analysis58ef2bf9252095b4ead796191551d1ec.tex}}}}

\newcommand{\sailRISCVval}[1]{
  \ifstrequal{#1}{Architecture\_of\_num}{\sailRISCVvalArchitectureOfNum}{}%
  \ifstrequal{#1}{CPtrCmpOp\_of\_num}{\sailRISCVvalCPtrCmpOpOfNum}{}%
  \ifstrequal{#1}{CapExCode}{\sailRISCVvalCapExCode}{}%
  \ifstrequal{#1}{CapEx\_of\_num}{\sailRISCVvalCapExOfNum}{}%
  \ifstrequal{#1}{ClearRegSet\_of\_num}{\sailRISCVvalClearRegSetOfNum}{}%
  \ifstrequal{#1}{EXTS}{\sailRISCVvalEXTS}{}%
  \ifstrequal{#1}{EXTZ}{\sailRISCVvalEXTZ}{}%
  \ifstrequal{#1}{ExtStatus\_of\_num}{\sailRISCVvalExtStatusOfNum}{}%
  \ifstrequal{#1}{FRegStr}{\sailRISCVvalFRegStr}{}%
  \ifstrequal{#1}{GPRstr}{\sailRISCVvalGPRstr}{}%
  \ifstrequal{#1}{InterruptType\_of\_num}{\sailRISCVvalInterruptTypeOfNum}{}%
  \ifstrequal{#1}{MAX}{\sailRISCVvalMAX}{}%
  \ifstrequal{#1}{MEMr\_tag}{\sailRISCVvalMEMrTag}{}%
  \ifstrequal{#1}{MEMw\_tag}{\sailRISCVvalMEMwTag}{}%
  \ifstrequal{#1}{MemoryOpResult\_add\_meta}{\sailRISCVvalMemoryOpResultAddMeta}{}%
  \ifstrequal{#1}{MemoryOpResult\_drop\_meta}{\sailRISCVvalMemoryOpResultDropMeta}{}%
  \ifstrequal{#1}{Mk\_Counteren}{\sailRISCVvalMkCounteren}{}%
  \ifstrequal{#1}{Mk\_Counterin}{\sailRISCVvalMkCounterin}{}%
  \ifstrequal{#1}{Mk\_Ext\_PTE\_Bits}{\sailRISCVvalMkExtPTEBits}{}%
  \ifstrequal{#1}{Mk\_Fcsr}{\sailRISCVvalMkFcsr}{}%
  \ifstrequal{#1}{Mk\_Mcause}{\sailRISCVvalMkMcause}{}%
  \ifstrequal{#1}{Mk\_Medeleg}{\sailRISCVvalMkMedeleg}{}%
  \ifstrequal{#1}{Mk\_Minterrupts}{\sailRISCVvalMkMinterrupts}{}%
  \ifstrequal{#1}{Mk\_Misa}{\sailRISCVvalMkMisa}{}%
  \ifstrequal{#1}{Mk\_Mstatus}{\sailRISCVvalMkMstatus}{}%
  \ifstrequal{#1}{Mk\_Mtvec}{\sailRISCVvalMkMtvec}{}%
  \ifstrequal{#1}{Mk\_PTE\_Bits}{\sailRISCVvalMkPTEBits}{}%
  \ifstrequal{#1}{Mk\_Pmpcfg\_ent}{\sailRISCVvalMkPmpcfgEnt}{}%
  \ifstrequal{#1}{Mk\_SV32\_PTE}{\sailRISCVvalMkSVThreeTwoPTE}{}%
  \ifstrequal{#1}{Mk\_SV32\_Paddr}{\sailRISCVvalMkSVThreeTwoPaddr}{}%
  \ifstrequal{#1}{Mk\_SV32\_Vaddr}{\sailRISCVvalMkSVThreeTwoVaddr}{}%
  \ifstrequal{#1}{Mk\_SV39\_PTE}{\sailRISCVvalMkSVThreeNinePTE}{}%
  \ifstrequal{#1}{Mk\_SV39\_Paddr}{\sailRISCVvalMkSVThreeNinePaddr}{}%
  \ifstrequal{#1}{Mk\_SV39\_Vaddr}{\sailRISCVvalMkSVThreeNineVaddr}{}%
  \ifstrequal{#1}{Mk\_SV48\_PTE}{\sailRISCVvalMkSVFourEightPTE}{}%
  \ifstrequal{#1}{Mk\_SV48\_Paddr}{\sailRISCVvalMkSVFourEightPaddr}{}%
  \ifstrequal{#1}{Mk\_SV48\_Vaddr}{\sailRISCVvalMkSVFourEightVaddr}{}%
  \ifstrequal{#1}{Mk\_Satp32}{\sailRISCVvalMkSatpThreeTwo}{}%
  \ifstrequal{#1}{Mk\_Satp64}{\sailRISCVvalMkSatpSixFour}{}%
  \ifstrequal{#1}{Mk\_Sedeleg}{\sailRISCVvalMkSedeleg}{}%
  \ifstrequal{#1}{Mk\_Sinterrupts}{\sailRISCVvalMkSinterrupts}{}%
  \ifstrequal{#1}{Mk\_Sstatus}{\sailRISCVvalMkSstatus}{}%
  \ifstrequal{#1}{Mk\_Uinterrupts}{\sailRISCVvalMkUinterrupts}{}%
  \ifstrequal{#1}{Mk\_Ustatus}{\sailRISCVvalMkUstatus}{}%
  \ifstrequal{#1}{Mk\_ccsr}{\sailRISCVvalMkCcsr}{}%
  \ifstrequal{#1}{Mk\_htif\_cmd}{\sailRISCVvalMkHtifCmd}{}%
  \ifstrequal{#1}{PmpAddrMatchType\_of\_num}{\sailRISCVvalPmpAddrMatchTypeOfNum}{}%
  \ifstrequal{#1}{Privilege\_of\_num}{\sailRISCVvalPrivilegeOfNum}{}%
  \ifstrequal{#1}{RegStr}{\sailRISCVvalRegStr}{}%
  \ifstrequal{#1}{Retired\_of\_num}{\sailRISCVvalRetiredOfNum}{}%
  \ifstrequal{#1}{SATPMode\_of\_num}{\sailRISCVvalSATPModeOfNum}{}%
  \ifstrequal{#1}{TrapVectorMode\_of\_num}{\sailRISCVvalTrapVectorModeOfNum}{}%
  \ifstrequal{#1}{\_\_ReadRAM\_Meta}{\sailRISCVvalReadRAMMeta}{}%
  \ifstrequal{#1}{\_\_TraceMemoryRead}{\sailRISCVvalTraceMemoryRead}{}%
  \ifstrequal{#1}{\_\_TraceMemoryWrite}{\sailRISCVvalTraceMemoryWrite}{}%
  \ifstrequal{#1}{\_\_WriteRAM\_Meta}{\sailRISCVvalWriteRAMMeta}{}%
  \ifstrequal{#1}{\_\_barrier}{\sailRISCVvalBarrier}{}%
  \ifstrequal{#1}{\_\_bitfield\_deref}{\sailRISCVvalBitfieldDeref}{}%
  \ifstrequal{#1}{\_\_branch\_announce}{\sailRISCVvalBranchAnnounce}{}%
  \ifstrequal{#1}{\_\_cache\_maintenance}{\sailRISCVvalCacheMaintenance}{}%
  \ifstrequal{#1}{\_\_deref}{\sailRISCVvalDeref}{}%
  \ifstrequal{#1}{\_\_excl\_res}{\sailRISCVvalExclRes}{}%
  \ifstrequal{#1}{\_\_id}{\sailRISCVvalId}{}%
  \ifstrequal{#1}{\_\_instr\_announce}{\sailRISCVvalInstrAnnounce}{}%
  \ifstrequal{#1}{\_\_read\_mem}{\sailRISCVvalReadMem}{}%
  \ifstrequal{#1}{\_\_read\_memt}{\sailRISCVvalReadMemt}{}%
  \ifstrequal{#1}{\_\_write\_mem}{\sailRISCVvalWriteMem}{}%
  \ifstrequal{#1}{\_\_write\_mem\_ea}{\sailRISCVvalWriteMemEa}{}%
  \ifstrequal{#1}{\_\_write\_memt}{\sailRISCVvalWriteMemt}{}%
  \ifstrequal{#1}{\_\_write\_tag}{\sailRISCVvalWriteTag}{}%
  \ifstrequal{#1}{\_get\_Counteren\_CY}{\sailRISCVvalGetCounterenCY}{}%
  \ifstrequal{#1}{\_get\_Counteren\_HPM}{\sailRISCVvalGetCounterenHPM}{}%
  \ifstrequal{#1}{\_get\_Counteren\_IR}{\sailRISCVvalGetCounterenIR}{}%
  \ifstrequal{#1}{\_get\_Counteren\_TM}{\sailRISCVvalGetCounterenTM}{}%
  \ifstrequal{#1}{\_get\_Counteren\_bits}{\sailRISCVvalGetCounterenBits}{}%
  \ifstrequal{#1}{\_get\_Counterin\_CY}{\sailRISCVvalGetCounterinCY}{}%
  \ifstrequal{#1}{\_get\_Counterin\_IR}{\sailRISCVvalGetCounterinIR}{}%
  \ifstrequal{#1}{\_get\_Counterin\_bits}{\sailRISCVvalGetCounterinBits}{}%
  \ifstrequal{#1}{\_get\_Ext\_PTE\_Bits\_CapRead}{\sailRISCVvalGetExtPTEBitsCapRead}{}%
  \ifstrequal{#1}{\_get\_Ext\_PTE\_Bits\_CapWrite}{\sailRISCVvalGetExtPTEBitsCapWrite}{}%
  \ifstrequal{#1}{\_get\_Ext\_PTE\_Bits\_bits}{\sailRISCVvalGetExtPTEBitsBits}{}%
  \ifstrequal{#1}{\_get\_Fcsr\_FFLAGS}{\sailRISCVvalGetFcsrFFLAGS}{}%
  \ifstrequal{#1}{\_get\_Fcsr\_FRM}{\sailRISCVvalGetFcsrFRM}{}%
  \ifstrequal{#1}{\_get\_Fcsr\_bits}{\sailRISCVvalGetFcsrBits}{}%
  \ifstrequal{#1}{\_get\_Mcause\_Cause}{\sailRISCVvalGetMcauseCause}{}%
  \ifstrequal{#1}{\_get\_Mcause\_IsInterrupt}{\sailRISCVvalGetMcauseIsInterrupt}{}%
  \ifstrequal{#1}{\_get\_Mcause\_bits}{\sailRISCVvalGetMcauseBits}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Breakpoint}{\sailRISCVvalGetMedelegBreakpoint}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Fetch\_Access\_Fault}{\sailRISCVvalGetMedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Fetch\_Addr\_Align}{\sailRISCVvalGetMedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Fetch\_Page\_Fault}{\sailRISCVvalGetMedelegFetchPageFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Illegal\_Instr}{\sailRISCVvalGetMedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Load\_Access\_Fault}{\sailRISCVvalGetMedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Load\_Addr\_Align}{\sailRISCVvalGetMedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Load\_Page\_Fault}{\sailRISCVvalGetMedelegLoadPageFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_MEnvCall}{\sailRISCVvalGetMedelegMEnvCall}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SAMO\_Access\_Fault}{\sailRISCVvalGetMedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SAMO\_Addr\_Align}{\sailRISCVvalGetMedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SAMO\_Page\_Fault}{\sailRISCVvalGetMedelegSAMOPageFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SEnvCall}{\sailRISCVvalGetMedelegSEnvCall}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_UEnvCall}{\sailRISCVvalGetMedelegUEnvCall}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_bits}{\sailRISCVvalGetMedelegBits}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_MEI}{\sailRISCVvalGetMinterruptsMEI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_MSI}{\sailRISCVvalGetMinterruptsMSI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_MTI}{\sailRISCVvalGetMinterruptsMTI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_SEI}{\sailRISCVvalGetMinterruptsSEI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_SSI}{\sailRISCVvalGetMinterruptsSSI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_STI}{\sailRISCVvalGetMinterruptsSTI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_UEI}{\sailRISCVvalGetMinterruptsUEI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_USI}{\sailRISCVvalGetMinterruptsUSI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_UTI}{\sailRISCVvalGetMinterruptsUTI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_bits}{\sailRISCVvalGetMinterruptsBits}{}%
  \ifstrequal{#1}{\_get\_Misa\_A}{\sailRISCVvalGetMisaA}{}%
  \ifstrequal{#1}{\_get\_Misa\_B}{\sailRISCVvalGetMisaB}{}%
  \ifstrequal{#1}{\_get\_Misa\_C}{\sailRISCVvalGetMisaC}{}%
  \ifstrequal{#1}{\_get\_Misa\_D}{\sailRISCVvalGetMisaD}{}%
  \ifstrequal{#1}{\_get\_Misa\_E}{\sailRISCVvalGetMisaE}{}%
  \ifstrequal{#1}{\_get\_Misa\_F}{\sailRISCVvalGetMisaF}{}%
  \ifstrequal{#1}{\_get\_Misa\_G}{\sailRISCVvalGetMisaG}{}%
  \ifstrequal{#1}{\_get\_Misa\_H}{\sailRISCVvalGetMisaH}{}%
  \ifstrequal{#1}{\_get\_Misa\_I}{\sailRISCVvalGetMisaI}{}%
  \ifstrequal{#1}{\_get\_Misa\_J}{\sailRISCVvalGetMisaJ}{}%
  \ifstrequal{#1}{\_get\_Misa\_K}{\sailRISCVvalGetMisaK}{}%
  \ifstrequal{#1}{\_get\_Misa\_L}{\sailRISCVvalGetMisaL}{}%
  \ifstrequal{#1}{\_get\_Misa\_M}{\sailRISCVvalGetMisaM}{}%
  \ifstrequal{#1}{\_get\_Misa\_MXL}{\sailRISCVvalGetMisaMXL}{}%
  \ifstrequal{#1}{\_get\_Misa\_N}{\sailRISCVvalGetMisaN}{}%
  \ifstrequal{#1}{\_get\_Misa\_O}{\sailRISCVvalGetMisaO}{}%
  \ifstrequal{#1}{\_get\_Misa\_P}{\sailRISCVvalGetMisaP}{}%
  \ifstrequal{#1}{\_get\_Misa\_Q}{\sailRISCVvalGetMisaQ}{}%
  \ifstrequal{#1}{\_get\_Misa\_R}{\sailRISCVvalGetMisaR}{}%
  \ifstrequal{#1}{\_get\_Misa\_S}{\sailRISCVvalGetMisaS}{}%
  \ifstrequal{#1}{\_get\_Misa\_T}{\sailRISCVvalGetMisaT}{}%
  \ifstrequal{#1}{\_get\_Misa\_U}{\sailRISCVvalGetMisaU}{}%
  \ifstrequal{#1}{\_get\_Misa\_V}{\sailRISCVvalGetMisaV}{}%
  \ifstrequal{#1}{\_get\_Misa\_W}{\sailRISCVvalGetMisaW}{}%
  \ifstrequal{#1}{\_get\_Misa\_X}{\sailRISCVvalGetMisaX}{}%
  \ifstrequal{#1}{\_get\_Misa\_Y}{\sailRISCVvalGetMisaY}{}%
  \ifstrequal{#1}{\_get\_Misa\_Z}{\sailRISCVvalGetMisaZ}{}%
  \ifstrequal{#1}{\_get\_Misa\_bits}{\sailRISCVvalGetMisaBits}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_FS}{\sailRISCVvalGetMstatusFS}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MIE}{\sailRISCVvalGetMstatusMIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MPIE}{\sailRISCVvalGetMstatusMPIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MPP}{\sailRISCVvalGetMstatusMPP}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MPRV}{\sailRISCVvalGetMstatusMPRV}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MXR}{\sailRISCVvalGetMstatusMXR}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SD}{\sailRISCVvalGetMstatusSD}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SIE}{\sailRISCVvalGetMstatusSIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SPIE}{\sailRISCVvalGetMstatusSPIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SPP}{\sailRISCVvalGetMstatusSPP}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SUM}{\sailRISCVvalGetMstatusSUM}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_TSR}{\sailRISCVvalGetMstatusTSR}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_TVM}{\sailRISCVvalGetMstatusTVM}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_TW}{\sailRISCVvalGetMstatusTW}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_UIE}{\sailRISCVvalGetMstatusUIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_UPIE}{\sailRISCVvalGetMstatusUPIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_XS}{\sailRISCVvalGetMstatusXS}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_bits}{\sailRISCVvalGetMstatusBits}{}%
  \ifstrequal{#1}{\_get\_Mtvec\_Base}{\sailRISCVvalGetMtvecBase}{}%
  \ifstrequal{#1}{\_get\_Mtvec\_Mode}{\sailRISCVvalGetMtvecMode}{}%
  \ifstrequal{#1}{\_get\_Mtvec\_bits}{\sailRISCVvalGetMtvecBits}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_A}{\sailRISCVvalGetPTEBitsA}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_D}{\sailRISCVvalGetPTEBitsD}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_G}{\sailRISCVvalGetPTEBitsG}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_R}{\sailRISCVvalGetPTEBitsR}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_U}{\sailRISCVvalGetPTEBitsU}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_V}{\sailRISCVvalGetPTEBitsV}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_W}{\sailRISCVvalGetPTEBitsW}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_X}{\sailRISCVvalGetPTEBitsX}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_bits}{\sailRISCVvalGetPTEBitsBits}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_A}{\sailRISCVvalGetPmpcfgEntA}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_L}{\sailRISCVvalGetPmpcfgEntL}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_R}{\sailRISCVvalGetPmpcfgEntR}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_W}{\sailRISCVvalGetPmpcfgEntW}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_X}{\sailRISCVvalGetPmpcfgEntX}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_bits}{\sailRISCVvalGetPmpcfgEntBits}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_BITS}{\sailRISCVvalGetSVThreeTwoPTEBITS}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_PPNi}{\sailRISCVvalGetSVThreeTwoPTEPPNi}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_RSW}{\sailRISCVvalGetSVThreeTwoPTERSW}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_bits}{\sailRISCVvalGetSVThreeTwoPTEBits}{}%
  \ifstrequal{#1}{\_get\_SV32\_Paddr\_PPNi}{\sailRISCVvalGetSVThreeTwoPaddrPPNi}{}%
  \ifstrequal{#1}{\_get\_SV32\_Paddr\_PgOfs}{\sailRISCVvalGetSVThreeTwoPaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV32\_Paddr\_bits}{\sailRISCVvalGetSVThreeTwoPaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV32\_Vaddr\_PgOfs}{\sailRISCVvalGetSVThreeTwoVaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV32\_Vaddr\_VPNi}{\sailRISCVvalGetSVThreeTwoVaddrVPNi}{}%
  \ifstrequal{#1}{\_get\_SV32\_Vaddr\_bits}{\sailRISCVvalGetSVThreeTwoVaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_BITS}{\sailRISCVvalGetSVThreeNinePTEBITS}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_Ext}{\sailRISCVvalGetSVThreeNinePTEExt}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_PPNi}{\sailRISCVvalGetSVThreeNinePTEPPNi}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_RSW}{\sailRISCVvalGetSVThreeNinePTERSW}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_bits}{\sailRISCVvalGetSVThreeNinePTEBits}{}%
  \ifstrequal{#1}{\_get\_SV39\_Paddr\_PPNi}{\sailRISCVvalGetSVThreeNinePaddrPPNi}{}%
  \ifstrequal{#1}{\_get\_SV39\_Paddr\_PgOfs}{\sailRISCVvalGetSVThreeNinePaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV39\_Paddr\_bits}{\sailRISCVvalGetSVThreeNinePaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV39\_Vaddr\_PgOfs}{\sailRISCVvalGetSVThreeNineVaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV39\_Vaddr\_VPNi}{\sailRISCVvalGetSVThreeNineVaddrVPNi}{}%
  \ifstrequal{#1}{\_get\_SV39\_Vaddr\_bits}{\sailRISCVvalGetSVThreeNineVaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_BITS}{\sailRISCVvalGetSVFourEightPTEBITS}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_Ext}{\sailRISCVvalGetSVFourEightPTEExt}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_PPNi}{\sailRISCVvalGetSVFourEightPTEPPNi}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_RSW}{\sailRISCVvalGetSVFourEightPTERSW}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_bits}{\sailRISCVvalGetSVFourEightPTEBits}{}%
  \ifstrequal{#1}{\_get\_SV48\_Paddr\_PPNi}{\sailRISCVvalGetSVFourEightPaddrPPNi}{}%
  \ifstrequal{#1}{\_get\_SV48\_Paddr\_PgOfs}{\sailRISCVvalGetSVFourEightPaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV48\_Paddr\_bits}{\sailRISCVvalGetSVFourEightPaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV48\_Vaddr\_PgOfs}{\sailRISCVvalGetSVFourEightVaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV48\_Vaddr\_VPNi}{\sailRISCVvalGetSVFourEightVaddrVPNi}{}%
  \ifstrequal{#1}{\_get\_SV48\_Vaddr\_bits}{\sailRISCVvalGetSVFourEightVaddrBits}{}%
  \ifstrequal{#1}{\_get\_Satp32\_Asid}{\sailRISCVvalGetSatpThreeTwoAsid}{}%
  \ifstrequal{#1}{\_get\_Satp32\_Mode}{\sailRISCVvalGetSatpThreeTwoMode}{}%
  \ifstrequal{#1}{\_get\_Satp32\_PPN}{\sailRISCVvalGetSatpThreeTwoPPN}{}%
  \ifstrequal{#1}{\_get\_Satp32\_bits}{\sailRISCVvalGetSatpThreeTwoBits}{}%
  \ifstrequal{#1}{\_get\_Satp64\_Asid}{\sailRISCVvalGetSatpSixFourAsid}{}%
  \ifstrequal{#1}{\_get\_Satp64\_Mode}{\sailRISCVvalGetSatpSixFourMode}{}%
  \ifstrequal{#1}{\_get\_Satp64\_PPN}{\sailRISCVvalGetSatpSixFourPPN}{}%
  \ifstrequal{#1}{\_get\_Satp64\_bits}{\sailRISCVvalGetSatpSixFourBits}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Breakpoint}{\sailRISCVvalGetSedelegBreakpoint}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Fetch\_Access\_Fault}{\sailRISCVvalGetSedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Fetch\_Addr\_Align}{\sailRISCVvalGetSedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Illegal\_Instr}{\sailRISCVvalGetSedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Load\_Access\_Fault}{\sailRISCVvalGetSedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Load\_Addr\_Align}{\sailRISCVvalGetSedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_SAMO\_Access\_Fault}{\sailRISCVvalGetSedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_SAMO\_Addr\_Align}{\sailRISCVvalGetSedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_UEnvCall}{\sailRISCVvalGetSedelegUEnvCall}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_bits}{\sailRISCVvalGetSedelegBits}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_SEI}{\sailRISCVvalGetSinterruptsSEI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_SSI}{\sailRISCVvalGetSinterruptsSSI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_STI}{\sailRISCVvalGetSinterruptsSTI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_UEI}{\sailRISCVvalGetSinterruptsUEI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_USI}{\sailRISCVvalGetSinterruptsUSI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_UTI}{\sailRISCVvalGetSinterruptsUTI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_bits}{\sailRISCVvalGetSinterruptsBits}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_FS}{\sailRISCVvalGetSstatusFS}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_MXR}{\sailRISCVvalGetSstatusMXR}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SD}{\sailRISCVvalGetSstatusSD}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SIE}{\sailRISCVvalGetSstatusSIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SPIE}{\sailRISCVvalGetSstatusSPIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SPP}{\sailRISCVvalGetSstatusSPP}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SUM}{\sailRISCVvalGetSstatusSUM}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_UIE}{\sailRISCVvalGetSstatusUIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_UPIE}{\sailRISCVvalGetSstatusUPIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_XS}{\sailRISCVvalGetSstatusXS}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_bits}{\sailRISCVvalGetSstatusBits}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_UEI}{\sailRISCVvalGetUinterruptsUEI}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_USI}{\sailRISCVvalGetUinterruptsUSI}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_UTI}{\sailRISCVvalGetUinterruptsUTI}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_bits}{\sailRISCVvalGetUinterruptsBits}{}%
  \ifstrequal{#1}{\_get\_Ustatus\_UIE}{\sailRISCVvalGetUstatusUIE}{}%
  \ifstrequal{#1}{\_get\_Ustatus\_UPIE}{\sailRISCVvalGetUstatusUPIE}{}%
  \ifstrequal{#1}{\_get\_Ustatus\_bits}{\sailRISCVvalGetUstatusBits}{}%
  \ifstrequal{#1}{\_get\_ccsr\_bits}{\sailRISCVvalGetCcsrBits}{}%
  \ifstrequal{#1}{\_get\_ccsr\_d}{\sailRISCVvalGetCcsrD}{}%
  \ifstrequal{#1}{\_get\_ccsr\_e}{\sailRISCVvalGetCcsrE}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_bits}{\sailRISCVvalGetHtifCmdBits}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_cmd}{\sailRISCVvalGetHtifCmdCmd}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_device}{\sailRISCVvalGetHtifCmdDevice}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_payload}{\sailRISCVvalGetHtifCmdPayload}{}%
  \ifstrequal{#1}{\_reg\_deref}{\sailRISCVvalRegDeref}{}%
  \ifstrequal{#1}{\_set\_Counteren\_CY}{\sailRISCVvalSetCounterenCY}{}%
  \ifstrequal{#1}{\_set\_Counteren\_HPM}{\sailRISCVvalSetCounterenHPM}{}%
  \ifstrequal{#1}{\_set\_Counteren\_IR}{\sailRISCVvalSetCounterenIR}{}%
  \ifstrequal{#1}{\_set\_Counteren\_TM}{\sailRISCVvalSetCounterenTM}{}%
  \ifstrequal{#1}{\_set\_Counteren\_bits}{\sailRISCVvalSetCounterenBits}{}%
  \ifstrequal{#1}{\_set\_Counterin\_CY}{\sailRISCVvalSetCounterinCY}{}%
  \ifstrequal{#1}{\_set\_Counterin\_IR}{\sailRISCVvalSetCounterinIR}{}%
  \ifstrequal{#1}{\_set\_Counterin\_bits}{\sailRISCVvalSetCounterinBits}{}%
  \ifstrequal{#1}{\_set\_Ext\_PTE\_Bits\_CapRead}{\sailRISCVvalSetExtPTEBitsCapRead}{}%
  \ifstrequal{#1}{\_set\_Ext\_PTE\_Bits\_CapWrite}{\sailRISCVvalSetExtPTEBitsCapWrite}{}%
  \ifstrequal{#1}{\_set\_Ext\_PTE\_Bits\_bits}{\sailRISCVvalSetExtPTEBitsBits}{}%
  \ifstrequal{#1}{\_set\_Fcsr\_FFLAGS}{\sailRISCVvalSetFcsrFFLAGS}{}%
  \ifstrequal{#1}{\_set\_Fcsr\_FRM}{\sailRISCVvalSetFcsrFRM}{}%
  \ifstrequal{#1}{\_set\_Fcsr\_bits}{\sailRISCVvalSetFcsrBits}{}%
  \ifstrequal{#1}{\_set\_Mcause\_Cause}{\sailRISCVvalSetMcauseCause}{}%
  \ifstrequal{#1}{\_set\_Mcause\_IsInterrupt}{\sailRISCVvalSetMcauseIsInterrupt}{}%
  \ifstrequal{#1}{\_set\_Mcause\_bits}{\sailRISCVvalSetMcauseBits}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Breakpoint}{\sailRISCVvalSetMedelegBreakpoint}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Fetch\_Access\_Fault}{\sailRISCVvalSetMedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Fetch\_Addr\_Align}{\sailRISCVvalSetMedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Fetch\_Page\_Fault}{\sailRISCVvalSetMedelegFetchPageFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Illegal\_Instr}{\sailRISCVvalSetMedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Load\_Access\_Fault}{\sailRISCVvalSetMedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Load\_Addr\_Align}{\sailRISCVvalSetMedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Load\_Page\_Fault}{\sailRISCVvalSetMedelegLoadPageFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_MEnvCall}{\sailRISCVvalSetMedelegMEnvCall}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SAMO\_Access\_Fault}{\sailRISCVvalSetMedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SAMO\_Addr\_Align}{\sailRISCVvalSetMedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SAMO\_Page\_Fault}{\sailRISCVvalSetMedelegSAMOPageFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SEnvCall}{\sailRISCVvalSetMedelegSEnvCall}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_UEnvCall}{\sailRISCVvalSetMedelegUEnvCall}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_bits}{\sailRISCVvalSetMedelegBits}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_MEI}{\sailRISCVvalSetMinterruptsMEI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_MSI}{\sailRISCVvalSetMinterruptsMSI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_MTI}{\sailRISCVvalSetMinterruptsMTI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_SEI}{\sailRISCVvalSetMinterruptsSEI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_SSI}{\sailRISCVvalSetMinterruptsSSI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_STI}{\sailRISCVvalSetMinterruptsSTI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_UEI}{\sailRISCVvalSetMinterruptsUEI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_USI}{\sailRISCVvalSetMinterruptsUSI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_UTI}{\sailRISCVvalSetMinterruptsUTI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_bits}{\sailRISCVvalSetMinterruptsBits}{}%
  \ifstrequal{#1}{\_set\_Misa\_A}{\sailRISCVvalSetMisaA}{}%
  \ifstrequal{#1}{\_set\_Misa\_B}{\sailRISCVvalSetMisaB}{}%
  \ifstrequal{#1}{\_set\_Misa\_C}{\sailRISCVvalSetMisaC}{}%
  \ifstrequal{#1}{\_set\_Misa\_D}{\sailRISCVvalSetMisaD}{}%
  \ifstrequal{#1}{\_set\_Misa\_E}{\sailRISCVvalSetMisaE}{}%
  \ifstrequal{#1}{\_set\_Misa\_F}{\sailRISCVvalSetMisaF}{}%
  \ifstrequal{#1}{\_set\_Misa\_G}{\sailRISCVvalSetMisaG}{}%
  \ifstrequal{#1}{\_set\_Misa\_H}{\sailRISCVvalSetMisaH}{}%
  \ifstrequal{#1}{\_set\_Misa\_I}{\sailRISCVvalSetMisaI}{}%
  \ifstrequal{#1}{\_set\_Misa\_J}{\sailRISCVvalSetMisaJ}{}%
  \ifstrequal{#1}{\_set\_Misa\_K}{\sailRISCVvalSetMisaK}{}%
  \ifstrequal{#1}{\_set\_Misa\_L}{\sailRISCVvalSetMisaL}{}%
  \ifstrequal{#1}{\_set\_Misa\_M}{\sailRISCVvalSetMisaM}{}%
  \ifstrequal{#1}{\_set\_Misa\_MXL}{\sailRISCVvalSetMisaMXL}{}%
  \ifstrequal{#1}{\_set\_Misa\_N}{\sailRISCVvalSetMisaN}{}%
  \ifstrequal{#1}{\_set\_Misa\_O}{\sailRISCVvalSetMisaO}{}%
  \ifstrequal{#1}{\_set\_Misa\_P}{\sailRISCVvalSetMisaP}{}%
  \ifstrequal{#1}{\_set\_Misa\_Q}{\sailRISCVvalSetMisaQ}{}%
  \ifstrequal{#1}{\_set\_Misa\_R}{\sailRISCVvalSetMisaR}{}%
  \ifstrequal{#1}{\_set\_Misa\_S}{\sailRISCVvalSetMisaS}{}%
  \ifstrequal{#1}{\_set\_Misa\_T}{\sailRISCVvalSetMisaT}{}%
  \ifstrequal{#1}{\_set\_Misa\_U}{\sailRISCVvalSetMisaU}{}%
  \ifstrequal{#1}{\_set\_Misa\_V}{\sailRISCVvalSetMisaV}{}%
  \ifstrequal{#1}{\_set\_Misa\_W}{\sailRISCVvalSetMisaW}{}%
  \ifstrequal{#1}{\_set\_Misa\_X}{\sailRISCVvalSetMisaX}{}%
  \ifstrequal{#1}{\_set\_Misa\_Y}{\sailRISCVvalSetMisaY}{}%
  \ifstrequal{#1}{\_set\_Misa\_Z}{\sailRISCVvalSetMisaZ}{}%
  \ifstrequal{#1}{\_set\_Misa\_bits}{\sailRISCVvalSetMisaBits}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_FS}{\sailRISCVvalSetMstatusFS}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MIE}{\sailRISCVvalSetMstatusMIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MPIE}{\sailRISCVvalSetMstatusMPIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MPP}{\sailRISCVvalSetMstatusMPP}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MPRV}{\sailRISCVvalSetMstatusMPRV}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MXR}{\sailRISCVvalSetMstatusMXR}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SD}{\sailRISCVvalSetMstatusSD}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SIE}{\sailRISCVvalSetMstatusSIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SPIE}{\sailRISCVvalSetMstatusSPIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SPP}{\sailRISCVvalSetMstatusSPP}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SUM}{\sailRISCVvalSetMstatusSUM}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_TSR}{\sailRISCVvalSetMstatusTSR}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_TVM}{\sailRISCVvalSetMstatusTVM}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_TW}{\sailRISCVvalSetMstatusTW}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_UIE}{\sailRISCVvalSetMstatusUIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_UPIE}{\sailRISCVvalSetMstatusUPIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_XS}{\sailRISCVvalSetMstatusXS}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_bits}{\sailRISCVvalSetMstatusBits}{}%
  \ifstrequal{#1}{\_set\_Mtvec\_Base}{\sailRISCVvalSetMtvecBase}{}%
  \ifstrequal{#1}{\_set\_Mtvec\_Mode}{\sailRISCVvalSetMtvecMode}{}%
  \ifstrequal{#1}{\_set\_Mtvec\_bits}{\sailRISCVvalSetMtvecBits}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_A}{\sailRISCVvalSetPTEBitsA}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_D}{\sailRISCVvalSetPTEBitsD}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_G}{\sailRISCVvalSetPTEBitsG}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_R}{\sailRISCVvalSetPTEBitsR}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_U}{\sailRISCVvalSetPTEBitsU}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_V}{\sailRISCVvalSetPTEBitsV}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_W}{\sailRISCVvalSetPTEBitsW}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_X}{\sailRISCVvalSetPTEBitsX}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_bits}{\sailRISCVvalSetPTEBitsBits}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_A}{\sailRISCVvalSetPmpcfgEntA}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_L}{\sailRISCVvalSetPmpcfgEntL}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_R}{\sailRISCVvalSetPmpcfgEntR}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_W}{\sailRISCVvalSetPmpcfgEntW}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_X}{\sailRISCVvalSetPmpcfgEntX}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_bits}{\sailRISCVvalSetPmpcfgEntBits}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_BITS}{\sailRISCVvalSetSVThreeTwoPTEBITS}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_PPNi}{\sailRISCVvalSetSVThreeTwoPTEPPNi}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_RSW}{\sailRISCVvalSetSVThreeTwoPTERSW}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_bits}{\sailRISCVvalSetSVThreeTwoPTEBits}{}%
  \ifstrequal{#1}{\_set\_SV32\_Paddr\_PPNi}{\sailRISCVvalSetSVThreeTwoPaddrPPNi}{}%
  \ifstrequal{#1}{\_set\_SV32\_Paddr\_PgOfs}{\sailRISCVvalSetSVThreeTwoPaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV32\_Paddr\_bits}{\sailRISCVvalSetSVThreeTwoPaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV32\_Vaddr\_PgOfs}{\sailRISCVvalSetSVThreeTwoVaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV32\_Vaddr\_VPNi}{\sailRISCVvalSetSVThreeTwoVaddrVPNi}{}%
  \ifstrequal{#1}{\_set\_SV32\_Vaddr\_bits}{\sailRISCVvalSetSVThreeTwoVaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_BITS}{\sailRISCVvalSetSVThreeNinePTEBITS}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_Ext}{\sailRISCVvalSetSVThreeNinePTEExt}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_PPNi}{\sailRISCVvalSetSVThreeNinePTEPPNi}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_RSW}{\sailRISCVvalSetSVThreeNinePTERSW}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_bits}{\sailRISCVvalSetSVThreeNinePTEBits}{}%
  \ifstrequal{#1}{\_set\_SV39\_Paddr\_PPNi}{\sailRISCVvalSetSVThreeNinePaddrPPNi}{}%
  \ifstrequal{#1}{\_set\_SV39\_Paddr\_PgOfs}{\sailRISCVvalSetSVThreeNinePaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV39\_Paddr\_bits}{\sailRISCVvalSetSVThreeNinePaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV39\_Vaddr\_PgOfs}{\sailRISCVvalSetSVThreeNineVaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV39\_Vaddr\_VPNi}{\sailRISCVvalSetSVThreeNineVaddrVPNi}{}%
  \ifstrequal{#1}{\_set\_SV39\_Vaddr\_bits}{\sailRISCVvalSetSVThreeNineVaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_BITS}{\sailRISCVvalSetSVFourEightPTEBITS}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_Ext}{\sailRISCVvalSetSVFourEightPTEExt}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_PPNi}{\sailRISCVvalSetSVFourEightPTEPPNi}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_RSW}{\sailRISCVvalSetSVFourEightPTERSW}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_bits}{\sailRISCVvalSetSVFourEightPTEBits}{}%
  \ifstrequal{#1}{\_set\_SV48\_Paddr\_PPNi}{\sailRISCVvalSetSVFourEightPaddrPPNi}{}%
  \ifstrequal{#1}{\_set\_SV48\_Paddr\_PgOfs}{\sailRISCVvalSetSVFourEightPaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV48\_Paddr\_bits}{\sailRISCVvalSetSVFourEightPaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV48\_Vaddr\_PgOfs}{\sailRISCVvalSetSVFourEightVaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV48\_Vaddr\_VPNi}{\sailRISCVvalSetSVFourEightVaddrVPNi}{}%
  \ifstrequal{#1}{\_set\_SV48\_Vaddr\_bits}{\sailRISCVvalSetSVFourEightVaddrBits}{}%
  \ifstrequal{#1}{\_set\_Satp32\_Asid}{\sailRISCVvalSetSatpThreeTwoAsid}{}%
  \ifstrequal{#1}{\_set\_Satp32\_Mode}{\sailRISCVvalSetSatpThreeTwoMode}{}%
  \ifstrequal{#1}{\_set\_Satp32\_PPN}{\sailRISCVvalSetSatpThreeTwoPPN}{}%
  \ifstrequal{#1}{\_set\_Satp32\_bits}{\sailRISCVvalSetSatpThreeTwoBits}{}%
  \ifstrequal{#1}{\_set\_Satp64\_Asid}{\sailRISCVvalSetSatpSixFourAsid}{}%
  \ifstrequal{#1}{\_set\_Satp64\_Mode}{\sailRISCVvalSetSatpSixFourMode}{}%
  \ifstrequal{#1}{\_set\_Satp64\_PPN}{\sailRISCVvalSetSatpSixFourPPN}{}%
  \ifstrequal{#1}{\_set\_Satp64\_bits}{\sailRISCVvalSetSatpSixFourBits}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Breakpoint}{\sailRISCVvalSetSedelegBreakpoint}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Fetch\_Access\_Fault}{\sailRISCVvalSetSedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Fetch\_Addr\_Align}{\sailRISCVvalSetSedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Illegal\_Instr}{\sailRISCVvalSetSedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Load\_Access\_Fault}{\sailRISCVvalSetSedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Load\_Addr\_Align}{\sailRISCVvalSetSedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_SAMO\_Access\_Fault}{\sailRISCVvalSetSedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_SAMO\_Addr\_Align}{\sailRISCVvalSetSedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_UEnvCall}{\sailRISCVvalSetSedelegUEnvCall}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_bits}{\sailRISCVvalSetSedelegBits}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_SEI}{\sailRISCVvalSetSinterruptsSEI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_SSI}{\sailRISCVvalSetSinterruptsSSI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_STI}{\sailRISCVvalSetSinterruptsSTI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_UEI}{\sailRISCVvalSetSinterruptsUEI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_USI}{\sailRISCVvalSetSinterruptsUSI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_UTI}{\sailRISCVvalSetSinterruptsUTI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_bits}{\sailRISCVvalSetSinterruptsBits}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_FS}{\sailRISCVvalSetSstatusFS}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_MXR}{\sailRISCVvalSetSstatusMXR}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SD}{\sailRISCVvalSetSstatusSD}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SIE}{\sailRISCVvalSetSstatusSIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SPIE}{\sailRISCVvalSetSstatusSPIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SPP}{\sailRISCVvalSetSstatusSPP}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SUM}{\sailRISCVvalSetSstatusSUM}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_UIE}{\sailRISCVvalSetSstatusUIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_UPIE}{\sailRISCVvalSetSstatusUPIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_XS}{\sailRISCVvalSetSstatusXS}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_bits}{\sailRISCVvalSetSstatusBits}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_UEI}{\sailRISCVvalSetUinterruptsUEI}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_USI}{\sailRISCVvalSetUinterruptsUSI}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_UTI}{\sailRISCVvalSetUinterruptsUTI}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_bits}{\sailRISCVvalSetUinterruptsBits}{}%
  \ifstrequal{#1}{\_set\_Ustatus\_UIE}{\sailRISCVvalSetUstatusUIE}{}%
  \ifstrequal{#1}{\_set\_Ustatus\_UPIE}{\sailRISCVvalSetUstatusUPIE}{}%
  \ifstrequal{#1}{\_set\_Ustatus\_bits}{\sailRISCVvalSetUstatusBits}{}%
  \ifstrequal{#1}{\_set\_ccsr\_bits}{\sailRISCVvalSetCcsrBits}{}%
  \ifstrequal{#1}{\_set\_ccsr\_d}{\sailRISCVvalSetCcsrD}{}%
  \ifstrequal{#1}{\_set\_ccsr\_e}{\sailRISCVvalSetCcsrE}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_bits}{\sailRISCVvalSetHtifCmdBits}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_cmd}{\sailRISCVvalSetHtifCmdCmd}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_device}{\sailRISCVvalSetHtifCmdDevice}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_payload}{\sailRISCVvalSetHtifCmdPayload}{}%
  \ifstrequal{#1}{\_shl1}{\sailRISCVvalShlOne}{}%
  \ifstrequal{#1}{\_shl32}{\sailRISCVvalShlThreeTwo}{}%
  \ifstrequal{#1}{\_shl8}{\sailRISCVvalShlEight}{}%
  \ifstrequal{#1}{\_shl\_int}{\sailRISCVvalShlInt}{}%
  \ifstrequal{#1}{\_shr32}{\sailRISCVvalShrThreeTwo}{}%
  \ifstrequal{#1}{\_shr\_int}{\sailRISCVvalShrInt}{}%
  \ifstrequal{#1}{\_tmod\_int}{\sailRISCVvalTmodInt}{}%
  \ifstrequal{#1}{\_tmod\_int\_positive}{\sailRISCVvalTmodIntPositive}{}%
  \ifstrequal{#1}{\_update\_Counteren\_CY}{\sailRISCVvalUpdateCounterenCY}{}%
  \ifstrequal{#1}{\_update\_Counteren\_HPM}{\sailRISCVvalUpdateCounterenHPM}{}%
  \ifstrequal{#1}{\_update\_Counteren\_IR}{\sailRISCVvalUpdateCounterenIR}{}%
  \ifstrequal{#1}{\_update\_Counteren\_TM}{\sailRISCVvalUpdateCounterenTM}{}%
  \ifstrequal{#1}{\_update\_Counteren\_bits}{\sailRISCVvalUpdateCounterenBits}{}%
  \ifstrequal{#1}{\_update\_Counterin\_CY}{\sailRISCVvalUpdateCounterinCY}{}%
  \ifstrequal{#1}{\_update\_Counterin\_IR}{\sailRISCVvalUpdateCounterinIR}{}%
  \ifstrequal{#1}{\_update\_Counterin\_bits}{\sailRISCVvalUpdateCounterinBits}{}%
  \ifstrequal{#1}{\_update\_Ext\_PTE\_Bits\_CapRead}{\sailRISCVvalUpdateExtPTEBitsCapRead}{}%
  \ifstrequal{#1}{\_update\_Ext\_PTE\_Bits\_CapWrite}{\sailRISCVvalUpdateExtPTEBitsCapWrite}{}%
  \ifstrequal{#1}{\_update\_Ext\_PTE\_Bits\_bits}{\sailRISCVvalUpdateExtPTEBitsBits}{}%
  \ifstrequal{#1}{\_update\_Fcsr\_FFLAGS}{\sailRISCVvalUpdateFcsrFFLAGS}{}%
  \ifstrequal{#1}{\_update\_Fcsr\_FRM}{\sailRISCVvalUpdateFcsrFRM}{}%
  \ifstrequal{#1}{\_update\_Fcsr\_bits}{\sailRISCVvalUpdateFcsrBits}{}%
  \ifstrequal{#1}{\_update\_Mcause\_Cause}{\sailRISCVvalUpdateMcauseCause}{}%
  \ifstrequal{#1}{\_update\_Mcause\_IsInterrupt}{\sailRISCVvalUpdateMcauseIsInterrupt}{}%
  \ifstrequal{#1}{\_update\_Mcause\_bits}{\sailRISCVvalUpdateMcauseBits}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Breakpoint}{\sailRISCVvalUpdateMedelegBreakpoint}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Fetch\_Access\_Fault}{\sailRISCVvalUpdateMedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Fetch\_Addr\_Align}{\sailRISCVvalUpdateMedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Fetch\_Page\_Fault}{\sailRISCVvalUpdateMedelegFetchPageFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Illegal\_Instr}{\sailRISCVvalUpdateMedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Load\_Access\_Fault}{\sailRISCVvalUpdateMedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Load\_Addr\_Align}{\sailRISCVvalUpdateMedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Load\_Page\_Fault}{\sailRISCVvalUpdateMedelegLoadPageFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_MEnvCall}{\sailRISCVvalUpdateMedelegMEnvCall}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SAMO\_Access\_Fault}{\sailRISCVvalUpdateMedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SAMO\_Addr\_Align}{\sailRISCVvalUpdateMedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SAMO\_Page\_Fault}{\sailRISCVvalUpdateMedelegSAMOPageFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SEnvCall}{\sailRISCVvalUpdateMedelegSEnvCall}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_UEnvCall}{\sailRISCVvalUpdateMedelegUEnvCall}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_bits}{\sailRISCVvalUpdateMedelegBits}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_MEI}{\sailRISCVvalUpdateMinterruptsMEI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_MSI}{\sailRISCVvalUpdateMinterruptsMSI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_MTI}{\sailRISCVvalUpdateMinterruptsMTI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_SEI}{\sailRISCVvalUpdateMinterruptsSEI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_SSI}{\sailRISCVvalUpdateMinterruptsSSI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_STI}{\sailRISCVvalUpdateMinterruptsSTI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_UEI}{\sailRISCVvalUpdateMinterruptsUEI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_USI}{\sailRISCVvalUpdateMinterruptsUSI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_UTI}{\sailRISCVvalUpdateMinterruptsUTI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_bits}{\sailRISCVvalUpdateMinterruptsBits}{}%
  \ifstrequal{#1}{\_update\_Misa\_A}{\sailRISCVvalUpdateMisaA}{}%
  \ifstrequal{#1}{\_update\_Misa\_B}{\sailRISCVvalUpdateMisaB}{}%
  \ifstrequal{#1}{\_update\_Misa\_C}{\sailRISCVvalUpdateMisaC}{}%
  \ifstrequal{#1}{\_update\_Misa\_D}{\sailRISCVvalUpdateMisaD}{}%
  \ifstrequal{#1}{\_update\_Misa\_E}{\sailRISCVvalUpdateMisaE}{}%
  \ifstrequal{#1}{\_update\_Misa\_F}{\sailRISCVvalUpdateMisaF}{}%
  \ifstrequal{#1}{\_update\_Misa\_G}{\sailRISCVvalUpdateMisaG}{}%
  \ifstrequal{#1}{\_update\_Misa\_H}{\sailRISCVvalUpdateMisaH}{}%
  \ifstrequal{#1}{\_update\_Misa\_I}{\sailRISCVvalUpdateMisaI}{}%
  \ifstrequal{#1}{\_update\_Misa\_J}{\sailRISCVvalUpdateMisaJ}{}%
  \ifstrequal{#1}{\_update\_Misa\_K}{\sailRISCVvalUpdateMisaK}{}%
  \ifstrequal{#1}{\_update\_Misa\_L}{\sailRISCVvalUpdateMisaL}{}%
  \ifstrequal{#1}{\_update\_Misa\_M}{\sailRISCVvalUpdateMisaM}{}%
  \ifstrequal{#1}{\_update\_Misa\_MXL}{\sailRISCVvalUpdateMisaMXL}{}%
  \ifstrequal{#1}{\_update\_Misa\_N}{\sailRISCVvalUpdateMisaN}{}%
  \ifstrequal{#1}{\_update\_Misa\_O}{\sailRISCVvalUpdateMisaO}{}%
  \ifstrequal{#1}{\_update\_Misa\_P}{\sailRISCVvalUpdateMisaP}{}%
  \ifstrequal{#1}{\_update\_Misa\_Q}{\sailRISCVvalUpdateMisaQ}{}%
  \ifstrequal{#1}{\_update\_Misa\_R}{\sailRISCVvalUpdateMisaR}{}%
  \ifstrequal{#1}{\_update\_Misa\_S}{\sailRISCVvalUpdateMisaS}{}%
  \ifstrequal{#1}{\_update\_Misa\_T}{\sailRISCVvalUpdateMisaT}{}%
  \ifstrequal{#1}{\_update\_Misa\_U}{\sailRISCVvalUpdateMisaU}{}%
  \ifstrequal{#1}{\_update\_Misa\_V}{\sailRISCVvalUpdateMisaV}{}%
  \ifstrequal{#1}{\_update\_Misa\_W}{\sailRISCVvalUpdateMisaW}{}%
  \ifstrequal{#1}{\_update\_Misa\_X}{\sailRISCVvalUpdateMisaX}{}%
  \ifstrequal{#1}{\_update\_Misa\_Y}{\sailRISCVvalUpdateMisaY}{}%
  \ifstrequal{#1}{\_update\_Misa\_Z}{\sailRISCVvalUpdateMisaZ}{}%
  \ifstrequal{#1}{\_update\_Misa\_bits}{\sailRISCVvalUpdateMisaBits}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_FS}{\sailRISCVvalUpdateMstatusFS}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MIE}{\sailRISCVvalUpdateMstatusMIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MPIE}{\sailRISCVvalUpdateMstatusMPIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MPP}{\sailRISCVvalUpdateMstatusMPP}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MPRV}{\sailRISCVvalUpdateMstatusMPRV}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MXR}{\sailRISCVvalUpdateMstatusMXR}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SD}{\sailRISCVvalUpdateMstatusSD}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SIE}{\sailRISCVvalUpdateMstatusSIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SPIE}{\sailRISCVvalUpdateMstatusSPIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SPP}{\sailRISCVvalUpdateMstatusSPP}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SUM}{\sailRISCVvalUpdateMstatusSUM}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_TSR}{\sailRISCVvalUpdateMstatusTSR}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_TVM}{\sailRISCVvalUpdateMstatusTVM}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_TW}{\sailRISCVvalUpdateMstatusTW}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_UIE}{\sailRISCVvalUpdateMstatusUIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_UPIE}{\sailRISCVvalUpdateMstatusUPIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_XS}{\sailRISCVvalUpdateMstatusXS}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_bits}{\sailRISCVvalUpdateMstatusBits}{}%
  \ifstrequal{#1}{\_update\_Mtvec\_Base}{\sailRISCVvalUpdateMtvecBase}{}%
  \ifstrequal{#1}{\_update\_Mtvec\_Mode}{\sailRISCVvalUpdateMtvecMode}{}%
  \ifstrequal{#1}{\_update\_Mtvec\_bits}{\sailRISCVvalUpdateMtvecBits}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_A}{\sailRISCVvalUpdatePTEBitsA}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_D}{\sailRISCVvalUpdatePTEBitsD}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_G}{\sailRISCVvalUpdatePTEBitsG}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_R}{\sailRISCVvalUpdatePTEBitsR}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_U}{\sailRISCVvalUpdatePTEBitsU}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_V}{\sailRISCVvalUpdatePTEBitsV}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_W}{\sailRISCVvalUpdatePTEBitsW}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_X}{\sailRISCVvalUpdatePTEBitsX}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_bits}{\sailRISCVvalUpdatePTEBitsBits}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_A}{\sailRISCVvalUpdatePmpcfgEntA}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_L}{\sailRISCVvalUpdatePmpcfgEntL}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_R}{\sailRISCVvalUpdatePmpcfgEntR}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_W}{\sailRISCVvalUpdatePmpcfgEntW}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_X}{\sailRISCVvalUpdatePmpcfgEntX}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_bits}{\sailRISCVvalUpdatePmpcfgEntBits}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_BITS}{\sailRISCVvalUpdateSVThreeTwoPTEBITS}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_PPNi}{\sailRISCVvalUpdateSVThreeTwoPTEPPNi}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_RSW}{\sailRISCVvalUpdateSVThreeTwoPTERSW}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_bits}{\sailRISCVvalUpdateSVThreeTwoPTEBits}{}%
  \ifstrequal{#1}{\_update\_SV32\_Paddr\_PPNi}{\sailRISCVvalUpdateSVThreeTwoPaddrPPNi}{}%
  \ifstrequal{#1}{\_update\_SV32\_Paddr\_PgOfs}{\sailRISCVvalUpdateSVThreeTwoPaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV32\_Paddr\_bits}{\sailRISCVvalUpdateSVThreeTwoPaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV32\_Vaddr\_PgOfs}{\sailRISCVvalUpdateSVThreeTwoVaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV32\_Vaddr\_VPNi}{\sailRISCVvalUpdateSVThreeTwoVaddrVPNi}{}%
  \ifstrequal{#1}{\_update\_SV32\_Vaddr\_bits}{\sailRISCVvalUpdateSVThreeTwoVaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_BITS}{\sailRISCVvalUpdateSVThreeNinePTEBITS}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_Ext}{\sailRISCVvalUpdateSVThreeNinePTEExt}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_PPNi}{\sailRISCVvalUpdateSVThreeNinePTEPPNi}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_RSW}{\sailRISCVvalUpdateSVThreeNinePTERSW}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_bits}{\sailRISCVvalUpdateSVThreeNinePTEBits}{}%
  \ifstrequal{#1}{\_update\_SV39\_Paddr\_PPNi}{\sailRISCVvalUpdateSVThreeNinePaddrPPNi}{}%
  \ifstrequal{#1}{\_update\_SV39\_Paddr\_PgOfs}{\sailRISCVvalUpdateSVThreeNinePaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV39\_Paddr\_bits}{\sailRISCVvalUpdateSVThreeNinePaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV39\_Vaddr\_PgOfs}{\sailRISCVvalUpdateSVThreeNineVaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV39\_Vaddr\_VPNi}{\sailRISCVvalUpdateSVThreeNineVaddrVPNi}{}%
  \ifstrequal{#1}{\_update\_SV39\_Vaddr\_bits}{\sailRISCVvalUpdateSVThreeNineVaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_BITS}{\sailRISCVvalUpdateSVFourEightPTEBITS}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_Ext}{\sailRISCVvalUpdateSVFourEightPTEExt}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_PPNi}{\sailRISCVvalUpdateSVFourEightPTEPPNi}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_RSW}{\sailRISCVvalUpdateSVFourEightPTERSW}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_bits}{\sailRISCVvalUpdateSVFourEightPTEBits}{}%
  \ifstrequal{#1}{\_update\_SV48\_Paddr\_PPNi}{\sailRISCVvalUpdateSVFourEightPaddrPPNi}{}%
  \ifstrequal{#1}{\_update\_SV48\_Paddr\_PgOfs}{\sailRISCVvalUpdateSVFourEightPaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV48\_Paddr\_bits}{\sailRISCVvalUpdateSVFourEightPaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV48\_Vaddr\_PgOfs}{\sailRISCVvalUpdateSVFourEightVaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV48\_Vaddr\_VPNi}{\sailRISCVvalUpdateSVFourEightVaddrVPNi}{}%
  \ifstrequal{#1}{\_update\_SV48\_Vaddr\_bits}{\sailRISCVvalUpdateSVFourEightVaddrBits}{}%
  \ifstrequal{#1}{\_update\_Satp32\_Asid}{\sailRISCVvalUpdateSatpThreeTwoAsid}{}%
  \ifstrequal{#1}{\_update\_Satp32\_Mode}{\sailRISCVvalUpdateSatpThreeTwoMode}{}%
  \ifstrequal{#1}{\_update\_Satp32\_PPN}{\sailRISCVvalUpdateSatpThreeTwoPPN}{}%
  \ifstrequal{#1}{\_update\_Satp32\_bits}{\sailRISCVvalUpdateSatpThreeTwoBits}{}%
  \ifstrequal{#1}{\_update\_Satp64\_Asid}{\sailRISCVvalUpdateSatpSixFourAsid}{}%
  \ifstrequal{#1}{\_update\_Satp64\_Mode}{\sailRISCVvalUpdateSatpSixFourMode}{}%
  \ifstrequal{#1}{\_update\_Satp64\_PPN}{\sailRISCVvalUpdateSatpSixFourPPN}{}%
  \ifstrequal{#1}{\_update\_Satp64\_bits}{\sailRISCVvalUpdateSatpSixFourBits}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Breakpoint}{\sailRISCVvalUpdateSedelegBreakpoint}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Fetch\_Access\_Fault}{\sailRISCVvalUpdateSedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Fetch\_Addr\_Align}{\sailRISCVvalUpdateSedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Illegal\_Instr}{\sailRISCVvalUpdateSedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Load\_Access\_Fault}{\sailRISCVvalUpdateSedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Load\_Addr\_Align}{\sailRISCVvalUpdateSedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_SAMO\_Access\_Fault}{\sailRISCVvalUpdateSedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_SAMO\_Addr\_Align}{\sailRISCVvalUpdateSedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_UEnvCall}{\sailRISCVvalUpdateSedelegUEnvCall}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_bits}{\sailRISCVvalUpdateSedelegBits}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_SEI}{\sailRISCVvalUpdateSinterruptsSEI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_SSI}{\sailRISCVvalUpdateSinterruptsSSI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_STI}{\sailRISCVvalUpdateSinterruptsSTI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_UEI}{\sailRISCVvalUpdateSinterruptsUEI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_USI}{\sailRISCVvalUpdateSinterruptsUSI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_UTI}{\sailRISCVvalUpdateSinterruptsUTI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_bits}{\sailRISCVvalUpdateSinterruptsBits}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_FS}{\sailRISCVvalUpdateSstatusFS}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_MXR}{\sailRISCVvalUpdateSstatusMXR}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SD}{\sailRISCVvalUpdateSstatusSD}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SIE}{\sailRISCVvalUpdateSstatusSIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SPIE}{\sailRISCVvalUpdateSstatusSPIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SPP}{\sailRISCVvalUpdateSstatusSPP}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SUM}{\sailRISCVvalUpdateSstatusSUM}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_UIE}{\sailRISCVvalUpdateSstatusUIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_UPIE}{\sailRISCVvalUpdateSstatusUPIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_XS}{\sailRISCVvalUpdateSstatusXS}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_bits}{\sailRISCVvalUpdateSstatusBits}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_UEI}{\sailRISCVvalUpdateUinterruptsUEI}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_USI}{\sailRISCVvalUpdateUinterruptsUSI}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_UTI}{\sailRISCVvalUpdateUinterruptsUTI}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_bits}{\sailRISCVvalUpdateUinterruptsBits}{}%
  \ifstrequal{#1}{\_update\_Ustatus\_UIE}{\sailRISCVvalUpdateUstatusUIE}{}%
  \ifstrequal{#1}{\_update\_Ustatus\_UPIE}{\sailRISCVvalUpdateUstatusUPIE}{}%
  \ifstrequal{#1}{\_update\_Ustatus\_bits}{\sailRISCVvalUpdateUstatusBits}{}%
  \ifstrequal{#1}{\_update\_ccsr\_bits}{\sailRISCVvalUpdateCcsrBits}{}%
  \ifstrequal{#1}{\_update\_ccsr\_d}{\sailRISCVvalUpdateCcsrD}{}%
  \ifstrequal{#1}{\_update\_ccsr\_e}{\sailRISCVvalUpdateCcsrE}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_bits}{\sailRISCVvalUpdateHtifCmdBits}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_cmd}{\sailRISCVvalUpdateHtifCmdCmd}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_device}{\sailRISCVvalUpdateHtifCmdDevice}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_payload}{\sailRISCVvalUpdateHtifCmdPayload}{}%
  \ifstrequal{#1}{a64\_barrier\_domain\_of\_num}{\sailRISCVvalaSixFourBarrierDomainOfNum}{}%
  \ifstrequal{#1}{a64\_barrier\_type\_of\_num}{\sailRISCVvalaSixFourBarrierTypeOfNum}{}%
  \ifstrequal{#1}{abs\_int\_atom}{\sailRISCVvalabsIntAtom}{}%
  \ifstrequal{#1}{abs\_int\_plain}{\sailRISCVvalabsIntPlain}{}%
  \ifstrequal{#1}{accessType\_to\_str}{\sailRISCVvalaccessTypeToStr}{}%
  \ifstrequal{#1}{accrue\_fflags}{\sailRISCVvalaccrueFflags}{}%
  \ifstrequal{#1}{add\_atom}{\sailRISCVvaladdAtom}{}%
  \ifstrequal{#1}{add\_bits}{\sailRISCVvaladdBits}{}%
  \ifstrequal{#1}{add\_bits\_int}{\sailRISCVvaladdBitsInt}{}%
  \ifstrequal{#1}{add\_int}{\sailRISCVvaladdInt}{}%
  \ifstrequal{#1}{add\_to\_TLB39}{\sailRISCVvaladdToTLBThreeNine}{}%
  \ifstrequal{#1}{add\_to\_TLB48}{\sailRISCVvaladdToTLBFourEight}{}%
  \ifstrequal{#1}{addr\_to\_tag\_addr}{\sailRISCVvaladdrToTagAddr}{}%
  \ifstrequal{#1}{amo\_mnemonic}{\sailRISCVvalamoMnemonic}{}%
  \ifstrequal{#1}{amoop\_of\_num}{\sailRISCVvalamoopOfNum}{}%
  \ifstrequal{#1}{and\_bool}{\sailRISCVvalandBool}{}%
  \ifstrequal{#1}{and\_bool\_no\_flow}{\sailRISCVvalandBoolNoFlow}{}%
  \ifstrequal{#1}{and\_vec}{\sailRISCVvalandVec}{}%
  \ifstrequal{#1}{any\_vector\_update}{\sailRISCVvalanyVectorUpdate}{}%
  \ifstrequal{#1}{append\_64}{\sailRISCVvalappendSixFour}{}%
  \ifstrequal{#1}{aqrl\_str}{\sailRISCVvalaqrlStr}{}%
  \ifstrequal{#1}{arch\_to\_bits}{\sailRISCVvalarchToBits}{}%
  \ifstrequal{#1}{architecture}{\sailRISCVvalarchitecture}{}%
  \ifstrequal{#1}{assembly}{\sailRISCVvalassembly}{}%
  \ifstrequal{#1}{bit\_maybe\_i}{\sailRISCVvalbitMaybeI}{}%
  \ifstrequal{#1}{bit\_maybe\_o}{\sailRISCVvalbitMaybeO}{}%
  \ifstrequal{#1}{bit\_maybe\_r}{\sailRISCVvalbitMaybeR}{}%
  \ifstrequal{#1}{bit\_maybe\_w}{\sailRISCVvalbitMaybeW}{}%
  \ifstrequal{#1}{bit\_to\_bool}{\sailRISCVvalbitToBool}{}%
  \ifstrequal{#1}{bits\_str}{\sailRISCVvalbitsStr}{}%
  \ifstrequal{#1}{bitvector\_access}{\sailRISCVvalbitvectorAccess}{}%
  \ifstrequal{#1}{bitvector\_concat}{\sailRISCVvalbitvectorConcat}{}%
  \ifstrequal{#1}{bitvector\_length}{\sailRISCVvalbitvectorLength}{}%
  \ifstrequal{#1}{bitvector\_update}{\sailRISCVvalbitvectorUpdate}{}%
  \ifstrequal{#1}{bool\_bits}{\sailRISCVvalboolBits}{}%
  \ifstrequal{#1}{bool\_not\_bits}{\sailRISCVvalboolNotBits}{}%
  \ifstrequal{#1}{bool\_to\_bit}{\sailRISCVvalboolToBit}{}%
  \ifstrequal{#1}{bool\_to\_bits}{\sailRISCVvalboolToBits}{}%
  \ifstrequal{#1}{bop\_of\_num}{\sailRISCVvalbopOfNum}{}%
  \ifstrequal{#1}{btype\_mnemonic}{\sailRISCVvalbtypeMnemonic}{}%
  \ifstrequal{#1}{cache\_op\_kind\_of\_num}{\sailRISCVvalcacheOpKindOfNum}{}%
  \ifstrequal{#1}{cancel\_reservation}{\sailRISCVvalcancelReservation}{}%
  \ifstrequal{#1}{canonical\_NaN\_D}{\sailRISCVvalcanonicalNaND}{}%
  \ifstrequal{#1}{canonical\_NaN\_S}{\sailRISCVvalcanonicalNaNS}{}%
  \ifstrequal{#1}{capBitsToCapability}{\sailRISCVvalcapBitsToCapability}{}%
  \ifstrequal{#1}{capBitsToEncCapability}{\sailRISCVvalcapBitsToEncCapability}{}%
  \ifstrequal{#1}{capBoundsEqual}{\sailRISCVvalcapBoundsEqual}{}%
  \ifstrequal{#1}{capToBits}{\sailRISCVvalcapToBits}{}%
  \ifstrequal{#1}{capToEncCap}{\sailRISCVvalcapToEncCap}{}%
  \ifstrequal{#1}{capToMemBits}{\sailRISCVvalcapToMemBits}{}%
  \ifstrequal{#1}{capToString}{\sailRISCVvalcapToString}{}%
  \ifstrequal{#1}{cap\_creg\_name}{\sailRISCVvalcapCregName}{}%
  \ifstrequal{#1}{cap\_reg\_name}{\sailRISCVvalcapRegName}{}%
  \ifstrequal{#1}{cap\_reg\_name\_abi}{\sailRISCVvalcapRegNameAbi}{}%
  \ifstrequal{#1}{checkPTEPermission}{\sailRISCVvalcheckPTEPermission}{}%
  \ifstrequal{#1}{check\_CSR}{\sailRISCVvalcheckCSR}{}%
  \ifstrequal{#1}{check\_CSR\_access}{\sailRISCVvalcheckCSRAccess}{}%
  \ifstrequal{#1}{check\_Counteren}{\sailRISCVvalcheckCounteren}{}%
  \ifstrequal{#1}{check\_TVM\_SATP}{\sailRISCVvalcheckTVMSATP}{}%
  \ifstrequal{#1}{check\_misaligned}{\sailRISCVvalcheckMisaligned}{}%
  \ifstrequal{#1}{check\_res\_misaligned}{\sailRISCVvalcheckResMisaligned}{}%
  \ifstrequal{#1}{checked\_mem\_read}{\sailRISCVvalcheckedMemRead}{}%
  \ifstrequal{#1}{checked\_mem\_write}{\sailRISCVvalcheckedMemWrite}{}%
  \ifstrequal{#1}{clint\_dispatch}{\sailRISCVvalclintDispatch}{}%
  \ifstrequal{#1}{clint\_load}{\sailRISCVvalclintLoad}{}%
  \ifstrequal{#1}{clint\_store}{\sailRISCVvalclintStore}{}%
  \ifstrequal{#1}{concat\_str}{\sailRISCVvalconcatStr}{}%
  \ifstrequal{#1}{concat\_str\_bits}{\sailRISCVvalconcatStrBits}{}%
  \ifstrequal{#1}{concat\_str\_dec}{\sailRISCVvalconcatStrDec}{}%
  \ifstrequal{#1}{count\_leading\_zeros}{\sailRISCVvalcountLeadingZeros}{}%
  \ifstrequal{#1}{creg2reg\_idx}{\sailRISCVvalcregTworegIdx}{}%
  \ifstrequal{#1}{creg\_name}{\sailRISCVvalcregName}{}%
  \ifstrequal{#1}{csrAccess}{\sailRISCVvalcsrAccess}{}%
  \ifstrequal{#1}{csrPriv}{\sailRISCVvalcsrPriv}{}%
  \ifstrequal{#1}{csr\_mnemonic}{\sailRISCVvalcsrMnemonic}{}%
  \ifstrequal{#1}{csr\_name}{\sailRISCVvalcsrName}{}%
  \ifstrequal{#1}{csr\_name\_map}{\sailRISCVvalcsrNameMap}{}%
  \ifstrequal{#1}{csrop\_of\_num}{\sailRISCVvalcsropOfNum}{}%
  \ifstrequal{#1}{curAsid32}{\sailRISCVvalcurAsidThreeTwo}{}%
  \ifstrequal{#1}{curAsid64}{\sailRISCVvalcurAsidSixFour}{}%
  \ifstrequal{#1}{curPTB32}{\sailRISCVvalcurPTBThreeTwo}{}%
  \ifstrequal{#1}{curPTB64}{\sailRISCVvalcurPTBSixFour}{}%
  \ifstrequal{#1}{cur\_Architecture}{\sailRISCVvalcurArchitecture}{}%
  \ifstrequal{#1}{dec\_str}{\sailRISCVvaldecStr}{}%
  \ifstrequal{#1}{decimal\_string\_of\_bits}{\sailRISCVvaldecimalStringOfBits}{}%
  \ifstrequal{#1}{decode}{\sailRISCVvaldecode}{}%
  \ifstrequal{#1}{decodeCompressed}{\sailRISCVvaldecodeCompressed}{}%
  \ifstrequal{#1}{def\_spc}{\sailRISCVvaldefSpc}{}%
  \ifstrequal{#1}{def\_spc\_backwards}{\sailRISCVvaldefSpcBackwards}{}%
  \ifstrequal{#1}{def\_spc\_forwards}{\sailRISCVvaldefSpcForwards}{}%
  \ifstrequal{#1}{def\_spc\_matches\_prefix}{\sailRISCVvaldefSpcMatchesPrefix}{}%
  \ifstrequal{#1}{dirty\_fd\_context}{\sailRISCVvaldirtyFdContext}{}%
  \ifstrequal{#1}{dispatchInterrupt}{\sailRISCVvaldispatchInterrupt}{}%
  \ifstrequal{#1}{dzFlag}{\sailRISCVvaldzzFlag}{}%
  \ifstrequal{#1}{ediv\_int}{\sailRISCVvaledivInt}{}%
  \ifstrequal{#1}{effectivePrivilege}{\sailRISCVvaleffectivePrivilege}{}%
  \ifstrequal{#1}{elf\_entry}{\sailRISCVvalelfEntry}{}%
  \ifstrequal{#1}{elf\_tohost}{\sailRISCVvalelfTohost}{}%
  \ifstrequal{#1}{emod\_int}{\sailRISCVvalemodInt}{}%
  \ifstrequal{#1}{encCapToBits}{\sailRISCVvalencCapToBits}{}%
  \ifstrequal{#1}{encCapabilityToCapability}{\sailRISCVvalencCapabilityToCapability}{}%
  \ifstrequal{#1}{encdec}{\sailRISCVvalencdec}{}%
  \ifstrequal{#1}{encdec\_amoop}{\sailRISCVvalencdecAmoop}{}%
  \ifstrequal{#1}{encdec\_bop}{\sailRISCVvalencdecBop}{}%
  \ifstrequal{#1}{encdec\_compressed}{\sailRISCVvalencdecCompressed}{}%
  \ifstrequal{#1}{encdec\_csrop}{\sailRISCVvalencdecCsrop}{}%
  \ifstrequal{#1}{encdec\_iop}{\sailRISCVvalencdecIop}{}%
  \ifstrequal{#1}{encdec\_mul\_op}{\sailRISCVvalencdecMulOp}{}%
  \ifstrequal{#1}{encdec\_rounding\_mode}{\sailRISCVvalencdecRoundingMode}{}%
  \ifstrequal{#1}{encdec\_sop}{\sailRISCVvalencdecSop}{}%
  \ifstrequal{#1}{encdec\_uop}{\sailRISCVvalencdecUop}{}%
  \ifstrequal{#1}{eq\_anything}{\sailRISCVvaleqAnything}{}%
  \ifstrequal{#1}{eq\_bit}{\sailRISCVvaleqBit}{}%
  \ifstrequal{#1}{eq\_bits}{\sailRISCVvaleqBits}{}%
  \ifstrequal{#1}{eq\_bool}{\sailRISCVvaleqBool}{}%
  \ifstrequal{#1}{eq\_int}{\sailRISCVvaleqInt}{}%
  \ifstrequal{#1}{eq\_string}{\sailRISCVvaleqString}{}%
  \ifstrequal{#1}{eq\_unit}{\sailRISCVvaleqUnit}{}%
  \ifstrequal{#1}{exceptionType\_to\_bits}{\sailRISCVvalexceptionTypeToBits}{}%
  \ifstrequal{#1}{exceptionType\_to\_str}{\sailRISCVvalexceptionTypeToStr}{}%
  \ifstrequal{#1}{exception\_delegatee}{\sailRISCVvalexceptionDelegatee}{}%
  \ifstrequal{#1}{exception\_handler}{\sailRISCVvalexceptionHandler}{}%
  \ifstrequal{#1}{execute}{\sailRISCVvalexecute}{}%
  \ifstrequal{#1}{extStatus\_of\_bits}{\sailRISCVvalextStatusOfBits}{}%
  \ifstrequal{#1}{extStatus\_to\_bits}{\sailRISCVvalextStatusToBits}{}%
  \ifstrequal{#1}{ext\_access\_type\_of\_num}{\sailRISCVvalextAccessTypeOfNum}{}%
  \ifstrequal{#1}{ext\_check\_CSR}{\sailRISCVvalextCheckCSR}{}%
  \ifstrequal{#1}{ext\_check\_CSR\_fail}{\sailRISCVvalextCheckCSRFail}{}%
  \ifstrequal{#1}{ext\_check\_xret\_priv}{\sailRISCVvalextCheckXretPriv}{}%
  \ifstrequal{#1}{ext\_control\_check\_addr}{\sailRISCVvalextControlCheckAddr}{}%
  \ifstrequal{#1}{ext\_control\_check\_pc}{\sailRISCVvalextControlCheckPc}{}%
  \ifstrequal{#1}{ext\_data\_get\_addr}{\sailRISCVvalextDataGetAddr}{}%
  \ifstrequal{#1}{ext\_exc\_type\_of\_num}{\sailRISCVvalextExcTypeOfNum}{}%
  \ifstrequal{#1}{ext\_exc\_type\_to\_bits}{\sailRISCVvalextExcTypeToBits}{}%
  \ifstrequal{#1}{ext\_exc\_type\_to\_str}{\sailRISCVvalextExcTypeToStr}{}%
  \ifstrequal{#1}{ext\_fail\_xret\_priv}{\sailRISCVvalextFailXretPriv}{}%
  \ifstrequal{#1}{ext\_fetch\_check\_pc}{\sailRISCVvalextFetchCheckPc}{}%
  \ifstrequal{#1}{ext\_fetch\_hook}{\sailRISCVvalextFetchHook}{}%
  \ifstrequal{#1}{ext\_get\_ptw\_error}{\sailRISCVvalextGetPtwError}{}%
  \ifstrequal{#1}{ext\_handle\_control\_check\_error}{\sailRISCVvalextHandleControlCheckError}{}%
  \ifstrequal{#1}{ext\_handle\_data\_check\_error}{\sailRISCVvalextHandleDataCheckError}{}%
  \ifstrequal{#1}{ext\_handle\_fetch\_check\_error}{\sailRISCVvalextHandleFetchCheckError}{}%
  \ifstrequal{#1}{ext\_init}{\sailRISCVvalextInit}{}%
  \ifstrequal{#1}{ext\_init\_regs}{\sailRISCVvalextInitRegs}{}%
  \ifstrequal{#1}{ext\_is\_CSR\_defined}{\sailRISCVvalextIsCSRDefined}{}%
  \ifstrequal{#1}{ext\_post\_decode\_hook}{\sailRISCVvalextPostDecodeHook}{}%
  \ifstrequal{#1}{ext\_post\_step\_hook}{\sailRISCVvalextPostStepHook}{}%
  \ifstrequal{#1}{ext\_pre\_step\_hook}{\sailRISCVvalextPreStepHook}{}%
  \ifstrequal{#1}{ext\_ptw\_error\_of\_num}{\sailRISCVvalextPtwErrorOfNum}{}%
  \ifstrequal{#1}{ext\_ptw\_fail\_of\_num}{\sailRISCVvalextPtwFailOfNum}{}%
  \ifstrequal{#1}{ext\_ptw\_lc\_join}{\sailRISCVvalextPtwLcJoin}{}%
  \ifstrequal{#1}{ext\_ptw\_lc\_of\_num}{\sailRISCVvalextPtwLcOfNum}{}%
  \ifstrequal{#1}{ext\_ptw\_sc\_join}{\sailRISCVvalextPtwScJoin}{}%
  \ifstrequal{#1}{ext\_ptw\_sc\_of\_num}{\sailRISCVvalextPtwScOfNum}{}%
  \ifstrequal{#1}{ext\_read\_CSR}{\sailRISCVvalextReadCSR}{}%
  \ifstrequal{#1}{ext\_rvfi\_init}{\sailRISCVvalextRvfiInit}{}%
  \ifstrequal{#1}{ext\_veto\_disable\_C}{\sailRISCVvalextVetoDisableC}{}%
  \ifstrequal{#1}{ext\_write\_CSR}{\sailRISCVvalextWriteCSR}{}%
  \ifstrequal{#1}{ext\_write\_fcsr}{\sailRISCVvalextWriteFcsr}{}%
  \ifstrequal{#1}{extend\_value}{\sailRISCVvalextendValue}{}%
  \ifstrequal{#1}{extern\_f32Add}{\sailRISCVvalexternFThreeTwoAdd}{}%
  \ifstrequal{#1}{extern\_f32Div}{\sailRISCVvalexternFThreeTwoDiv}{}%
  \ifstrequal{#1}{extern\_f32Eq}{\sailRISCVvalexternFThreeTwoEq}{}%
  \ifstrequal{#1}{extern\_f32Le}{\sailRISCVvalexternFThreeTwoLe}{}%
  \ifstrequal{#1}{extern\_f32Lt}{\sailRISCVvalexternFThreeTwoLt}{}%
  \ifstrequal{#1}{extern\_f32Mul}{\sailRISCVvalexternFThreeTwoMul}{}%
  \ifstrequal{#1}{extern\_f32MulAdd}{\sailRISCVvalexternFThreeTwoMulAdd}{}%
  \ifstrequal{#1}{extern\_f32Sqrt}{\sailRISCVvalexternFThreeTwoSqrt}{}%
  \ifstrequal{#1}{extern\_f32Sub}{\sailRISCVvalexternFThreeTwoSub}{}%
  \ifstrequal{#1}{extern\_f32ToF64}{\sailRISCVvalexternFThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{extern\_f32ToI32}{\sailRISCVvalexternFThreeTwoToIThreeTwo}{}%
  \ifstrequal{#1}{extern\_f32ToI64}{\sailRISCVvalexternFThreeTwoToISixFour}{}%
  \ifstrequal{#1}{extern\_f32ToUi32}{\sailRISCVvalexternFThreeTwoToUiThreeTwo}{}%
  \ifstrequal{#1}{extern\_f32ToUi64}{\sailRISCVvalexternFThreeTwoToUiSixFour}{}%
  \ifstrequal{#1}{extern\_f64Add}{\sailRISCVvalexternFSixFourAdd}{}%
  \ifstrequal{#1}{extern\_f64Div}{\sailRISCVvalexternFSixFourDiv}{}%
  \ifstrequal{#1}{extern\_f64Eq}{\sailRISCVvalexternFSixFourEq}{}%
  \ifstrequal{#1}{extern\_f64Le}{\sailRISCVvalexternFSixFourLe}{}%
  \ifstrequal{#1}{extern\_f64Lt}{\sailRISCVvalexternFSixFourLt}{}%
  \ifstrequal{#1}{extern\_f64Mul}{\sailRISCVvalexternFSixFourMul}{}%
  \ifstrequal{#1}{extern\_f64MulAdd}{\sailRISCVvalexternFSixFourMulAdd}{}%
  \ifstrequal{#1}{extern\_f64Sqrt}{\sailRISCVvalexternFSixFourSqrt}{}%
  \ifstrequal{#1}{extern\_f64Sub}{\sailRISCVvalexternFSixFourSub}{}%
  \ifstrequal{#1}{extern\_f64ToF32}{\sailRISCVvalexternFSixFourToFThreeTwo}{}%
  \ifstrequal{#1}{extern\_f64ToI32}{\sailRISCVvalexternFSixFourToIThreeTwo}{}%
  \ifstrequal{#1}{extern\_f64ToI64}{\sailRISCVvalexternFSixFourToISixFour}{}%
  \ifstrequal{#1}{extern\_f64ToUi32}{\sailRISCVvalexternFSixFourToUiThreeTwo}{}%
  \ifstrequal{#1}{extern\_f64ToUi64}{\sailRISCVvalexternFSixFourToUiSixFour}{}%
  \ifstrequal{#1}{extern\_i32ToF32}{\sailRISCVvalexternIThreeTwoToFThreeTwo}{}%
  \ifstrequal{#1}{extern\_i32ToF64}{\sailRISCVvalexternIThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{extern\_i64ToF32}{\sailRISCVvalexternISixFourToFThreeTwo}{}%
  \ifstrequal{#1}{extern\_i64ToF64}{\sailRISCVvalexternISixFourToFSixFour}{}%
  \ifstrequal{#1}{extern\_ui32ToF32}{\sailRISCVvalexternUiThreeTwoToFThreeTwo}{}%
  \ifstrequal{#1}{extern\_ui32ToF64}{\sailRISCVvalexternUiThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{extern\_ui64ToF32}{\sailRISCVvalexternUiSixFourToFThreeTwo}{}%
  \ifstrequal{#1}{extern\_ui64ToF64}{\sailRISCVvalexternUiSixFourToFSixFour}{}%
  \ifstrequal{#1}{f\_bin\_op\_D\_of\_num}{\sailRISCVvalfBinOpDOfNum}{}%
  \ifstrequal{#1}{f\_bin\_op\_S\_of\_num}{\sailRISCVvalfBinOpSOfNum}{}%
  \ifstrequal{#1}{f\_bin\_rm\_op\_D\_of\_num}{\sailRISCVvalfBinRmOpDOfNum}{}%
  \ifstrequal{#1}{f\_bin\_rm\_op\_S\_of\_num}{\sailRISCVvalfBinRmOpSOfNum}{}%
  \ifstrequal{#1}{f\_bin\_rm\_type\_mnemonic\_D}{\sailRISCVvalfBinRmTypeMnemonicD}{}%
  \ifstrequal{#1}{f\_bin\_rm\_type\_mnemonic\_S}{\sailRISCVvalfBinRmTypeMnemonicS}{}%
  \ifstrequal{#1}{f\_bin\_type\_mnemonic\_D}{\sailRISCVvalfBinTypeMnemonicD}{}%
  \ifstrequal{#1}{f\_bin\_type\_mnemonic\_S}{\sailRISCVvalfBinTypeMnemonicS}{}%
  \ifstrequal{#1}{f\_is\_NaN\_D}{\sailRISCVvalfIsNaND}{}%
  \ifstrequal{#1}{f\_is\_NaN\_S}{\sailRISCVvalfIsNaNS}{}%
  \ifstrequal{#1}{f\_is\_QNaN\_D}{\sailRISCVvalfIsQNaND}{}%
  \ifstrequal{#1}{f\_is\_QNaN\_S}{\sailRISCVvalfIsQNaNS}{}%
  \ifstrequal{#1}{f\_is\_SNaN\_D}{\sailRISCVvalfIsSNaND}{}%
  \ifstrequal{#1}{f\_is\_SNaN\_S}{\sailRISCVvalfIsSNaNS}{}%
  \ifstrequal{#1}{f\_is\_neg\_inf\_D}{\sailRISCVvalfIsNegInfD}{}%
  \ifstrequal{#1}{f\_is\_neg\_inf\_S}{\sailRISCVvalfIsNegInfS}{}%
  \ifstrequal{#1}{f\_is\_neg\_norm\_D}{\sailRISCVvalfIsNegNormD}{}%
  \ifstrequal{#1}{f\_is\_neg\_norm\_S}{\sailRISCVvalfIsNegNormS}{}%
  \ifstrequal{#1}{f\_is\_neg\_subnorm\_D}{\sailRISCVvalfIsNegSubnormD}{}%
  \ifstrequal{#1}{f\_is\_neg\_subnorm\_S}{\sailRISCVvalfIsNegSubnormS}{}%
  \ifstrequal{#1}{f\_is\_neg\_zero\_D}{\sailRISCVvalfIsNegZeroD}{}%
  \ifstrequal{#1}{f\_is\_neg\_zero\_S}{\sailRISCVvalfIsNegZeroS}{}%
  \ifstrequal{#1}{f\_is\_pos\_inf\_D}{\sailRISCVvalfIsPosInfD}{}%
  \ifstrequal{#1}{f\_is\_pos\_inf\_S}{\sailRISCVvalfIsPosInfS}{}%
  \ifstrequal{#1}{f\_is\_pos\_norm\_D}{\sailRISCVvalfIsPosNormD}{}%
  \ifstrequal{#1}{f\_is\_pos\_norm\_S}{\sailRISCVvalfIsPosNormS}{}%
  \ifstrequal{#1}{f\_is\_pos\_subnorm\_D}{\sailRISCVvalfIsPosSubnormD}{}%
  \ifstrequal{#1}{f\_is\_pos\_subnorm\_S}{\sailRISCVvalfIsPosSubnormS}{}%
  \ifstrequal{#1}{f\_is\_pos\_zero\_D}{\sailRISCVvalfIsPosZeroD}{}%
  \ifstrequal{#1}{f\_is\_pos\_zero\_S}{\sailRISCVvalfIsPosZeroS}{}%
  \ifstrequal{#1}{f\_madd\_op\_D\_of\_num}{\sailRISCVvalfMaddOpDOfNum}{}%
  \ifstrequal{#1}{f\_madd\_op\_S\_of\_num}{\sailRISCVvalfMaddOpSOfNum}{}%
  \ifstrequal{#1}{f\_madd\_type\_mnemonic\_D}{\sailRISCVvalfMaddTypeMnemonicD}{}%
  \ifstrequal{#1}{f\_madd\_type\_mnemonic\_S}{\sailRISCVvalfMaddTypeMnemonicS}{}%
  \ifstrequal{#1}{f\_un\_op\_D\_of\_num}{\sailRISCVvalfUnOpDOfNum}{}%
  \ifstrequal{#1}{f\_un\_op\_S\_of\_num}{\sailRISCVvalfUnOpSOfNum}{}%
  \ifstrequal{#1}{f\_un\_rm\_op\_D\_of\_num}{\sailRISCVvalfUnRmOpDOfNum}{}%
  \ifstrequal{#1}{f\_un\_rm\_op\_S\_of\_num}{\sailRISCVvalfUnRmOpSOfNum}{}%
  \ifstrequal{#1}{f\_un\_rm\_type\_mnemonic\_D}{\sailRISCVvalfUnRmTypeMnemonicD}{}%
  \ifstrequal{#1}{f\_un\_rm\_type\_mnemonic\_S}{\sailRISCVvalfUnRmTypeMnemonicS}{}%
  \ifstrequal{#1}{f\_un\_type\_mnemonic\_D}{\sailRISCVvalfUnTypeMnemonicD}{}%
  \ifstrequal{#1}{f\_un\_type\_mnemonic\_S}{\sailRISCVvalfUnTypeMnemonicS}{}%
  \ifstrequal{#1}{fastRepCheck}{\sailRISCVvalfastRepCheck}{}%
  \ifstrequal{#1}{fdiv\_int}{\sailRISCVvalfdivInt}{}%
  \ifstrequal{#1}{fence\_bits}{\sailRISCVvalfenceBits}{}%
  \ifstrequal{#1}{feq\_quiet\_D}{\sailRISCVvalfeqQuietD}{}%
  \ifstrequal{#1}{feq\_quiet\_S}{\sailRISCVvalfeqQuietS}{}%
  \ifstrequal{#1}{fetch}{\sailRISCVvalfetch}{}%
  \ifstrequal{#1}{findPendingInterrupt}{\sailRISCVvalfindPendingInterrupt}{}%
  \ifstrequal{#1}{fle\_D}{\sailRISCVvalfleD}{}%
  \ifstrequal{#1}{fle\_S}{\sailRISCVvalfleS}{}%
  \ifstrequal{#1}{flt\_D}{\sailRISCVvalfltD}{}%
  \ifstrequal{#1}{flt\_S}{\sailRISCVvalfltS}{}%
  \ifstrequal{#1}{flush\_TLB}{\sailRISCVvalflushTLB}{}%
  \ifstrequal{#1}{flush\_TLB39}{\sailRISCVvalflushTLBThreeNine}{}%
  \ifstrequal{#1}{flush\_TLB48}{\sailRISCVvalflushTLBFourEight}{}%
  \ifstrequal{#1}{flush\_TLB\_Entry}{\sailRISCVvalflushTLBEntry}{}%
  \ifstrequal{#1}{fmake\_D}{\sailRISCVvalfmakeD}{}%
  \ifstrequal{#1}{fmake\_S}{\sailRISCVvalfmakeS}{}%
  \ifstrequal{#1}{fmod\_int}{\sailRISCVvalfmodInt}{}%
  \ifstrequal{#1}{freg\_name}{\sailRISCVvalfregName}{}%
  \ifstrequal{#1}{freg\_name\_abi}{\sailRISCVvalfregNameAbi}{}%
  \ifstrequal{#1}{fregval\_from\_freg}{\sailRISCVvalfregvalFromFreg}{}%
  \ifstrequal{#1}{fregval\_into\_freg}{\sailRISCVvalfregvalIntoFreg}{}%
  \ifstrequal{#1}{frm\_mnemonic}{\sailRISCVvalfrmMnemonic}{}%
  \ifstrequal{#1}{fsplit\_D}{\sailRISCVvalfsplitD}{}%
  \ifstrequal{#1}{fsplit\_S}{\sailRISCVvalfsplitS}{}%
  \ifstrequal{#1}{getCapBase}{\sailRISCVvalgetCapBase}{}%
  \ifstrequal{#1}{getCapBaseBits}{\sailRISCVvalgetCapBaseBits}{}%
  \ifstrequal{#1}{getCapBounds}{\sailRISCVvalgetCapBounds}{}%
  \ifstrequal{#1}{getCapBoundsBits}{\sailRISCVvalgetCapBoundsBits}{}%
  \ifstrequal{#1}{getCapCursor}{\sailRISCVvalgetCapCursor}{}%
  \ifstrequal{#1}{getCapFlags}{\sailRISCVvalgetCapFlags}{}%
  \ifstrequal{#1}{getCapHardPerms}{\sailRISCVvalgetCapHardPerms}{}%
  \ifstrequal{#1}{getCapLength}{\sailRISCVvalgetCapLength}{}%
  \ifstrequal{#1}{getCapOffset}{\sailRISCVvalgetCapOffset}{}%
  \ifstrequal{#1}{getCapOffsetBits}{\sailRISCVvalgetCapOffsetBits}{}%
  \ifstrequal{#1}{getCapPerms}{\sailRISCVvalgetCapPerms}{}%
  \ifstrequal{#1}{getCapTop}{\sailRISCVvalgetCapTop}{}%
  \ifstrequal{#1}{getCapTopBits}{\sailRISCVvalgetCapTopBits}{}%
  \ifstrequal{#1}{getPendingSet}{\sailRISCVvalgetPendingSet}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\sailRISCVvalgetRepresentableAlignmentMask}{}%
  \ifstrequal{#1}{getRepresentableLength}{\sailRISCVvalgetRepresentableLength}{}%
  \ifstrequal{#1}{get\_arch\_pc}{\sailRISCVvalgetArchPc}{}%
  \ifstrequal{#1}{get\_cheri\_mode\_cap\_addr}{\sailRISCVvalgetCheriModeCapAddr}{}%
  \ifstrequal{#1}{get\_config\_print\_instr}{\sailRISCVvalgetConfigPrintInstr}{}%
  \ifstrequal{#1}{get\_config\_print\_mem}{\sailRISCVvalgetConfigPrintMem}{}%
  \ifstrequal{#1}{get\_config\_print\_platform}{\sailRISCVvalgetConfigPrintPlatform}{}%
  \ifstrequal{#1}{get\_config\_print\_reg}{\sailRISCVvalgetConfigPrintReg}{}%
  \ifstrequal{#1}{get\_mstatus\_SXL}{\sailRISCVvalgetMstatusSXL}{}%
  \ifstrequal{#1}{get\_mstatus\_UXL}{\sailRISCVvalgetMstatusUXL}{}%
  \ifstrequal{#1}{get\_mtvec}{\sailRISCVvalgetMtvec}{}%
  \ifstrequal{#1}{get\_next\_pc}{\sailRISCVvalgetNextPc}{}%
  \ifstrequal{#1}{get\_slice\_int}{\sailRISCVvalgetSliceInt}{}%
  \ifstrequal{#1}{get\_sstatus\_UXL}{\sailRISCVvalgetSstatusUXL}{}%
  \ifstrequal{#1}{get\_stvec}{\sailRISCVvalgetStvec}{}%
  \ifstrequal{#1}{get\_utvec}{\sailRISCVvalgetUtvec}{}%
  \ifstrequal{#1}{get\_xret\_target}{\sailRISCVvalgetXretTarget}{}%
  \ifstrequal{#1}{gt\_int}{\sailRISCVvalgtInt}{}%
  \ifstrequal{#1}{gteq\_int}{\sailRISCVvalgteqInt}{}%
  \ifstrequal{#1}{handle\_cheri\_cap\_exception}{\sailRISCVvalhandleCheriCapException}{}%
  \ifstrequal{#1}{handle\_cheri\_pcc\_exception}{\sailRISCVvalhandleCheriPccException}{}%
  \ifstrequal{#1}{handle\_cheri\_reg\_exception}{\sailRISCVvalhandleCheriRegException}{}%
  \ifstrequal{#1}{handle\_exception}{\sailRISCVvalhandleException}{}%
  \ifstrequal{#1}{handle\_illegal}{\sailRISCVvalhandleIllegal}{}%
  \ifstrequal{#1}{handle\_interrupt}{\sailRISCVvalhandleInterrupt}{}%
  \ifstrequal{#1}{handle\_load\_cap\_via\_cap}{\sailRISCVvalhandleLoadCapViaCap}{}%
  \ifstrequal{#1}{handle\_load\_data\_via\_cap}{\sailRISCVvalhandleLoadDataViaCap}{}%
  \ifstrequal{#1}{handle\_loadres\_cap\_via\_cap}{\sailRISCVvalhandleLoadresCapViaCap}{}%
  \ifstrequal{#1}{handle\_loadres\_data\_via\_cap}{\sailRISCVvalhandleLoadresDataViaCap}{}%
  \ifstrequal{#1}{handle\_mem\_exception}{\sailRISCVvalhandleMemException}{}%
  \ifstrequal{#1}{handle\_store\_cap\_via\_cap}{\sailRISCVvalhandleStoreCapViaCap}{}%
  \ifstrequal{#1}{handle\_store\_cond\_cap\_via\_cap}{\sailRISCVvalhandleStoreCondCapViaCap}{}%
  \ifstrequal{#1}{handle\_store\_cond\_data\_via\_cap}{\sailRISCVvalhandleStoreCondDataViaCap}{}%
  \ifstrequal{#1}{handle\_store\_data\_via\_cap}{\sailRISCVvalhandleStoreDataViaCap}{}%
  \ifstrequal{#1}{handle\_trap\_extension}{\sailRISCVvalhandleTrapExtension}{}%
  \ifstrequal{#1}{hasReservedOType}{\sailRISCVvalhasReservedOType}{}%
  \ifstrequal{#1}{haveAtomics}{\sailRISCVvalhaveAtomics}{}%
  \ifstrequal{#1}{haveDExt}{\sailRISCVvalhaveDExt}{}%
  \ifstrequal{#1}{haveFExt}{\sailRISCVvalhaveFExt}{}%
  \ifstrequal{#1}{haveMulDiv}{\sailRISCVvalhaveMulDiv}{}%
  \ifstrequal{#1}{haveNExt}{\sailRISCVvalhaveNExt}{}%
  \ifstrequal{#1}{haveRVC}{\sailRISCVvalhaveRVC}{}%
  \ifstrequal{#1}{haveSupMode}{\sailRISCVvalhaveSupMode}{}%
  \ifstrequal{#1}{haveUsrMode}{\sailRISCVvalhaveUsrMode}{}%
  \ifstrequal{#1}{haveXcheri}{\sailRISCVvalhaveXcheri}{}%
  \ifstrequal{#1}{hex\_bits}{\sailRISCVvalhexBits}{}%
  \ifstrequal{#1}{hex\_bits\_1}{\sailRISCVvalhexBitsOne}{}%
  \ifstrequal{#1}{hex\_bits\_10}{\sailRISCVvalhexBitsOneZero}{}%
  \ifstrequal{#1}{hex\_bits\_10\_backwards}{\sailRISCVvalhexBitsOneZeroBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_10\_backwards\_matches}{\sailRISCVvalhexBitsOneZeroBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_10\_forwards}{\sailRISCVvalhexBitsOneZeroForwards}{}%
  \ifstrequal{#1}{hex\_bits\_10\_forwards\_matches}{\sailRISCVvalhexBitsOneZeroForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_10\_matches\_prefix}{\sailRISCVvalhexBitsOneZeroMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_11}{\sailRISCVvalhexBitsOneOne}{}%
  \ifstrequal{#1}{hex\_bits\_11\_backwards}{\sailRISCVvalhexBitsOneOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_11\_backwards\_matches}{\sailRISCVvalhexBitsOneOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_11\_forwards}{\sailRISCVvalhexBitsOneOneForwards}{}%
  \ifstrequal{#1}{hex\_bits\_11\_forwards\_matches}{\sailRISCVvalhexBitsOneOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_11\_matches\_prefix}{\sailRISCVvalhexBitsOneOneMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_12}{\sailRISCVvalhexBitsOneTwo}{}%
  \ifstrequal{#1}{hex\_bits\_12\_backwards}{\sailRISCVvalhexBitsOneTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_12\_backwards\_matches}{\sailRISCVvalhexBitsOneTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_12\_forwards}{\sailRISCVvalhexBitsOneTwoForwards}{}%
  \ifstrequal{#1}{hex\_bits\_12\_forwards\_matches}{\sailRISCVvalhexBitsOneTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_13}{\sailRISCVvalhexBitsOneThree}{}%
  \ifstrequal{#1}{hex\_bits\_13\_backwards}{\sailRISCVvalhexBitsOneThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_13\_backwards\_matches}{\sailRISCVvalhexBitsOneThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_13\_forwards}{\sailRISCVvalhexBitsOneThreeForwards}{}%
  \ifstrequal{#1}{hex\_bits\_13\_forwards\_matches}{\sailRISCVvalhexBitsOneThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_13\_matches\_prefix}{\sailRISCVvalhexBitsOneThreeMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_14}{\sailRISCVvalhexBitsOneFour}{}%
  \ifstrequal{#1}{hex\_bits\_14\_backwards}{\sailRISCVvalhexBitsOneFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_14\_backwards\_matches}{\sailRISCVvalhexBitsOneFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_14\_forwards}{\sailRISCVvalhexBitsOneFourForwards}{}%
  \ifstrequal{#1}{hex\_bits\_14\_forwards\_matches}{\sailRISCVvalhexBitsOneFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_14\_matches\_prefix}{\sailRISCVvalhexBitsOneFourMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_15}{\sailRISCVvalhexBitsOneFive}{}%
  \ifstrequal{#1}{hex\_bits\_15\_backwards}{\sailRISCVvalhexBitsOneFiveBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_15\_backwards\_matches}{\sailRISCVvalhexBitsOneFiveBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_15\_forwards}{\sailRISCVvalhexBitsOneFiveForwards}{}%
  \ifstrequal{#1}{hex\_bits\_15\_forwards\_matches}{\sailRISCVvalhexBitsOneFiveForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_15\_matches\_prefix}{\sailRISCVvalhexBitsOneFiveMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_16}{\sailRISCVvalhexBitsOneSix}{}%
  \ifstrequal{#1}{hex\_bits\_16\_backwards}{\sailRISCVvalhexBitsOneSixBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_16\_backwards\_matches}{\sailRISCVvalhexBitsOneSixBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_16\_forwards}{\sailRISCVvalhexBitsOneSixForwards}{}%
  \ifstrequal{#1}{hex\_bits\_16\_forwards\_matches}{\sailRISCVvalhexBitsOneSixForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_16\_matches\_prefix}{\sailRISCVvalhexBitsOneSixMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_17}{\sailRISCVvalhexBitsOneSeven}{}%
  \ifstrequal{#1}{hex\_bits\_17\_backwards}{\sailRISCVvalhexBitsOneSevenBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_17\_backwards\_matches}{\sailRISCVvalhexBitsOneSevenBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_17\_forwards}{\sailRISCVvalhexBitsOneSevenForwards}{}%
  \ifstrequal{#1}{hex\_bits\_17\_forwards\_matches}{\sailRISCVvalhexBitsOneSevenForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_17\_matches\_prefix}{\sailRISCVvalhexBitsOneSevenMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_18}{\sailRISCVvalhexBitsOneEight}{}%
  \ifstrequal{#1}{hex\_bits\_18\_backwards}{\sailRISCVvalhexBitsOneEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_18\_backwards\_matches}{\sailRISCVvalhexBitsOneEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_18\_forwards}{\sailRISCVvalhexBitsOneEightForwards}{}%
  \ifstrequal{#1}{hex\_bits\_18\_forwards\_matches}{\sailRISCVvalhexBitsOneEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_18\_matches\_prefix}{\sailRISCVvalhexBitsOneEightMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_19}{\sailRISCVvalhexBitsOneNine}{}%
  \ifstrequal{#1}{hex\_bits\_19\_backwards}{\sailRISCVvalhexBitsOneNineBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_19\_backwards\_matches}{\sailRISCVvalhexBitsOneNineBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_19\_forwards}{\sailRISCVvalhexBitsOneNineForwards}{}%
  \ifstrequal{#1}{hex\_bits\_19\_forwards\_matches}{\sailRISCVvalhexBitsOneNineForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_19\_matches\_prefix}{\sailRISCVvalhexBitsOneNineMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_1\_backwards}{\sailRISCVvalhexBitsOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_1\_backwards\_matches}{\sailRISCVvalhexBitsOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_1\_forwards}{\sailRISCVvalhexBitsOneForwards}{}%
  \ifstrequal{#1}{hex\_bits\_1\_forwards\_matches}{\sailRISCVvalhexBitsOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_1\_matches\_prefix}{\sailRISCVvalhexBitsOneMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_2}{\sailRISCVvalhexBitsTwo}{}%
  \ifstrequal{#1}{hex\_bits\_20}{\sailRISCVvalhexBitsTwoZero}{}%
  \ifstrequal{#1}{hex\_bits\_20\_backwards}{\sailRISCVvalhexBitsTwoZeroBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_20\_backwards\_matches}{\sailRISCVvalhexBitsTwoZeroBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_20\_forwards}{\sailRISCVvalhexBitsTwoZeroForwards}{}%
  \ifstrequal{#1}{hex\_bits\_20\_forwards\_matches}{\sailRISCVvalhexBitsTwoZeroForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_20\_matches\_prefix}{\sailRISCVvalhexBitsTwoZeroMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_21}{\sailRISCVvalhexBitsTwoOne}{}%
  \ifstrequal{#1}{hex\_bits\_21\_backwards}{\sailRISCVvalhexBitsTwoOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_21\_backwards\_matches}{\sailRISCVvalhexBitsTwoOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_21\_forwards}{\sailRISCVvalhexBitsTwoOneForwards}{}%
  \ifstrequal{#1}{hex\_bits\_21\_forwards\_matches}{\sailRISCVvalhexBitsTwoOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_21\_matches\_prefix}{\sailRISCVvalhexBitsTwoOneMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_22}{\sailRISCVvalhexBitsTwoTwo}{}%
  \ifstrequal{#1}{hex\_bits\_22\_backwards}{\sailRISCVvalhexBitsTwoTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_22\_backwards\_matches}{\sailRISCVvalhexBitsTwoTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_22\_forwards}{\sailRISCVvalhexBitsTwoTwoForwards}{}%
  \ifstrequal{#1}{hex\_bits\_22\_forwards\_matches}{\sailRISCVvalhexBitsTwoTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_22\_matches\_prefix}{\sailRISCVvalhexBitsTwoTwoMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_23}{\sailRISCVvalhexBitsTwoThree}{}%
  \ifstrequal{#1}{hex\_bits\_23\_backwards}{\sailRISCVvalhexBitsTwoThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_23\_backwards\_matches}{\sailRISCVvalhexBitsTwoThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_23\_forwards}{\sailRISCVvalhexBitsTwoThreeForwards}{}%
  \ifstrequal{#1}{hex\_bits\_23\_forwards\_matches}{\sailRISCVvalhexBitsTwoThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_23\_matches\_prefix}{\sailRISCVvalhexBitsTwoThreeMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_24}{\sailRISCVvalhexBitsTwoFour}{}%
  \ifstrequal{#1}{hex\_bits\_24\_backwards}{\sailRISCVvalhexBitsTwoFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_24\_backwards\_matches}{\sailRISCVvalhexBitsTwoFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_24\_forwards}{\sailRISCVvalhexBitsTwoFourForwards}{}%
  \ifstrequal{#1}{hex\_bits\_24\_forwards\_matches}{\sailRISCVvalhexBitsTwoFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_24\_matches\_prefix}{\sailRISCVvalhexBitsTwoFourMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_25}{\sailRISCVvalhexBitsTwoFive}{}%
  \ifstrequal{#1}{hex\_bits\_25\_backwards}{\sailRISCVvalhexBitsTwoFiveBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_25\_backwards\_matches}{\sailRISCVvalhexBitsTwoFiveBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_25\_forwards}{\sailRISCVvalhexBitsTwoFiveForwards}{}%
  \ifstrequal{#1}{hex\_bits\_25\_forwards\_matches}{\sailRISCVvalhexBitsTwoFiveForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_25\_matches\_prefix}{\sailRISCVvalhexBitsTwoFiveMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_26}{\sailRISCVvalhexBitsTwoSix}{}%
  \ifstrequal{#1}{hex\_bits\_26\_backwards}{\sailRISCVvalhexBitsTwoSixBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_26\_backwards\_matches}{\sailRISCVvalhexBitsTwoSixBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_26\_forwards}{\sailRISCVvalhexBitsTwoSixForwards}{}%
  \ifstrequal{#1}{hex\_bits\_26\_forwards\_matches}{\sailRISCVvalhexBitsTwoSixForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_26\_matches\_prefix}{\sailRISCVvalhexBitsTwoSixMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_27}{\sailRISCVvalhexBitsTwoSeven}{}%
  \ifstrequal{#1}{hex\_bits\_27\_backwards}{\sailRISCVvalhexBitsTwoSevenBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_27\_backwards\_matches}{\sailRISCVvalhexBitsTwoSevenBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_27\_forwards}{\sailRISCVvalhexBitsTwoSevenForwards}{}%
  \ifstrequal{#1}{hex\_bits\_27\_forwards\_matches}{\sailRISCVvalhexBitsTwoSevenForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_27\_matches\_prefix}{\sailRISCVvalhexBitsTwoSevenMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_28}{\sailRISCVvalhexBitsTwoEight}{}%
  \ifstrequal{#1}{hex\_bits\_28\_backwards}{\sailRISCVvalhexBitsTwoEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_28\_backwards\_matches}{\sailRISCVvalhexBitsTwoEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_28\_forwards}{\sailRISCVvalhexBitsTwoEightForwards}{}%
  \ifstrequal{#1}{hex\_bits\_28\_forwards\_matches}{\sailRISCVvalhexBitsTwoEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_28\_matches\_prefix}{\sailRISCVvalhexBitsTwoEightMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_29}{\sailRISCVvalhexBitsTwoNine}{}%
  \ifstrequal{#1}{hex\_bits\_29\_backwards}{\sailRISCVvalhexBitsTwoNineBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_29\_backwards\_matches}{\sailRISCVvalhexBitsTwoNineBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_29\_forwards}{\sailRISCVvalhexBitsTwoNineForwards}{}%
  \ifstrequal{#1}{hex\_bits\_29\_forwards\_matches}{\sailRISCVvalhexBitsTwoNineForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_29\_matches\_prefix}{\sailRISCVvalhexBitsTwoNineMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_2\_backwards}{\sailRISCVvalhexBitsTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_2\_backwards\_matches}{\sailRISCVvalhexBitsTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_2\_forwards}{\sailRISCVvalhexBitsTwoForwards}{}%
  \ifstrequal{#1}{hex\_bits\_2\_forwards\_matches}{\sailRISCVvalhexBitsTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_2\_matches\_prefix}{\sailRISCVvalhexBitsTwoMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_3}{\sailRISCVvalhexBitsThree}{}%
  \ifstrequal{#1}{hex\_bits\_30}{\sailRISCVvalhexBitsThreeZero}{}%
  \ifstrequal{#1}{hex\_bits\_30\_backwards}{\sailRISCVvalhexBitsThreeZeroBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_30\_backwards\_matches}{\sailRISCVvalhexBitsThreeZeroBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_30\_forwards}{\sailRISCVvalhexBitsThreeZeroForwards}{}%
  \ifstrequal{#1}{hex\_bits\_30\_forwards\_matches}{\sailRISCVvalhexBitsThreeZeroForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_30\_matches\_prefix}{\sailRISCVvalhexBitsThreeZeroMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_31}{\sailRISCVvalhexBitsThreeOne}{}%
  \ifstrequal{#1}{hex\_bits\_31\_backwards}{\sailRISCVvalhexBitsThreeOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_31\_backwards\_matches}{\sailRISCVvalhexBitsThreeOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_31\_forwards}{\sailRISCVvalhexBitsThreeOneForwards}{}%
  \ifstrequal{#1}{hex\_bits\_31\_forwards\_matches}{\sailRISCVvalhexBitsThreeOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_31\_matches\_prefix}{\sailRISCVvalhexBitsThreeOneMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_32}{\sailRISCVvalhexBitsThreeTwo}{}%
  \ifstrequal{#1}{hex\_bits\_32\_backwards}{\sailRISCVvalhexBitsThreeTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_32\_backwards\_matches}{\sailRISCVvalhexBitsThreeTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_32\_forwards}{\sailRISCVvalhexBitsThreeTwoForwards}{}%
  \ifstrequal{#1}{hex\_bits\_32\_forwards\_matches}{\sailRISCVvalhexBitsThreeTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_32\_matches\_prefix}{\sailRISCVvalhexBitsThreeTwoMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_33}{\sailRISCVvalhexBitsThreeThree}{}%
  \ifstrequal{#1}{hex\_bits\_33\_backwards}{\sailRISCVvalhexBitsThreeThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_33\_backwards\_matches}{\sailRISCVvalhexBitsThreeThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_33\_forwards}{\sailRISCVvalhexBitsThreeThreeForwards}{}%
  \ifstrequal{#1}{hex\_bits\_33\_forwards\_matches}{\sailRISCVvalhexBitsThreeThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_33\_matches\_prefix}{\sailRISCVvalhexBitsThreeThreeMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_3\_backwards}{\sailRISCVvalhexBitsThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_3\_backwards\_matches}{\sailRISCVvalhexBitsThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_3\_forwards}{\sailRISCVvalhexBitsThreeForwards}{}%
  \ifstrequal{#1}{hex\_bits\_3\_forwards\_matches}{\sailRISCVvalhexBitsThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_3\_matches\_prefix}{\sailRISCVvalhexBitsThreeMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_4}{\sailRISCVvalhexBitsFour}{}%
  \ifstrequal{#1}{hex\_bits\_48}{\sailRISCVvalhexBitsFourEight}{}%
  \ifstrequal{#1}{hex\_bits\_48\_backwards}{\sailRISCVvalhexBitsFourEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_48\_backwards\_matches}{\sailRISCVvalhexBitsFourEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_48\_forwards}{\sailRISCVvalhexBitsFourEightForwards}{}%
  \ifstrequal{#1}{hex\_bits\_48\_forwards\_matches}{\sailRISCVvalhexBitsFourEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_48\_matches\_prefix}{\sailRISCVvalhexBitsFourEightMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_4\_backwards}{\sailRISCVvalhexBitsFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_4\_backwards\_matches}{\sailRISCVvalhexBitsFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_4\_forwards}{\sailRISCVvalhexBitsFourForwards}{}%
  \ifstrequal{#1}{hex\_bits\_4\_forwards\_matches}{\sailRISCVvalhexBitsFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_4\_matches\_prefix}{\sailRISCVvalhexBitsFourMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_5}{\sailRISCVvalhexBitsFive}{}%
  \ifstrequal{#1}{hex\_bits\_5\_backwards}{\sailRISCVvalhexBitsFiveBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_5\_backwards\_matches}{\sailRISCVvalhexBitsFiveBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_5\_forwards}{\sailRISCVvalhexBitsFiveForwards}{}%
  \ifstrequal{#1}{hex\_bits\_5\_forwards\_matches}{\sailRISCVvalhexBitsFiveForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_5\_matches\_prefix}{\sailRISCVvalhexBitsFiveMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_6}{\sailRISCVvalhexBitsSix}{}%
  \ifstrequal{#1}{hex\_bits\_64}{\sailRISCVvalhexBitsSixFour}{}%
  \ifstrequal{#1}{hex\_bits\_64\_backwards}{\sailRISCVvalhexBitsSixFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_64\_backwards\_matches}{\sailRISCVvalhexBitsSixFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_64\_forwards}{\sailRISCVvalhexBitsSixFourForwards}{}%
  \ifstrequal{#1}{hex\_bits\_64\_forwards\_matches}{\sailRISCVvalhexBitsSixFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_64\_matches\_prefix}{\sailRISCVvalhexBitsSixFourMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_6\_backwards}{\sailRISCVvalhexBitsSixBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_6\_backwards\_matches}{\sailRISCVvalhexBitsSixBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_6\_forwards}{\sailRISCVvalhexBitsSixForwards}{}%
  \ifstrequal{#1}{hex\_bits\_6\_forwards\_matches}{\sailRISCVvalhexBitsSixForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_6\_matches\_prefix}{\sailRISCVvalhexBitsSixMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_7}{\sailRISCVvalhexBitsSeven}{}%
  \ifstrequal{#1}{hex\_bits\_7\_backwards}{\sailRISCVvalhexBitsSevenBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_7\_backwards\_matches}{\sailRISCVvalhexBitsSevenBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_7\_forwards}{\sailRISCVvalhexBitsSevenForwards}{}%
  \ifstrequal{#1}{hex\_bits\_7\_forwards\_matches}{\sailRISCVvalhexBitsSevenForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_7\_matches\_prefix}{\sailRISCVvalhexBitsSevenMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_8}{\sailRISCVvalhexBitsEight}{}%
  \ifstrequal{#1}{hex\_bits\_8\_backwards}{\sailRISCVvalhexBitsEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_8\_backwards\_matches}{\sailRISCVvalhexBitsEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_8\_forwards}{\sailRISCVvalhexBitsEightForwards}{}%
  \ifstrequal{#1}{hex\_bits\_8\_forwards\_matches}{\sailRISCVvalhexBitsEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_8\_matches\_prefix}{\sailRISCVvalhexBitsEightMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_9}{\sailRISCVvalhexBitsNine}{}%
  \ifstrequal{#1}{hex\_bits\_9\_backwards}{\sailRISCVvalhexBitsNineBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_9\_backwards\_matches}{\sailRISCVvalhexBitsNineBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_9\_forwards}{\sailRISCVvalhexBitsNineForwards}{}%
  \ifstrequal{#1}{hex\_bits\_9\_forwards\_matches}{\sailRISCVvalhexBitsNineForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_9\_matches\_prefix}{\sailRISCVvalhexBitsNineMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_str}{\sailRISCVvalhexStr}{}%
  \ifstrequal{#1}{htif\_load}{\sailRISCVvalhtifLoad}{}%
  \ifstrequal{#1}{htif\_store}{\sailRISCVvalhtifStore}{}%
  \ifstrequal{#1}{htif\_tick}{\sailRISCVvalhtifTick}{}%
  \ifstrequal{#1}{in32BitMode}{\sailRISCVvalinThreeTwoBitMode}{}%
  \ifstrequal{#1}{inCapBounds}{\sailRISCVvalinCapBounds}{}%
  \ifstrequal{#1}{incCapOffset}{\sailRISCVvalincCapOffset}{}%
  \ifstrequal{#1}{init\_base\_regs}{\sailRISCVvalinitBaseRegs}{}%
  \ifstrequal{#1}{init\_fdext\_regs}{\sailRISCVvalinitFdextRegs}{}%
  \ifstrequal{#1}{init\_model}{\sailRISCVvalinitModel}{}%
  \ifstrequal{#1}{init\_platform}{\sailRISCVvalinitPlatform}{}%
  \ifstrequal{#1}{init\_pmp}{\sailRISCVvalinitPmp}{}%
  \ifstrequal{#1}{init\_sys}{\sailRISCVvalinitSys}{}%
  \ifstrequal{#1}{init\_vmem}{\sailRISCVvalinitVmem}{}%
  \ifstrequal{#1}{init\_vmem\_sv39}{\sailRISCVvalinitVmemSvThreeNine}{}%
  \ifstrequal{#1}{init\_vmem\_sv48}{\sailRISCVvalinitVmemSvFourEight}{}%
  \ifstrequal{#1}{initial\_analysis}{\sailRISCVvalinitialAnalysis}{}%
  \ifstrequal{#1}{int\_power}{\sailRISCVvalintPower}{}%
  \ifstrequal{#1}{int\_to\_cap}{\sailRISCVvalintToCap}{}%
  \ifstrequal{#1}{internal\_error}{\sailRISCVvalinternalError}{}%
  \ifstrequal{#1}{interruptType\_to\_bits}{\sailRISCVvalinterruptTypeToBits}{}%
  \ifstrequal{#1}{invalidateCap}{\sailRISCVvalinvalidateCap}{}%
  \ifstrequal{#1}{iop\_of\_num}{\sailRISCVvaliopOfNum}{}%
  \ifstrequal{#1}{isCapSealed}{\sailRISCVvalisCapSealed}{}%
  \ifstrequal{#1}{isInvalidPTE}{\sailRISCVvalisInvalidPTE}{}%
  \ifstrequal{#1}{isPTEPtr}{\sailRISCVvalisPTEPtr}{}%
  \ifstrequal{#1}{isRVC}{\sailRISCVvalisRVC}{}%
  \ifstrequal{#1}{isValidSv39Addr}{\sailRISCVvalisValidSvThreeNineAddr}{}%
  \ifstrequal{#1}{isValidSv48Addr}{\sailRISCVvalisValidSvFourEightAddr}{}%
  \ifstrequal{#1}{is\_CSR\_defined}{\sailRISCVvalisCSRDefined}{}%
  \ifstrequal{#1}{is\_RV32D\_or\_RV64D}{\sailRISCVvalisRVThreeTwoDOrRVSixFourD}{}%
  \ifstrequal{#1}{is\_RV32F\_or\_RV64F}{\sailRISCVvalisRVThreeTwoFOrRVSixFourF}{}%
  \ifstrequal{#1}{is\_RV64D}{\sailRISCVvalisRVSixFourD}{}%
  \ifstrequal{#1}{is\_RV64F}{\sailRISCVvalisRVSixFourF}{}%
  \ifstrequal{#1}{is\_aligned\_addr}{\sailRISCVvalisAlignedAddr}{}%
  \ifstrequal{#1}{is\_none}{\sailRISCVvalisNone}{}%
  \ifstrequal{#1}{is\_some}{\sailRISCVvalisSome}{}%
  \ifstrequal{#1}{itype\_mnemonic}{\sailRISCVvalitypeMnemonic}{}%
  \ifstrequal{#1}{legalize\_ccsr}{\sailRISCVvallegalizzeCcsr}{}%
  \ifstrequal{#1}{legalize\_epcc}{\sailRISCVvallegalizzeEpcc}{}%
  \ifstrequal{#1}{legalize\_mcounteren}{\sailRISCVvallegalizzeMcounteren}{}%
  \ifstrequal{#1}{legalize\_mcountinhibit}{\sailRISCVvallegalizzeMcountinhibit}{}%
  \ifstrequal{#1}{legalize\_medeleg}{\sailRISCVvallegalizzeMedeleg}{}%
  \ifstrequal{#1}{legalize\_mideleg}{\sailRISCVvallegalizzeMideleg}{}%
  \ifstrequal{#1}{legalize\_mie}{\sailRISCVvallegalizzeMie}{}%
  \ifstrequal{#1}{legalize\_mip}{\sailRISCVvallegalizzeMip}{}%
  \ifstrequal{#1}{legalize\_misa}{\sailRISCVvallegalizzeMisa}{}%
  \ifstrequal{#1}{legalize\_mstatus}{\sailRISCVvallegalizzeMstatus}{}%
  \ifstrequal{#1}{legalize\_satp}{\sailRISCVvallegalizzeSatp}{}%
  \ifstrequal{#1}{legalize\_satp32}{\sailRISCVvallegalizzeSatpThreeTwo}{}%
  \ifstrequal{#1}{legalize\_satp64}{\sailRISCVvallegalizzeSatpSixFour}{}%
  \ifstrequal{#1}{legalize\_scounteren}{\sailRISCVvallegalizzeScounteren}{}%
  \ifstrequal{#1}{legalize\_sedeleg}{\sailRISCVvallegalizzeSedeleg}{}%
  \ifstrequal{#1}{legalize\_sie}{\sailRISCVvallegalizzeSie}{}%
  \ifstrequal{#1}{legalize\_sip}{\sailRISCVvallegalizzeSip}{}%
  \ifstrequal{#1}{legalize\_sstatus}{\sailRISCVvallegalizzeSstatus}{}%
  \ifstrequal{#1}{legalize\_tcc}{\sailRISCVvallegalizzeTcc}{}%
  \ifstrequal{#1}{legalize\_tvec}{\sailRISCVvallegalizzeTvec}{}%
  \ifstrequal{#1}{legalize\_uie}{\sailRISCVvallegalizzeUie}{}%
  \ifstrequal{#1}{legalize\_uip}{\sailRISCVvallegalizzeUip}{}%
  \ifstrequal{#1}{legalize\_ustatus}{\sailRISCVvallegalizzeUstatus}{}%
  \ifstrequal{#1}{legalize\_xepc}{\sailRISCVvallegalizzeXepc}{}%
  \ifstrequal{#1}{lift\_sie}{\sailRISCVvalliftSie}{}%
  \ifstrequal{#1}{lift\_sip}{\sailRISCVvalliftSip}{}%
  \ifstrequal{#1}{lift\_sstatus}{\sailRISCVvalliftSstatus}{}%
  \ifstrequal{#1}{lift\_uie}{\sailRISCVvalliftUie}{}%
  \ifstrequal{#1}{lift\_uip}{\sailRISCVvalliftUip}{}%
  \ifstrequal{#1}{lift\_ustatus}{\sailRISCVvalliftUstatus}{}%
  \ifstrequal{#1}{load\_reservation}{\sailRISCVvalloadReservation}{}%
  \ifstrequal{#1}{lookup\_TLB39}{\sailRISCVvallookupTLBThreeNine}{}%
  \ifstrequal{#1}{lookup\_TLB48}{\sailRISCVvallookupTLBFourEight}{}%
  \ifstrequal{#1}{loop}{\sailRISCVvalloop}{}%
  \ifstrequal{#1}{lower\_mie}{\sailRISCVvallowerMie}{}%
  \ifstrequal{#1}{lower\_mip}{\sailRISCVvallowerMip}{}%
  \ifstrequal{#1}{lower\_mstatus}{\sailRISCVvallowerMstatus}{}%
  \ifstrequal{#1}{lower\_sie}{\sailRISCVvallowerSie}{}%
  \ifstrequal{#1}{lower\_sip}{\sailRISCVvallowerSip}{}%
  \ifstrequal{#1}{lower\_sstatus}{\sailRISCVvallowerSstatus}{}%
  \ifstrequal{#1}{lrsc\_width\_str}{\sailRISCVvallrscWidthStr}{}%
  \ifstrequal{#1}{lt\_int}{\sailRISCVvalltInt}{}%
  \ifstrequal{#1}{lteq\_int}{\sailRISCVvallteqInt}{}%
  \ifstrequal{#1}{make\_TLB\_Entry}{\sailRISCVvalmakeTLBEntry}{}%
  \ifstrequal{#1}{match\_TLB\_Entry}{\sailRISCVvalmatchTLBEntry}{}%
  \ifstrequal{#1}{match\_reservation}{\sailRISCVvalmatchReservation}{}%
  \ifstrequal{#1}{max\_int}{\sailRISCVvalmaxInt}{}%
  \ifstrequal{#1}{maybe\_aq}{\sailRISCVvalmaybeAq}{}%
  \ifstrequal{#1}{maybe\_i}{\sailRISCVvalmaybeI}{}%
  \ifstrequal{#1}{maybe\_not\_u}{\sailRISCVvalmaybeNotU}{}%
  \ifstrequal{#1}{maybe\_rl}{\sailRISCVvalmaybeRl}{}%
  \ifstrequal{#1}{maybe\_u}{\sailRISCVvalmaybeU}{}%
  \ifstrequal{#1}{memBitsToCapability}{\sailRISCVvalmemBitsToCapability}{}%
  \ifstrequal{#1}{mem\_read}{\sailRISCVvalmemRead}{}%
  \ifstrequal{#1}{mem\_read\_cap}{\sailRISCVvalmemReadCap}{}%
  \ifstrequal{#1}{mem\_read\_meta}{\sailRISCVvalmemReadMeta}{}%
  \ifstrequal{#1}{mem\_write\_cap}{\sailRISCVvalmemWriteCap}{}%
  \ifstrequal{#1}{mem\_write\_ea}{\sailRISCVvalmemWriteEa}{}%
  \ifstrequal{#1}{mem\_write\_ea\_cap}{\sailRISCVvalmemWriteEaCap}{}%
  \ifstrequal{#1}{mem\_write\_value}{\sailRISCVvalmemWriteValue}{}%
  \ifstrequal{#1}{mem\_write\_value\_meta}{\sailRISCVvalmemWriteValueMeta}{}%
  \ifstrequal{#1}{min\_instruction\_bytes}{\sailRISCVvalminInstructionBytes}{}%
  \ifstrequal{#1}{min\_int}{\sailRISCVvalminInt}{}%
  \ifstrequal{#1}{mmio\_read}{\sailRISCVvalmmioRead}{}%
  \ifstrequal{#1}{mmio\_write}{\sailRISCVvalmmioWrite}{}%
  \ifstrequal{#1}{mul\_mnemonic}{\sailRISCVvalmulMnemonic}{}%
  \ifstrequal{#1}{mult\_atom}{\sailRISCVvalmultAtom}{}%
  \ifstrequal{#1}{mult\_int}{\sailRISCVvalmultInt}{}%
  \ifstrequal{#1}{n\_leading\_spaces}{\sailRISCVvalnLeadingSpaces}{}%
  \ifstrequal{#1}{nan\_box}{\sailRISCVvalnanBox}{}%
  \ifstrequal{#1}{nan\_unbox}{\sailRISCVvalnanUnbox}{}%
  \ifstrequal{#1}{negate\_D}{\sailRISCVvalnegateD}{}%
  \ifstrequal{#1}{negate\_S}{\sailRISCVvalnegateS}{}%
  \ifstrequal{#1}{negate\_atom}{\sailRISCVvalnegateAtom}{}%
  \ifstrequal{#1}{negate\_int}{\sailRISCVvalnegateInt}{}%
  \ifstrequal{#1}{neq\_anything}{\sailRISCVvalneqAnything}{}%
  \ifstrequal{#1}{neq\_bits}{\sailRISCVvalneqBits}{}%
  \ifstrequal{#1}{neq\_bool}{\sailRISCVvalneqBool}{}%
  \ifstrequal{#1}{neq\_int}{\sailRISCVvalneqInt}{}%
  \ifstrequal{#1}{neq\_vec}{\sailRISCVvalneqVec}{}%
  \ifstrequal{#1}{not}{\sailRISCVvalnot}{}%
  \ifstrequal{#1}{not\_bit}{\sailRISCVvalnotBit}{}%
  \ifstrequal{#1}{not\_bool}{\sailRISCVvalnotBool}{}%
  \ifstrequal{#1}{not\_implemented}{\sailRISCVvalnotImplemented}{}%
  \ifstrequal{#1}{not\_vec}{\sailRISCVvalnotVec}{}%
  \ifstrequal{#1}{num\_of\_Architecture}{\sailRISCVvalnumOfArchitecture}{}%
  \ifstrequal{#1}{num\_of\_CPtrCmpOp}{\sailRISCVvalnumOfCPtrCmpOp}{}%
  \ifstrequal{#1}{num\_of\_CapEx}{\sailRISCVvalnumOfCapEx}{}%
  \ifstrequal{#1}{num\_of\_ClearRegSet}{\sailRISCVvalnumOfClearRegSet}{}%
  \ifstrequal{#1}{num\_of\_ExceptionType}{\sailRISCVvalnumOfExceptionType}{}%
  \ifstrequal{#1}{num\_of\_ExtStatus}{\sailRISCVvalnumOfExtStatus}{}%
  \ifstrequal{#1}{num\_of\_InterruptType}{\sailRISCVvalnumOfInterruptType}{}%
  \ifstrequal{#1}{num\_of\_PmpAddrMatchType}{\sailRISCVvalnumOfPmpAddrMatchType}{}%
  \ifstrequal{#1}{num\_of\_Privilege}{\sailRISCVvalnumOfPrivilege}{}%
  \ifstrequal{#1}{num\_of\_Retired}{\sailRISCVvalnumOfRetired}{}%
  \ifstrequal{#1}{num\_of\_SATPMode}{\sailRISCVvalnumOfSATPMode}{}%
  \ifstrequal{#1}{num\_of\_TrapVectorMode}{\sailRISCVvalnumOfTrapVectorMode}{}%
  \ifstrequal{#1}{num\_of\_a64\_barrier\_domain}{\sailRISCVvalnumOfASixFourBarrierDomain}{}%
  \ifstrequal{#1}{num\_of\_a64\_barrier\_type}{\sailRISCVvalnumOfASixFourBarrierType}{}%
  \ifstrequal{#1}{num\_of\_amoop}{\sailRISCVvalnumOfAmoop}{}%
  \ifstrequal{#1}{num\_of\_bop}{\sailRISCVvalnumOfBop}{}%
  \ifstrequal{#1}{num\_of\_cache\_op\_kind}{\sailRISCVvalnumOfCacheOpKind}{}%
  \ifstrequal{#1}{num\_of\_csrop}{\sailRISCVvalnumOfCsrop}{}%
  \ifstrequal{#1}{num\_of\_ext\_access\_type}{\sailRISCVvalnumOfExtAccessType}{}%
  \ifstrequal{#1}{num\_of\_ext\_exc\_type}{\sailRISCVvalnumOfExtExcType}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_error}{\sailRISCVvalnumOfExtPtwError}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_fail}{\sailRISCVvalnumOfExtPtwFail}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_lc}{\sailRISCVvalnumOfExtPtwLc}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_sc}{\sailRISCVvalnumOfExtPtwSc}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_op\_D}{\sailRISCVvalnumOfFBinOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_op\_S}{\sailRISCVvalnumOfFBinOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_rm\_op\_D}{\sailRISCVvalnumOfFBinRmOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_rm\_op\_S}{\sailRISCVvalnumOfFBinRmOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_madd\_op\_D}{\sailRISCVvalnumOfFMaddOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_madd\_op\_S}{\sailRISCVvalnumOfFMaddOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_op\_D}{\sailRISCVvalnumOfFUnOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_op\_S}{\sailRISCVvalnumOfFUnOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_rm\_op\_D}{\sailRISCVvalnumOfFUnRmOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_rm\_op\_S}{\sailRISCVvalnumOfFUnRmOpS}{}%
  \ifstrequal{#1}{num\_of\_iop}{\sailRISCVvalnumOfIop}{}%
  \ifstrequal{#1}{num\_of\_pmpAddrMatch}{\sailRISCVvalnumOfPmpAddrMatch}{}%
  \ifstrequal{#1}{num\_of\_pmpMatch}{\sailRISCVvalnumOfPmpMatch}{}%
  \ifstrequal{#1}{num\_of\_read\_kind}{\sailRISCVvalnumOfReadKind}{}%
  \ifstrequal{#1}{num\_of\_rop}{\sailRISCVvalnumOfRop}{}%
  \ifstrequal{#1}{num\_of\_ropw}{\sailRISCVvalnumOfRopw}{}%
  \ifstrequal{#1}{num\_of\_rounding\_mode}{\sailRISCVvalnumOfRoundingMode}{}%
  \ifstrequal{#1}{num\_of\_sop}{\sailRISCVvalnumOfSop}{}%
  \ifstrequal{#1}{num\_of\_sopw}{\sailRISCVvalnumOfSopw}{}%
  \ifstrequal{#1}{num\_of\_trans\_kind}{\sailRISCVvalnumOfTransKind}{}%
  \ifstrequal{#1}{num\_of\_uop}{\sailRISCVvalnumOfUop}{}%
  \ifstrequal{#1}{num\_of\_word\_width}{\sailRISCVvalnumOfWordWidth}{}%
  \ifstrequal{#1}{num\_of\_write\_kind}{\sailRISCVvalnumOfWriteKind}{}%
  \ifstrequal{#1}{nvFlag}{\sailRISCVvalnvFlag}{}%
  \ifstrequal{#1}{nxFlag}{\sailRISCVvalnxFlag}{}%
  \ifstrequal{#1}{ofFlag}{\sailRISCVvalofFlag}{}%
  \ifstrequal{#1}{ones}{\sailRISCVvalones}{}%
  \ifstrequal{#1}{opt\_spc}{\sailRISCVvaloptSpc}{}%
  \ifstrequal{#1}{opt\_spc\_backwards}{\sailRISCVvaloptSpcBackwards}{}%
  \ifstrequal{#1}{opt\_spc\_forwards}{\sailRISCVvaloptSpcForwards}{}%
  \ifstrequal{#1}{opt\_spc\_matches\_prefix}{\sailRISCVvaloptSpcMatchesPrefix}{}%
  \ifstrequal{#1}{or\_bool}{\sailRISCVvalorBool}{}%
  \ifstrequal{#1}{or\_vec}{\sailRISCVvalorVec}{}%
  \ifstrequal{#1}{pc\_alignment\_mask}{\sailRISCVvalpcAlignmentMask}{}%
  \ifstrequal{#1}{pcc\_access\_system\_regs}{\sailRISCVvalpccAccessSystemRegs}{}%
  \ifstrequal{#1}{phys\_mem\_read}{\sailRISCVvalphysMemRead}{}%
  \ifstrequal{#1}{phys\_mem\_segments}{\sailRISCVvalphysMemSegments}{}%
  \ifstrequal{#1}{phys\_mem\_write}{\sailRISCVvalphysMemWrite}{}%
  \ifstrequal{#1}{plain\_vector\_access}{\sailRISCVvalplainVectorAccess}{}%
  \ifstrequal{#1}{plain\_vector\_update}{\sailRISCVvalplainVectorUpdate}{}%
  \ifstrequal{#1}{plat\_clint\_base}{\sailRISCVvalplatClintBase}{}%
  \ifstrequal{#1}{plat\_clint\_size}{\sailRISCVvalplatClintSizze}{}%
  \ifstrequal{#1}{plat\_enable\_dirty\_update}{\sailRISCVvalplatEnableDirtyUpdate}{}%
  \ifstrequal{#1}{plat\_enable\_misaligned\_access}{\sailRISCVvalplatEnableMisalignedAccess}{}%
  \ifstrequal{#1}{plat\_enable\_pmp}{\sailRISCVvalplatEnablePmp}{}%
  \ifstrequal{#1}{plat\_htif\_tohost}{\sailRISCVvalplatHtifTohost}{}%
  \ifstrequal{#1}{plat\_insns\_per\_tick}{\sailRISCVvalplatInsnsPerTick}{}%
  \ifstrequal{#1}{plat\_mtval\_has\_illegal\_inst\_bits}{\sailRISCVvalplatMtvalHasIllegalInstBits}{}%
  \ifstrequal{#1}{plat\_ram\_base}{\sailRISCVvalplatRamBase}{}%
  \ifstrequal{#1}{plat\_ram\_size}{\sailRISCVvalplatRamSizze}{}%
  \ifstrequal{#1}{plat\_rom\_base}{\sailRISCVvalplatRomBase}{}%
  \ifstrequal{#1}{plat\_rom\_size}{\sailRISCVvalplatRomSizze}{}%
  \ifstrequal{#1}{plat\_term\_read}{\sailRISCVvalplatTermRead}{}%
  \ifstrequal{#1}{plat\_term\_write}{\sailRISCVvalplatTermWrite}{}%
  \ifstrequal{#1}{platform\_wfi}{\sailRISCVvalplatformWfi}{}%
  \ifstrequal{#1}{pmpAddrMatchType\_of\_bits}{\sailRISCVvalpmpAddrMatchTypeOfBits}{}%
  \ifstrequal{#1}{pmpAddrMatchType\_to\_bits}{\sailRISCVvalpmpAddrMatchTypeToBits}{}%
  \ifstrequal{#1}{pmpAddrMatch\_of\_num}{\sailRISCVvalpmpAddrMatchOfNum}{}%
  \ifstrequal{#1}{pmpAddrRange}{\sailRISCVvalpmpAddrRangeA}{}%
  \ifstrequal{#1}{pmpCheck}{\sailRISCVvalpmpCheck}{}%
  \ifstrequal{#1}{pmpCheckPerms}{\sailRISCVvalpmpCheckPerms}{}%
  \ifstrequal{#1}{pmpCheckRWX}{\sailRISCVvalpmpCheckRWX}{}%
  \ifstrequal{#1}{pmpLocked}{\sailRISCVvalpmpLocked}{}%
  \ifstrequal{#1}{pmpMatchAddr}{\sailRISCVvalpmpMatchAddr}{}%
  \ifstrequal{#1}{pmpMatchEntry}{\sailRISCVvalpmpMatchEntry}{}%
  \ifstrequal{#1}{pmpMatch\_of\_num}{\sailRISCVvalpmpMatchOfNum}{}%
  \ifstrequal{#1}{pmpReadCfgReg}{\sailRISCVvalpmpReadCfgReg}{}%
  \ifstrequal{#1}{pmpTORLocked}{\sailRISCVvalpmpTORLocked}{}%
  \ifstrequal{#1}{pmpWriteAddr}{\sailRISCVvalpmpWriteAddr}{}%
  \ifstrequal{#1}{pmpWriteCfg}{\sailRISCVvalpmpWriteCfg}{}%
  \ifstrequal{#1}{pmpWriteCfgReg}{\sailRISCVvalpmpWriteCfgReg}{}%
  \ifstrequal{#1}{pmp\_mem\_read}{\sailRISCVvalpmpMemRead}{}%
  \ifstrequal{#1}{pmp\_mem\_write}{\sailRISCVvalpmpMemWrite}{}%
  \ifstrequal{#1}{pow2}{\sailRISCVvalpowTwo}{}%
  \ifstrequal{#1}{prepare\_trap\_vector}{\sailRISCVvalprepareTrapVector}{}%
  \ifstrequal{#1}{prepare\_xret\_target}{\sailRISCVvalprepareXretTarget}{}%
  \ifstrequal{#1}{prerr\_bits}{\sailRISCVvalprerrBits}{}%
  \ifstrequal{#1}{prerr\_endline}{\sailRISCVvalprerrEndline}{}%
  \ifstrequal{#1}{prerr\_int}{\sailRISCVvalprerrInt}{}%
  \ifstrequal{#1}{print}{\sailRISCVvalprint}{}%
  \ifstrequal{#1}{print\_bits}{\sailRISCVvalprintBits}{}%
  \ifstrequal{#1}{print\_endline}{\sailRISCVvalprintEndline}{}%
  \ifstrequal{#1}{print\_insn}{\sailRISCVvalprintInsn}{}%
  \ifstrequal{#1}{print\_instr}{\sailRISCVvalprintInstr}{}%
  \ifstrequal{#1}{print\_int}{\sailRISCVvalprintInt}{}%
  \ifstrequal{#1}{print\_mem}{\sailRISCVvalprintMem}{}%
  \ifstrequal{#1}{print\_platform}{\sailRISCVvalprintPlatform}{}%
  \ifstrequal{#1}{print\_reg}{\sailRISCVvalprintReg}{}%
  \ifstrequal{#1}{print\_string}{\sailRISCVvalprintString}{}%
  \ifstrequal{#1}{privLevel\_of\_bits}{\sailRISCVvalprivLevelOfBits}{}%
  \ifstrequal{#1}{privLevel\_to\_bits}{\sailRISCVvalprivLevelToBits}{}%
  \ifstrequal{#1}{privLevel\_to\_str}{\sailRISCVvalprivLevelToStr}{}%
  \ifstrequal{#1}{processPending}{\sailRISCVvalprocessPending}{}%
  \ifstrequal{#1}{process\_fload32}{\sailRISCVvalprocessFloadThreeTwo}{}%
  \ifstrequal{#1}{process\_fload64}{\sailRISCVvalprocessFloadSixFour}{}%
  \ifstrequal{#1}{process\_fstore}{\sailRISCVvalprocessFstore}{}%
  \ifstrequal{#1}{process\_load}{\sailRISCVvalprocessLoad}{}%
  \ifstrequal{#1}{process\_loadres}{\sailRISCVvalprocessLoadres}{}%
  \ifstrequal{#1}{ptw\_error\_to\_str}{\sailRISCVvalptwErrorToStr}{}%
  \ifstrequal{#1}{quot\_round\_zero}{\sailRISCVvalquotRoundZero}{}%
  \ifstrequal{#1}{rC}{\sailRISCVvalrC}{}%
  \ifstrequal{#1}{rC\_bits}{\sailRISCVvalrCBits}{}%
  \ifstrequal{#1}{rF}{\sailRISCVvalrF}{}%
  \ifstrequal{#1}{rF\_bits}{\sailRISCVvalrFBits}{}%
  \ifstrequal{#1}{rX}{\sailRISCVvalrX}{}%
  \ifstrequal{#1}{rX\_bits}{\sailRISCVvalrXBits}{}%
  \ifstrequal{#1}{readCSR}{\sailRISCVvalreadCSR}{}%
  \ifstrequal{#1}{read\_kind\_of\_flags}{\sailRISCVvalreadKindOfFlags}{}%
  \ifstrequal{#1}{read\_kind\_of\_num}{\sailRISCVvalreadKindOfNum}{}%
  \ifstrequal{#1}{read\_ram}{\sailRISCVvalreadRam}{}%
  \ifstrequal{#1}{reg\_deref}{\sailRISCVvalregDeref}{}%
  \ifstrequal{#1}{reg\_name}{\sailRISCVvalregName}{}%
  \ifstrequal{#1}{reg\_name\_abi}{\sailRISCVvalregNameAbi}{}%
  \ifstrequal{#1}{regidx\_to\_regno}{\sailRISCVvalregidxToRegno}{}%
  \ifstrequal{#1}{regval\_from\_reg}{\sailRISCVvalregvalFromReg}{}%
  \ifstrequal{#1}{regval\_into\_reg}{\sailRISCVvalregvalIntoReg}{}%
  \ifstrequal{#1}{rem\_round\_zero}{\sailRISCVvalremRoundZero}{}%
  \ifstrequal{#1}{replicate\_bits}{\sailRISCVvalreplicateBits}{}%
  \ifstrequal{#1}{retire\_instruction}{\sailRISCVvalretireInstruction}{}%
  \ifstrequal{#1}{riscv\_f32Add}{\sailRISCVvalriscvFThreeTwoAdd}{}%
  \ifstrequal{#1}{riscv\_f32Div}{\sailRISCVvalriscvFThreeTwoDiv}{}%
  \ifstrequal{#1}{riscv\_f32Eq}{\sailRISCVvalriscvFThreeTwoEq}{}%
  \ifstrequal{#1}{riscv\_f32Le}{\sailRISCVvalriscvFThreeTwoLe}{}%
  \ifstrequal{#1}{riscv\_f32Lt}{\sailRISCVvalriscvFThreeTwoLt}{}%
  \ifstrequal{#1}{riscv\_f32Mul}{\sailRISCVvalriscvFThreeTwoMul}{}%
  \ifstrequal{#1}{riscv\_f32MulAdd}{\sailRISCVvalriscvFThreeTwoMulAdd}{}%
  \ifstrequal{#1}{riscv\_f32Sqrt}{\sailRISCVvalriscvFThreeTwoSqrt}{}%
  \ifstrequal{#1}{riscv\_f32Sub}{\sailRISCVvalriscvFThreeTwoSub}{}%
  \ifstrequal{#1}{riscv\_f32ToF64}{\sailRISCVvalriscvFThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{riscv\_f32ToI32}{\sailRISCVvalriscvFThreeTwoToIThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f32ToI64}{\sailRISCVvalriscvFThreeTwoToISixFour}{}%
  \ifstrequal{#1}{riscv\_f32ToUi32}{\sailRISCVvalriscvFThreeTwoToUiThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f32ToUi64}{\sailRISCVvalriscvFThreeTwoToUiSixFour}{}%
  \ifstrequal{#1}{riscv\_f64Add}{\sailRISCVvalriscvFSixFourAdd}{}%
  \ifstrequal{#1}{riscv\_f64Div}{\sailRISCVvalriscvFSixFourDiv}{}%
  \ifstrequal{#1}{riscv\_f64Eq}{\sailRISCVvalriscvFSixFourEq}{}%
  \ifstrequal{#1}{riscv\_f64Le}{\sailRISCVvalriscvFSixFourLe}{}%
  \ifstrequal{#1}{riscv\_f64Lt}{\sailRISCVvalriscvFSixFourLt}{}%
  \ifstrequal{#1}{riscv\_f64Mul}{\sailRISCVvalriscvFSixFourMul}{}%
  \ifstrequal{#1}{riscv\_f64MulAdd}{\sailRISCVvalriscvFSixFourMulAdd}{}%
  \ifstrequal{#1}{riscv\_f64Sqrt}{\sailRISCVvalriscvFSixFourSqrt}{}%
  \ifstrequal{#1}{riscv\_f64Sub}{\sailRISCVvalriscvFSixFourSub}{}%
  \ifstrequal{#1}{riscv\_f64ToF32}{\sailRISCVvalriscvFSixFourToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f64ToI32}{\sailRISCVvalriscvFSixFourToIThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f64ToI64}{\sailRISCVvalriscvFSixFourToISixFour}{}%
  \ifstrequal{#1}{riscv\_f64ToUi32}{\sailRISCVvalriscvFSixFourToUiThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f64ToUi64}{\sailRISCVvalriscvFSixFourToUiSixFour}{}%
  \ifstrequal{#1}{riscv\_i32ToF32}{\sailRISCVvalriscvIThreeTwoToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_i32ToF64}{\sailRISCVvalriscvIThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{riscv\_i64ToF32}{\sailRISCVvalriscvISixFourToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_i64ToF64}{\sailRISCVvalriscvISixFourToFSixFour}{}%
  \ifstrequal{#1}{riscv\_ui32ToF32}{\sailRISCVvalriscvUiThreeTwoToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_ui32ToF64}{\sailRISCVvalriscvUiThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{riscv\_ui64ToF32}{\sailRISCVvalriscvUiSixFourToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_ui64ToF64}{\sailRISCVvalriscvUiSixFourToFSixFour}{}%
  \ifstrequal{#1}{rop\_of\_num}{\sailRISCVvalropOfNum}{}%
  \ifstrequal{#1}{ropw\_of\_num}{\sailRISCVvalropwOfNum}{}%
  \ifstrequal{#1}{rounding\_mode\_of\_num}{\sailRISCVvalroundingModeOfNum}{}%
  \ifstrequal{#1}{rtype\_mnemonic}{\sailRISCVvalrtypeMnemonic}{}%
  \ifstrequal{#1}{rtypew\_mnemonic}{\sailRISCVvalrtypewMnemonic}{}%
  \ifstrequal{#1}{rvfi\_read}{\sailRISCVvalrvfiRead}{}%
  \ifstrequal{#1}{rvfi\_trap}{\sailRISCVvalrvfiTrap}{}%
  \ifstrequal{#1}{rvfi\_wX}{\sailRISCVvalrvfiWX}{}%
  \ifstrequal{#1}{rvfi\_write}{\sailRISCVvalrvfiWrite}{}%
  \ifstrequal{#1}{sail\_arith\_shiftright}{\sailRISCVvalsailArithShiftright}{}%
  \ifstrequal{#1}{sail\_mask}{\sailRISCVvalsailMask}{}%
  \ifstrequal{#1}{sail\_ones}{\sailRISCVvalsailOnes}{}%
  \ifstrequal{#1}{sail\_shiftleft}{\sailRISCVvalsailShiftleft}{}%
  \ifstrequal{#1}{sail\_shiftright}{\sailRISCVvalsailShiftright}{}%
  \ifstrequal{#1}{sail\_sign\_extend}{\sailRISCVvalsailSignExtend}{}%
  \ifstrequal{#1}{sail\_zero\_extend}{\sailRISCVvalsailZeroExtend}{}%
  \ifstrequal{#1}{sail\_zeros}{\sailRISCVvalsailZeros}{}%
  \ifstrequal{#1}{satp64Mode\_of\_bits}{\sailRISCVvalsatpSixFourModeOfBits}{}%
  \ifstrequal{#1}{scr\_name}{\sailRISCVvalscrName}{}%
  \ifstrequal{#1}{scr\_name\_map}{\sailRISCVvalscrNameMap}{}%
  \ifstrequal{#1}{sealCap}{\sailRISCVvalsealCap}{}%
  \ifstrequal{#1}{select\_instr\_or\_fcsr\_rm}{\sailRISCVvalselectInstrOrFcsrRm}{}%
  \ifstrequal{#1}{sep}{\sailRISCVvalsep}{}%
  \ifstrequal{#1}{setCapAddr}{\sailRISCVvalsetCapAddr}{}%
  \ifstrequal{#1}{setCapBounds}{\sailRISCVvalsetCapBounds}{}%
  \ifstrequal{#1}{setCapFlags}{\sailRISCVvalsetCapFlags}{}%
  \ifstrequal{#1}{setCapOffset}{\sailRISCVvalsetCapOffset}{}%
  \ifstrequal{#1}{setCapOffsetOrNull}{\sailRISCVvalsetCapOffsetOrNull}{}%
  \ifstrequal{#1}{setCapPerms}{\sailRISCVvalsetCapPerms}{}%
  \ifstrequal{#1}{set\_mstatus\_SXL}{\sailRISCVvalsetMstatusSXL}{}%
  \ifstrequal{#1}{set\_mstatus\_UXL}{\sailRISCVvalsetMstatusUXL}{}%
  \ifstrequal{#1}{set\_mtvec}{\sailRISCVvalsetMtvec}{}%
  \ifstrequal{#1}{set\_next\_pc}{\sailRISCVvalsetNextPc}{}%
  \ifstrequal{#1}{set\_slice\_bits}{\sailRISCVvalsetSliceBits}{}%
  \ifstrequal{#1}{set\_slice\_int}{\sailRISCVvalsetSliceInt}{}%
  \ifstrequal{#1}{set\_sstatus\_UXL}{\sailRISCVvalsetSstatusUXL}{}%
  \ifstrequal{#1}{set\_stvec}{\sailRISCVvalsetStvec}{}%
  \ifstrequal{#1}{set\_utvec}{\sailRISCVvalsetUtvec}{}%
  \ifstrequal{#1}{set\_xret\_target}{\sailRISCVvalsetXretTarget}{}%
  \ifstrequal{#1}{shift\_bits\_left}{\sailRISCVvalshiftBitsLeft}{}%
  \ifstrequal{#1}{shift\_bits\_right}{\sailRISCVvalshiftBitsRight}{}%
  \ifstrequal{#1}{shift\_right\_arith32}{\sailRISCVvalshiftRightArithThreeTwo}{}%
  \ifstrequal{#1}{shift\_right\_arith64}{\sailRISCVvalshiftRightArithSixFour}{}%
  \ifstrequal{#1}{shiftiop\_mnemonic}{\sailRISCVvalshiftiopMnemonic}{}%
  \ifstrequal{#1}{shiftiwop\_mnemonic}{\sailRISCVvalshiftiwopMnemonic}{}%
  \ifstrequal{#1}{shiftl}{\sailRISCVvalshiftl}{}%
  \ifstrequal{#1}{shiftr}{\sailRISCVvalshiftr}{}%
  \ifstrequal{#1}{shiftw\_mnemonic}{\sailRISCVvalshiftwMnemonic}{}%
  \ifstrequal{#1}{signed}{\sailRISCVvalsigned}{}%
  \ifstrequal{#1}{size\_bits}{\sailRISCVvalsizzeBits}{}%
  \ifstrequal{#1}{size\_mnemonic}{\sailRISCVvalsizzeMnemonic}{}%
  \ifstrequal{#1}{slice}{\sailRISCVvalslice}{}%
  \ifstrequal{#1}{slice\_mask}{\sailRISCVvalsliceMask}{}%
  \ifstrequal{#1}{sop\_of\_num}{\sailRISCVvalsopOfNum}{}%
  \ifstrequal{#1}{sopw\_of\_num}{\sailRISCVvalsopwOfNum}{}%
  \ifstrequal{#1}{spc}{\sailRISCVvalspc}{}%
  \ifstrequal{#1}{spc\_backwards}{\sailRISCVvalspcBackwards}{}%
  \ifstrequal{#1}{spc\_forwards}{\sailRISCVvalspcForwards}{}%
  \ifstrequal{#1}{spc\_matches\_prefix}{\sailRISCVvalspcMatchesPrefix}{}%
  \ifstrequal{#1}{speculate\_conditional}{\sailRISCVvalspeculateConditional}{}%
  \ifstrequal{#1}{step}{\sailRISCVvalstep}{}%
  \ifstrequal{#1}{string\_append}{\sailRISCVvalstringAppend}{}%
  \ifstrequal{#1}{string\_drop}{\sailRISCVvalstringDrop}{}%
  \ifstrequal{#1}{string\_length}{\sailRISCVvalstringLength}{}%
  \ifstrequal{#1}{string\_of\_bit}{\sailRISCVvalstringOfBit}{}%
  \ifstrequal{#1}{string\_of\_bits}{\sailRISCVvalstringOfBits}{}%
  \ifstrequal{#1}{string\_of\_capex}{\sailRISCVvalstringOfCapex}{}%
  \ifstrequal{#1}{string\_of\_int}{\sailRISCVvalstringOfInt}{}%
  \ifstrequal{#1}{string\_startswith}{\sailRISCVvalstringStartswith}{}%
  \ifstrequal{#1}{string\_take}{\sailRISCVvalstringTake}{}%
  \ifstrequal{#1}{sub\_atom}{\sailRISCVvalsubAtom}{}%
  \ifstrequal{#1}{sub\_bits}{\sailRISCVvalsubBits}{}%
  \ifstrequal{#1}{sub\_int}{\sailRISCVvalsubInt}{}%
  \ifstrequal{#1}{sub\_nat}{\sailRISCVvalsubNat}{}%
  \ifstrequal{#1}{sub\_vec}{\sailRISCVvalsubVec}{}%
  \ifstrequal{#1}{sub\_vec\_int}{\sailRISCVvalsubVecInt}{}%
  \ifstrequal{#1}{subrange\_bits}{\sailRISCVvalsubrangeBits}{}%
  \ifstrequal{#1}{sys\_enable\_fdext}{\sailRISCVvalsysEnableFdext}{}%
  \ifstrequal{#1}{sys\_enable\_rvc}{\sailRISCVvalsysEnableRvc}{}%
  \ifstrequal{#1}{sys\_enable\_writable\_misa}{\sailRISCVvalsysEnableWritableMisa}{}%
  \ifstrequal{#1}{tag\_addr\_to\_addr}{\sailRISCVvaltagAddrToAddr}{}%
  \ifstrequal{#1}{tdiv\_int}{\sailRISCVvaltdivInt}{}%
  \ifstrequal{#1}{tick\_clock}{\sailRISCVvaltickClock}{}%
  \ifstrequal{#1}{tick\_pc}{\sailRISCVvaltickPc}{}%
  \ifstrequal{#1}{tick\_platform}{\sailRISCVvaltickPlatform}{}%
  \ifstrequal{#1}{to\_bits}{\sailRISCVvaltoBits}{}%
  \ifstrequal{#1}{trans\_kind\_of\_num}{\sailRISCVvaltransKindOfNum}{}%
  \ifstrequal{#1}{translate39}{\sailRISCVvaltranslateThreeNine}{}%
  \ifstrequal{#1}{translate48}{\sailRISCVvaltranslateFourEight}{}%
  \ifstrequal{#1}{translateAddr}{\sailRISCVvaltranslateAddr}{}%
  \ifstrequal{#1}{translationException}{\sailRISCVvaltranslationException}{}%
  \ifstrequal{#1}{translationMode}{\sailRISCVvaltranslationMode}{}%
  \ifstrequal{#1}{trapVectorMode\_of\_bits}{\sailRISCVvaltrapVectorModeOfBits}{}%
  \ifstrequal{#1}{trap\_handler}{\sailRISCVvaltrapHandler}{}%
  \ifstrequal{#1}{truncate}{\sailRISCVvaltruncate}{}%
  \ifstrequal{#1}{truncateLSB}{\sailRISCVvaltruncateLSB}{}%
  \ifstrequal{#1}{tval}{\sailRISCVvaltval}{}%
  \ifstrequal{#1}{tvec\_addr}{\sailRISCVvaltvecAddr}{}%
  \ifstrequal{#1}{ufFlag}{\sailRISCVvalufFlag}{}%
  \ifstrequal{#1}{unsealCap}{\sailRISCVvalunsealCap}{}%
  \ifstrequal{#1}{unsigned}{\sailRISCVvalunsigned}{}%
  \ifstrequal{#1}{uop\_of\_num}{\sailRISCVvaluopOfNum}{}%
  \ifstrequal{#1}{update\_PTE\_Bits}{\sailRISCVvalupdatePTEBits}{}%
  \ifstrequal{#1}{update\_softfloat\_fflags}{\sailRISCVvalupdateSoftfloatFflags}{}%
  \ifstrequal{#1}{update\_subrange}{\sailRISCVvalupdateSubrange}{}%
  \ifstrequal{#1}{update\_subrange\_bits}{\sailRISCVvalupdateSubrangeBits}{}%
  \ifstrequal{#1}{utype\_mnemonic}{\sailRISCVvalutypeMnemonic}{}%
  \ifstrequal{#1}{vector\_concat}{\sailRISCVvalvectorConcat}{}%
  \ifstrequal{#1}{vector\_length}{\sailRISCVvalvectorLength}{}%
  \ifstrequal{#1}{wC}{\sailRISCVvalwC}{}%
  \ifstrequal{#1}{wC\_bits}{\sailRISCVvalwCBits}{}%
  \ifstrequal{#1}{wF}{\sailRISCVvalwF}{}%
  \ifstrequal{#1}{wF\_bits}{\sailRISCVvalwFBits}{}%
  \ifstrequal{#1}{wX}{\sailRISCVvalwX}{}%
  \ifstrequal{#1}{wX\_bits}{\sailRISCVvalwXBits}{}%
  \ifstrequal{#1}{walk39}{\sailRISCVvalwalkThreeNine}{}%
  \ifstrequal{#1}{walk48}{\sailRISCVvalwalkFourEight}{}%
  \ifstrequal{#1}{within\_clint}{\sailRISCVvalwithinClint}{}%
  \ifstrequal{#1}{within\_htif\_readable}{\sailRISCVvalwithinHtifReadable}{}%
  \ifstrequal{#1}{within\_htif\_writable}{\sailRISCVvalwithinHtifWritable}{}%
  \ifstrequal{#1}{within\_mmio\_readable}{\sailRISCVvalwithinMmioReadable}{}%
  \ifstrequal{#1}{within\_mmio\_writable}{\sailRISCVvalwithinMmioWritable}{}%
  \ifstrequal{#1}{within\_phys\_mem}{\sailRISCVvalwithinPhysMem}{}%
  \ifstrequal{#1}{word\_width\_bytes}{\sailRISCVvalwordWidthBytes}{}%
  \ifstrequal{#1}{word\_width\_of\_num}{\sailRISCVvalwordWidthOfNum}{}%
  \ifstrequal{#1}{writeCSR}{\sailRISCVvalwriteCSR}{}%
  \ifstrequal{#1}{write\_TLB39}{\sailRISCVvalwriteTLBThreeNine}{}%
  \ifstrequal{#1}{write\_TLB48}{\sailRISCVvalwriteTLBFourEight}{}%
  \ifstrequal{#1}{write\_fflags}{\sailRISCVvalwriteFflags}{}%
  \ifstrequal{#1}{write\_kind\_of\_num}{\sailRISCVvalwriteKindOfNum}{}%
  \ifstrequal{#1}{write\_ram}{\sailRISCVvalwriteRam}{}%
  \ifstrequal{#1}{write\_ram\_ea}{\sailRISCVvalwriteRamEa}{}%
  \ifstrequal{#1}{xor\_vec}{\sailRISCVvalxorVec}{}%
  \ifstrequal{#1}{zeros\_implicit}{\sailRISCVvalzzerosImplicit}{}%
  \ifstrequal{#1}{(operator $>$=\_u)}{\sailRISCVvalzEightoperatorzZerozIzJUzNine}{}%
  \ifstrequal{#1}{(operator $>$\_s)}{\sailRISCVvalzEightoperatorzZerozISzNine}{}%
  \ifstrequal{#1}{(operator $>$\_u)}{\sailRISCVvalzEightoperatorzZerozIUzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_s)}{\sailRISCVvalzEightoperatorzZerozKzJSzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_u)}{\sailRISCVvalzEightoperatorzZerozKzJUzNine}{}}

\newcommand{\sailRISCVrefval}[2]{
  \ifstrequal{#1}{Architecture_of_num}{\hyperref[sailRISCVzArchitecturezyofzynum]{#2}}{}%
  \ifstrequal{#1}{CPtrCmpOp_of_num}{\hyperref[sailRISCVzCPtrCmpOpzyofzynum]{#2}}{}%
  \ifstrequal{#1}{CapExCode}{\hyperref[sailRISCVzCapExCode]{#2}}{}%
  \ifstrequal{#1}{CapEx_of_num}{\hyperref[sailRISCVzCapExzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ClearRegSet_of_num}{\hyperref[sailRISCVzClearRegSetzyofzynum]{#2}}{}%
  \ifstrequal{#1}{EXTS}{\hyperref[sailRISCVzEXTS]{#2}}{}%
  \ifstrequal{#1}{EXTZ}{\hyperref[sailRISCVzEXTZ]{#2}}{}%
  \ifstrequal{#1}{ExtStatus_of_num}{\hyperref[sailRISCVzExtStatuszyofzynum]{#2}}{}%
  \ifstrequal{#1}{FRegStr}{\hyperref[sailRISCVzFRegStr]{#2}}{}%
  \ifstrequal{#1}{GPRstr}{\hyperref[sailRISCVzGPRstr]{#2}}{}%
  \ifstrequal{#1}{InterruptType_of_num}{\hyperref[sailRISCVzInterruptTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{MAX}{\hyperref[sailRISCVzMAX]{#2}}{}%
  \ifstrequal{#1}{MEMr_tag}{\hyperref[sailRISCVzMEMrzytag]{#2}}{}%
  \ifstrequal{#1}{MEMw_tag}{\hyperref[sailRISCVzMEMwzytag]{#2}}{}%
  \ifstrequal{#1}{MemoryOpResult_add_meta}{\hyperref[sailRISCVzMemoryOpResultzyaddzymeta]{#2}}{}%
  \ifstrequal{#1}{MemoryOpResult_drop_meta}{\hyperref[sailRISCVzMemoryOpResultzydropzymeta]{#2}}{}%
  \ifstrequal{#1}{Mk_Counteren}{\hyperref[sailRISCVzMkzyCounteren]{#2}}{}%
  \ifstrequal{#1}{Mk_Counterin}{\hyperref[sailRISCVzMkzyCounterin]{#2}}{}%
  \ifstrequal{#1}{Mk_Ext_PTE_Bits}{\hyperref[sailRISCVzMkzyExtzyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{Mk_Fcsr}{\hyperref[sailRISCVzMkzyFcsr]{#2}}{}%
  \ifstrequal{#1}{Mk_Mcause}{\hyperref[sailRISCVzMkzyMcause]{#2}}{}%
  \ifstrequal{#1}{Mk_Medeleg}{\hyperref[sailRISCVzMkzyMedeleg]{#2}}{}%
  \ifstrequal{#1}{Mk_Minterrupts}{\hyperref[sailRISCVzMkzyMinterrupts]{#2}}{}%
  \ifstrequal{#1}{Mk_Misa}{\hyperref[sailRISCVzMkzyMisa]{#2}}{}%
  \ifstrequal{#1}{Mk_Mstatus}{\hyperref[sailRISCVzMkzyMstatus]{#2}}{}%
  \ifstrequal{#1}{Mk_Mtvec}{\hyperref[sailRISCVzMkzyMtvec]{#2}}{}%
  \ifstrequal{#1}{Mk_PTE_Bits}{\hyperref[sailRISCVzMkzyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{Mk_Pmpcfg_ent}{\hyperref[sailRISCVzMkzyPmpcfgzyent]{#2}}{}%
  \ifstrequal{#1}{Mk_SV32_PTE}{\hyperref[sailRISCVzMkzySV32zyPTE]{#2}}{}%
  \ifstrequal{#1}{Mk_SV32_Paddr}{\hyperref[sailRISCVzMkzySV32zyPaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV32_Vaddr}{\hyperref[sailRISCVzMkzySV32zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV39_PTE}{\hyperref[sailRISCVzMkzySV39zyPTE]{#2}}{}%
  \ifstrequal{#1}{Mk_SV39_Paddr}{\hyperref[sailRISCVzMkzySV39zyPaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV39_Vaddr}{\hyperref[sailRISCVzMkzySV39zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV48_PTE}{\hyperref[sailRISCVzMkzySV48zyPTE]{#2}}{}%
  \ifstrequal{#1}{Mk_SV48_Paddr}{\hyperref[sailRISCVzMkzySV48zyPaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV48_Vaddr}{\hyperref[sailRISCVzMkzySV48zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_Satp32}{\hyperref[sailRISCVzMkzySatp32]{#2}}{}%
  \ifstrequal{#1}{Mk_Satp64}{\hyperref[sailRISCVzMkzySatp64]{#2}}{}%
  \ifstrequal{#1}{Mk_Sedeleg}{\hyperref[sailRISCVzMkzySedeleg]{#2}}{}%
  \ifstrequal{#1}{Mk_Sinterrupts}{\hyperref[sailRISCVzMkzySinterrupts]{#2}}{}%
  \ifstrequal{#1}{Mk_Sstatus}{\hyperref[sailRISCVzMkzySstatus]{#2}}{}%
  \ifstrequal{#1}{Mk_Uinterrupts}{\hyperref[sailRISCVzMkzyUinterrupts]{#2}}{}%
  \ifstrequal{#1}{Mk_Ustatus}{\hyperref[sailRISCVzMkzyUstatus]{#2}}{}%
  \ifstrequal{#1}{Mk_ccsr}{\hyperref[sailRISCVzMkzyccsr]{#2}}{}%
  \ifstrequal{#1}{Mk_htif_cmd}{\hyperref[sailRISCVzMkzyhtifzycmd]{#2}}{}%
  \ifstrequal{#1}{PmpAddrMatchType_of_num}{\hyperref[sailRISCVzPmpAddrMatchTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{Privilege_of_num}{\hyperref[sailRISCVzPrivilegezyofzynum]{#2}}{}%
  \ifstrequal{#1}{RegStr}{\hyperref[sailRISCVzRegStr]{#2}}{}%
  \ifstrequal{#1}{Retired_of_num}{\hyperref[sailRISCVzRetiredzyofzynum]{#2}}{}%
  \ifstrequal{#1}{SATPMode_of_num}{\hyperref[sailRISCVzSATPModezyofzynum]{#2}}{}%
  \ifstrequal{#1}{TrapVectorMode_of_num}{\hyperref[sailRISCVzTrapVectorModezyofzynum]{#2}}{}%
  \ifstrequal{#1}{__ReadRAM_Meta}{\hyperref[sailRISCVzzyzyReadRAMzyMeta]{#2}}{}%
  \ifstrequal{#1}{__TraceMemoryRead}{\hyperref[sailRISCVzzyzyTraceMemoryRead]{#2}}{}%
  \ifstrequal{#1}{__TraceMemoryWrite}{\hyperref[sailRISCVzzyzyTraceMemoryWrite]{#2}}{}%
  \ifstrequal{#1}{__WriteRAM_Meta}{\hyperref[sailRISCVzzyzyWriteRAMzyMeta]{#2}}{}%
  \ifstrequal{#1}{__barrier}{\hyperref[sailRISCVzzyzybarrier]{#2}}{}%
  \ifstrequal{#1}{__bitfield_deref}{\hyperref[sailRISCVzzyzybitfieldzyderef]{#2}}{}%
  \ifstrequal{#1}{__branch_announce}{\hyperref[sailRISCVzzyzybranchzyannounce]{#2}}{}%
  \ifstrequal{#1}{__cache_maintenance}{\hyperref[sailRISCVzzyzycachezymaintenance]{#2}}{}%
  \ifstrequal{#1}{__deref}{\hyperref[sailRISCVzzyzyderef]{#2}}{}%
  \ifstrequal{#1}{__excl_res}{\hyperref[sailRISCVzzyzyexclzyres]{#2}}{}%
  \ifstrequal{#1}{__id}{\hyperref[sailRISCVzzyzyid]{#2}}{}%
  \ifstrequal{#1}{__instr_announce}{\hyperref[sailRISCVzzyzyinstrzyannounce]{#2}}{}%
  \ifstrequal{#1}{__read_mem}{\hyperref[sailRISCVzzyzyreadzymem]{#2}}{}%
  \ifstrequal{#1}{__read_memt}{\hyperref[sailRISCVzzyzyreadzymemt]{#2}}{}%
  \ifstrequal{#1}{__write_mem}{\hyperref[sailRISCVzzyzywritezymem]{#2}}{}%
  \ifstrequal{#1}{__write_mem_ea}{\hyperref[sailRISCVzzyzywritezymemzyea]{#2}}{}%
  \ifstrequal{#1}{__write_memt}{\hyperref[sailRISCVzzyzywritezymemt]{#2}}{}%
  \ifstrequal{#1}{__write_tag}{\hyperref[sailRISCVzzyzywritezytag]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_CY}{\hyperref[sailRISCVzzygetzyCounterenzyCY]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_HPM}{\hyperref[sailRISCVzzygetzyCounterenzyHPM]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_IR}{\hyperref[sailRISCVzzygetzyCounterenzyIR]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_TM}{\hyperref[sailRISCVzzygetzyCounterenzyTM]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_bits}{\hyperref[sailRISCVzzygetzyCounterenzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Counterin_CY}{\hyperref[sailRISCVzzygetzyCounterinzyCY]{#2}}{}%
  \ifstrequal{#1}{_get_Counterin_IR}{\hyperref[sailRISCVzzygetzyCounterinzyIR]{#2}}{}%
  \ifstrequal{#1}{_get_Counterin_bits}{\hyperref[sailRISCVzzygetzyCounterinzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Ext_PTE_Bits_CapRead}{\hyperref[sailRISCVzzygetzyExtzyPTEzyBitszyCapRead]{#2}}{}%
  \ifstrequal{#1}{_get_Ext_PTE_Bits_CapWrite}{\hyperref[sailRISCVzzygetzyExtzyPTEzyBitszyCapWrite]{#2}}{}%
  \ifstrequal{#1}{_get_Ext_PTE_Bits_bits}{\hyperref[sailRISCVzzygetzyExtzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Fcsr_FFLAGS}{\hyperref[sailRISCVzzygetzyFcsrzyFFLAGS]{#2}}{}%
  \ifstrequal{#1}{_get_Fcsr_FRM}{\hyperref[sailRISCVzzygetzyFcsrzyFRM]{#2}}{}%
  \ifstrequal{#1}{_get_Fcsr_bits}{\hyperref[sailRISCVzzygetzyFcsrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Mcause_Cause}{\hyperref[sailRISCVzzygetzyMcausezyCause]{#2}}{}%
  \ifstrequal{#1}{_get_Mcause_IsInterrupt}{\hyperref[sailRISCVzzygetzyMcausezyIsInterrupt]{#2}}{}%
  \ifstrequal{#1}{_get_Mcause_bits}{\hyperref[sailRISCVzzygetzyMcausezybits]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Breakpoint}{\hyperref[sailRISCVzzygetzyMedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Fetch_Access_Fault}{\hyperref[sailRISCVzzygetzyMedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Fetch_Addr_Align}{\hyperref[sailRISCVzzygetzyMedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Fetch_Page_Fault}{\hyperref[sailRISCVzzygetzyMedelegzyFetchzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Illegal_Instr}{\hyperref[sailRISCVzzygetzyMedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Load_Access_Fault}{\hyperref[sailRISCVzzygetzyMedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Load_Addr_Align}{\hyperref[sailRISCVzzygetzyMedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Load_Page_Fault}{\hyperref[sailRISCVzzygetzyMedelegzyLoadzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_MEnvCall}{\hyperref[sailRISCVzzygetzyMedelegzyMEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SAMO_Access_Fault}{\hyperref[sailRISCVzzygetzyMedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SAMO_Addr_Align}{\hyperref[sailRISCVzzygetzyMedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SAMO_Page_Fault}{\hyperref[sailRISCVzzygetzyMedelegzySAMOzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SEnvCall}{\hyperref[sailRISCVzzygetzyMedelegzySEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_UEnvCall}{\hyperref[sailRISCVzzygetzyMedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_bits}{\hyperref[sailRISCVzzygetzyMedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_MEI}{\hyperref[sailRISCVzzygetzyMinterruptszyMEI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_MSI}{\hyperref[sailRISCVzzygetzyMinterruptszyMSI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_MTI}{\hyperref[sailRISCVzzygetzyMinterruptszyMTI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_SEI}{\hyperref[sailRISCVzzygetzyMinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_SSI}{\hyperref[sailRISCVzzygetzyMinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_STI}{\hyperref[sailRISCVzzygetzyMinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_UEI}{\hyperref[sailRISCVzzygetzyMinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_USI}{\hyperref[sailRISCVzzygetzyMinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_UTI}{\hyperref[sailRISCVzzygetzyMinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_bits}{\hyperref[sailRISCVzzygetzyMinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_A}{\hyperref[sailRISCVzzygetzyMisazyA]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_B}{\hyperref[sailRISCVzzygetzyMisazyB]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_C}{\hyperref[sailRISCVzzygetzyMisazyC]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_D}{\hyperref[sailRISCVzzygetzyMisazyD]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_E}{\hyperref[sailRISCVzzygetzyMisazyE]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_F}{\hyperref[sailRISCVzzygetzyMisazyF]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_G}{\hyperref[sailRISCVzzygetzyMisazyG]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_H}{\hyperref[sailRISCVzzygetzyMisazyH]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_I}{\hyperref[sailRISCVzzygetzyMisazyI]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_J}{\hyperref[sailRISCVzzygetzyMisazyJ]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_K}{\hyperref[sailRISCVzzygetzyMisazyK]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_L}{\hyperref[sailRISCVzzygetzyMisazyL]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_M}{\hyperref[sailRISCVzzygetzyMisazyM]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_MXL}{\hyperref[sailRISCVzzygetzyMisazyMXL]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_N}{\hyperref[sailRISCVzzygetzyMisazyN]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_O}{\hyperref[sailRISCVzzygetzyMisazyO]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_P}{\hyperref[sailRISCVzzygetzyMisazyP]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_Q}{\hyperref[sailRISCVzzygetzyMisazyQ]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_R}{\hyperref[sailRISCVzzygetzyMisazyR]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_S}{\hyperref[sailRISCVzzygetzyMisazyS]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_T}{\hyperref[sailRISCVzzygetzyMisazyT]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_U}{\hyperref[sailRISCVzzygetzyMisazyU]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_V}{\hyperref[sailRISCVzzygetzyMisazyV]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_W}{\hyperref[sailRISCVzzygetzyMisazyW]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_X}{\hyperref[sailRISCVzzygetzyMisazyX]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_Y}{\hyperref[sailRISCVzzygetzyMisazyY]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_Z}{\hyperref[sailRISCVzzygetzyMisazyZ]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_bits}{\hyperref[sailRISCVzzygetzyMisazybits]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_FS}{\hyperref[sailRISCVzzygetzyMstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MIE}{\hyperref[sailRISCVzzygetzyMstatuszyMIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MPIE}{\hyperref[sailRISCVzzygetzyMstatuszyMPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MPP}{\hyperref[sailRISCVzzygetzyMstatuszyMPP]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MPRV}{\hyperref[sailRISCVzzygetzyMstatuszyMPRV]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MXR}{\hyperref[sailRISCVzzygetzyMstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SD}{\hyperref[sailRISCVzzygetzyMstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SIE}{\hyperref[sailRISCVzzygetzyMstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SPIE}{\hyperref[sailRISCVzzygetzyMstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SPP}{\hyperref[sailRISCVzzygetzyMstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SUM}{\hyperref[sailRISCVzzygetzyMstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_TSR}{\hyperref[sailRISCVzzygetzyMstatuszyTSR]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_TVM}{\hyperref[sailRISCVzzygetzyMstatuszyTVM]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_TW}{\hyperref[sailRISCVzzygetzyMstatuszyTW]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_UIE}{\hyperref[sailRISCVzzygetzyMstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_UPIE}{\hyperref[sailRISCVzzygetzyMstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_XS}{\hyperref[sailRISCVzzygetzyMstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_bits}{\hyperref[sailRISCVzzygetzyMstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Mtvec_Base}{\hyperref[sailRISCVzzygetzyMtveczyBase]{#2}}{}%
  \ifstrequal{#1}{_get_Mtvec_Mode}{\hyperref[sailRISCVzzygetzyMtveczyMode]{#2}}{}%
  \ifstrequal{#1}{_get_Mtvec_bits}{\hyperref[sailRISCVzzygetzyMtveczybits]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_A}{\hyperref[sailRISCVzzygetzyPTEzyBitszyA]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_D}{\hyperref[sailRISCVzzygetzyPTEzyBitszyD]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_G}{\hyperref[sailRISCVzzygetzyPTEzyBitszyG]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_R}{\hyperref[sailRISCVzzygetzyPTEzyBitszyR]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_U}{\hyperref[sailRISCVzzygetzyPTEzyBitszyU]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_V}{\hyperref[sailRISCVzzygetzyPTEzyBitszyV]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_W}{\hyperref[sailRISCVzzygetzyPTEzyBitszyW]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_X}{\hyperref[sailRISCVzzygetzyPTEzyBitszyX]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_bits}{\hyperref[sailRISCVzzygetzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_A}{\hyperref[sailRISCVzzygetzyPmpcfgzyentzyA]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_L}{\hyperref[sailRISCVzzygetzyPmpcfgzyentzyL]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_R}{\hyperref[sailRISCVzzygetzyPmpcfgzyentzyR]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_W}{\hyperref[sailRISCVzzygetzyPmpcfgzyentzyW]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_X}{\hyperref[sailRISCVzzygetzyPmpcfgzyentzyX]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_bits}{\hyperref[sailRISCVzzygetzyPmpcfgzyentzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_BITS}{\hyperref[sailRISCVzzygetzySV32zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_PPNi}{\hyperref[sailRISCVzzygetzySV32zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_RSW}{\hyperref[sailRISCVzzygetzySV32zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_bits}{\hyperref[sailRISCVzzygetzySV32zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Paddr_PPNi}{\hyperref[sailRISCVzzygetzySV32zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Paddr_PgOfs}{\hyperref[sailRISCVzzygetzySV32zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Paddr_bits}{\hyperref[sailRISCVzzygetzySV32zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Vaddr_PgOfs}{\hyperref[sailRISCVzzygetzySV32zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Vaddr_VPNi}{\hyperref[sailRISCVzzygetzySV32zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Vaddr_bits}{\hyperref[sailRISCVzzygetzySV32zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_BITS}{\hyperref[sailRISCVzzygetzySV39zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_Ext}{\hyperref[sailRISCVzzygetzySV39zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_PPNi}{\hyperref[sailRISCVzzygetzySV39zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_RSW}{\hyperref[sailRISCVzzygetzySV39zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_bits}{\hyperref[sailRISCVzzygetzySV39zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Paddr_PPNi}{\hyperref[sailRISCVzzygetzySV39zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Paddr_PgOfs}{\hyperref[sailRISCVzzygetzySV39zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Paddr_bits}{\hyperref[sailRISCVzzygetzySV39zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Vaddr_PgOfs}{\hyperref[sailRISCVzzygetzySV39zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Vaddr_VPNi}{\hyperref[sailRISCVzzygetzySV39zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Vaddr_bits}{\hyperref[sailRISCVzzygetzySV39zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_BITS}{\hyperref[sailRISCVzzygetzySV48zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_Ext}{\hyperref[sailRISCVzzygetzySV48zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_PPNi}{\hyperref[sailRISCVzzygetzySV48zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_RSW}{\hyperref[sailRISCVzzygetzySV48zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_bits}{\hyperref[sailRISCVzzygetzySV48zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Paddr_PPNi}{\hyperref[sailRISCVzzygetzySV48zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Paddr_PgOfs}{\hyperref[sailRISCVzzygetzySV48zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Paddr_bits}{\hyperref[sailRISCVzzygetzySV48zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Vaddr_PgOfs}{\hyperref[sailRISCVzzygetzySV48zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Vaddr_VPNi}{\hyperref[sailRISCVzzygetzySV48zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Vaddr_bits}{\hyperref[sailRISCVzzygetzySV48zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_Asid}{\hyperref[sailRISCVzzygetzySatp32zyAsid]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_Mode}{\hyperref[sailRISCVzzygetzySatp32zyMode]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_PPN}{\hyperref[sailRISCVzzygetzySatp32zyPPN]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_bits}{\hyperref[sailRISCVzzygetzySatp32zybits]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_Asid}{\hyperref[sailRISCVzzygetzySatp64zyAsid]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_Mode}{\hyperref[sailRISCVzzygetzySatp64zyMode]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_PPN}{\hyperref[sailRISCVzzygetzySatp64zyPPN]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_bits}{\hyperref[sailRISCVzzygetzySatp64zybits]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Breakpoint}{\hyperref[sailRISCVzzygetzySedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Fetch_Access_Fault}{\hyperref[sailRISCVzzygetzySedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Fetch_Addr_Align}{\hyperref[sailRISCVzzygetzySedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Illegal_Instr}{\hyperref[sailRISCVzzygetzySedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Load_Access_Fault}{\hyperref[sailRISCVzzygetzySedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Load_Addr_Align}{\hyperref[sailRISCVzzygetzySedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_SAMO_Access_Fault}{\hyperref[sailRISCVzzygetzySedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_SAMO_Addr_Align}{\hyperref[sailRISCVzzygetzySedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_UEnvCall}{\hyperref[sailRISCVzzygetzySedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_bits}{\hyperref[sailRISCVzzygetzySedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_SEI}{\hyperref[sailRISCVzzygetzySinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_SSI}{\hyperref[sailRISCVzzygetzySinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_STI}{\hyperref[sailRISCVzzygetzySinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_UEI}{\hyperref[sailRISCVzzygetzySinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_USI}{\hyperref[sailRISCVzzygetzySinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_UTI}{\hyperref[sailRISCVzzygetzySinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_bits}{\hyperref[sailRISCVzzygetzySinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_FS}{\hyperref[sailRISCVzzygetzySstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_MXR}{\hyperref[sailRISCVzzygetzySstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SD}{\hyperref[sailRISCVzzygetzySstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SIE}{\hyperref[sailRISCVzzygetzySstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SPIE}{\hyperref[sailRISCVzzygetzySstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SPP}{\hyperref[sailRISCVzzygetzySstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SUM}{\hyperref[sailRISCVzzygetzySstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_UIE}{\hyperref[sailRISCVzzygetzySstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_UPIE}{\hyperref[sailRISCVzzygetzySstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_XS}{\hyperref[sailRISCVzzygetzySstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_bits}{\hyperref[sailRISCVzzygetzySstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_UEI}{\hyperref[sailRISCVzzygetzyUinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_USI}{\hyperref[sailRISCVzzygetzyUinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_UTI}{\hyperref[sailRISCVzzygetzyUinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_bits}{\hyperref[sailRISCVzzygetzyUinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Ustatus_UIE}{\hyperref[sailRISCVzzygetzyUstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_get_Ustatus_UPIE}{\hyperref[sailRISCVzzygetzyUstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Ustatus_bits}{\hyperref[sailRISCVzzygetzyUstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_get_ccsr_bits}{\hyperref[sailRISCVzzygetzyccsrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_ccsr_d}{\hyperref[sailRISCVzzygetzyccsrzyd]{#2}}{}%
  \ifstrequal{#1}{_get_ccsr_e}{\hyperref[sailRISCVzzygetzyccsrzye]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_bits}{\hyperref[sailRISCVzzygetzyhtifzycmdzybits]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_cmd}{\hyperref[sailRISCVzzygetzyhtifzycmdzycmd]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_device}{\hyperref[sailRISCVzzygetzyhtifzycmdzydevice]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_payload}{\hyperref[sailRISCVzzygetzyhtifzycmdzypayload]{#2}}{}%
  \ifstrequal{#1}{_reg_deref}{\hyperref[sailRISCVzzyregzyderef]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_CY}{\hyperref[sailRISCVzzysetzyCounterenzyCY]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_HPM}{\hyperref[sailRISCVzzysetzyCounterenzyHPM]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_IR}{\hyperref[sailRISCVzzysetzyCounterenzyIR]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_TM}{\hyperref[sailRISCVzzysetzyCounterenzyTM]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_bits}{\hyperref[sailRISCVzzysetzyCounterenzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Counterin_CY}{\hyperref[sailRISCVzzysetzyCounterinzyCY]{#2}}{}%
  \ifstrequal{#1}{_set_Counterin_IR}{\hyperref[sailRISCVzzysetzyCounterinzyIR]{#2}}{}%
  \ifstrequal{#1}{_set_Counterin_bits}{\hyperref[sailRISCVzzysetzyCounterinzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Ext_PTE_Bits_CapRead}{\hyperref[sailRISCVzzysetzyExtzyPTEzyBitszyCapRead]{#2}}{}%
  \ifstrequal{#1}{_set_Ext_PTE_Bits_CapWrite}{\hyperref[sailRISCVzzysetzyExtzyPTEzyBitszyCapWrite]{#2}}{}%
  \ifstrequal{#1}{_set_Ext_PTE_Bits_bits}{\hyperref[sailRISCVzzysetzyExtzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Fcsr_FFLAGS}{\hyperref[sailRISCVzzysetzyFcsrzyFFLAGS]{#2}}{}%
  \ifstrequal{#1}{_set_Fcsr_FRM}{\hyperref[sailRISCVzzysetzyFcsrzyFRM]{#2}}{}%
  \ifstrequal{#1}{_set_Fcsr_bits}{\hyperref[sailRISCVzzysetzyFcsrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Mcause_Cause}{\hyperref[sailRISCVzzysetzyMcausezyCause]{#2}}{}%
  \ifstrequal{#1}{_set_Mcause_IsInterrupt}{\hyperref[sailRISCVzzysetzyMcausezyIsInterrupt]{#2}}{}%
  \ifstrequal{#1}{_set_Mcause_bits}{\hyperref[sailRISCVzzysetzyMcausezybits]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Breakpoint}{\hyperref[sailRISCVzzysetzyMedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Fetch_Access_Fault}{\hyperref[sailRISCVzzysetzyMedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Fetch_Addr_Align}{\hyperref[sailRISCVzzysetzyMedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Fetch_Page_Fault}{\hyperref[sailRISCVzzysetzyMedelegzyFetchzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Illegal_Instr}{\hyperref[sailRISCVzzysetzyMedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Load_Access_Fault}{\hyperref[sailRISCVzzysetzyMedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Load_Addr_Align}{\hyperref[sailRISCVzzysetzyMedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Load_Page_Fault}{\hyperref[sailRISCVzzysetzyMedelegzyLoadzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_MEnvCall}{\hyperref[sailRISCVzzysetzyMedelegzyMEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SAMO_Access_Fault}{\hyperref[sailRISCVzzysetzyMedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SAMO_Addr_Align}{\hyperref[sailRISCVzzysetzyMedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SAMO_Page_Fault}{\hyperref[sailRISCVzzysetzyMedelegzySAMOzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SEnvCall}{\hyperref[sailRISCVzzysetzyMedelegzySEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_UEnvCall}{\hyperref[sailRISCVzzysetzyMedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_bits}{\hyperref[sailRISCVzzysetzyMedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_MEI}{\hyperref[sailRISCVzzysetzyMinterruptszyMEI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_MSI}{\hyperref[sailRISCVzzysetzyMinterruptszyMSI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_MTI}{\hyperref[sailRISCVzzysetzyMinterruptszyMTI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_SEI}{\hyperref[sailRISCVzzysetzyMinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_SSI}{\hyperref[sailRISCVzzysetzyMinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_STI}{\hyperref[sailRISCVzzysetzyMinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_UEI}{\hyperref[sailRISCVzzysetzyMinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_USI}{\hyperref[sailRISCVzzysetzyMinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_UTI}{\hyperref[sailRISCVzzysetzyMinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_bits}{\hyperref[sailRISCVzzysetzyMinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_A}{\hyperref[sailRISCVzzysetzyMisazyA]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_B}{\hyperref[sailRISCVzzysetzyMisazyB]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_C}{\hyperref[sailRISCVzzysetzyMisazyC]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_D}{\hyperref[sailRISCVzzysetzyMisazyD]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_E}{\hyperref[sailRISCVzzysetzyMisazyE]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_F}{\hyperref[sailRISCVzzysetzyMisazyF]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_G}{\hyperref[sailRISCVzzysetzyMisazyG]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_H}{\hyperref[sailRISCVzzysetzyMisazyH]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_I}{\hyperref[sailRISCVzzysetzyMisazyI]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_J}{\hyperref[sailRISCVzzysetzyMisazyJ]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_K}{\hyperref[sailRISCVzzysetzyMisazyK]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_L}{\hyperref[sailRISCVzzysetzyMisazyL]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_M}{\hyperref[sailRISCVzzysetzyMisazyM]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_MXL}{\hyperref[sailRISCVzzysetzyMisazyMXL]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_N}{\hyperref[sailRISCVzzysetzyMisazyN]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_O}{\hyperref[sailRISCVzzysetzyMisazyO]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_P}{\hyperref[sailRISCVzzysetzyMisazyP]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_Q}{\hyperref[sailRISCVzzysetzyMisazyQ]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_R}{\hyperref[sailRISCVzzysetzyMisazyR]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_S}{\hyperref[sailRISCVzzysetzyMisazyS]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_T}{\hyperref[sailRISCVzzysetzyMisazyT]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_U}{\hyperref[sailRISCVzzysetzyMisazyU]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_V}{\hyperref[sailRISCVzzysetzyMisazyV]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_W}{\hyperref[sailRISCVzzysetzyMisazyW]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_X}{\hyperref[sailRISCVzzysetzyMisazyX]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_Y}{\hyperref[sailRISCVzzysetzyMisazyY]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_Z}{\hyperref[sailRISCVzzysetzyMisazyZ]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_bits}{\hyperref[sailRISCVzzysetzyMisazybits]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_FS}{\hyperref[sailRISCVzzysetzyMstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MIE}{\hyperref[sailRISCVzzysetzyMstatuszyMIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MPIE}{\hyperref[sailRISCVzzysetzyMstatuszyMPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MPP}{\hyperref[sailRISCVzzysetzyMstatuszyMPP]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MPRV}{\hyperref[sailRISCVzzysetzyMstatuszyMPRV]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MXR}{\hyperref[sailRISCVzzysetzyMstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SD}{\hyperref[sailRISCVzzysetzyMstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SIE}{\hyperref[sailRISCVzzysetzyMstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SPIE}{\hyperref[sailRISCVzzysetzyMstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SPP}{\hyperref[sailRISCVzzysetzyMstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SUM}{\hyperref[sailRISCVzzysetzyMstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_TSR}{\hyperref[sailRISCVzzysetzyMstatuszyTSR]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_TVM}{\hyperref[sailRISCVzzysetzyMstatuszyTVM]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_TW}{\hyperref[sailRISCVzzysetzyMstatuszyTW]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_UIE}{\hyperref[sailRISCVzzysetzyMstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_UPIE}{\hyperref[sailRISCVzzysetzyMstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_XS}{\hyperref[sailRISCVzzysetzyMstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_bits}{\hyperref[sailRISCVzzysetzyMstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Mtvec_Base}{\hyperref[sailRISCVzzysetzyMtveczyBase]{#2}}{}%
  \ifstrequal{#1}{_set_Mtvec_Mode}{\hyperref[sailRISCVzzysetzyMtveczyMode]{#2}}{}%
  \ifstrequal{#1}{_set_Mtvec_bits}{\hyperref[sailRISCVzzysetzyMtveczybits]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_A}{\hyperref[sailRISCVzzysetzyPTEzyBitszyA]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_D}{\hyperref[sailRISCVzzysetzyPTEzyBitszyD]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_G}{\hyperref[sailRISCVzzysetzyPTEzyBitszyG]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_R}{\hyperref[sailRISCVzzysetzyPTEzyBitszyR]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_U}{\hyperref[sailRISCVzzysetzyPTEzyBitszyU]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_V}{\hyperref[sailRISCVzzysetzyPTEzyBitszyV]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_W}{\hyperref[sailRISCVzzysetzyPTEzyBitszyW]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_X}{\hyperref[sailRISCVzzysetzyPTEzyBitszyX]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_bits}{\hyperref[sailRISCVzzysetzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_A}{\hyperref[sailRISCVzzysetzyPmpcfgzyentzyA]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_L}{\hyperref[sailRISCVzzysetzyPmpcfgzyentzyL]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_R}{\hyperref[sailRISCVzzysetzyPmpcfgzyentzyR]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_W}{\hyperref[sailRISCVzzysetzyPmpcfgzyentzyW]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_X}{\hyperref[sailRISCVzzysetzyPmpcfgzyentzyX]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_bits}{\hyperref[sailRISCVzzysetzyPmpcfgzyentzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_BITS}{\hyperref[sailRISCVzzysetzySV32zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_PPNi}{\hyperref[sailRISCVzzysetzySV32zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_RSW}{\hyperref[sailRISCVzzysetzySV32zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_bits}{\hyperref[sailRISCVzzysetzySV32zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Paddr_PPNi}{\hyperref[sailRISCVzzysetzySV32zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Paddr_PgOfs}{\hyperref[sailRISCVzzysetzySV32zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Paddr_bits}{\hyperref[sailRISCVzzysetzySV32zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Vaddr_PgOfs}{\hyperref[sailRISCVzzysetzySV32zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Vaddr_VPNi}{\hyperref[sailRISCVzzysetzySV32zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Vaddr_bits}{\hyperref[sailRISCVzzysetzySV32zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_BITS}{\hyperref[sailRISCVzzysetzySV39zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_Ext}{\hyperref[sailRISCVzzysetzySV39zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_PPNi}{\hyperref[sailRISCVzzysetzySV39zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_RSW}{\hyperref[sailRISCVzzysetzySV39zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_bits}{\hyperref[sailRISCVzzysetzySV39zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Paddr_PPNi}{\hyperref[sailRISCVzzysetzySV39zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Paddr_PgOfs}{\hyperref[sailRISCVzzysetzySV39zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Paddr_bits}{\hyperref[sailRISCVzzysetzySV39zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Vaddr_PgOfs}{\hyperref[sailRISCVzzysetzySV39zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Vaddr_VPNi}{\hyperref[sailRISCVzzysetzySV39zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Vaddr_bits}{\hyperref[sailRISCVzzysetzySV39zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_BITS}{\hyperref[sailRISCVzzysetzySV48zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_Ext}{\hyperref[sailRISCVzzysetzySV48zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_PPNi}{\hyperref[sailRISCVzzysetzySV48zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_RSW}{\hyperref[sailRISCVzzysetzySV48zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_bits}{\hyperref[sailRISCVzzysetzySV48zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Paddr_PPNi}{\hyperref[sailRISCVzzysetzySV48zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Paddr_PgOfs}{\hyperref[sailRISCVzzysetzySV48zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Paddr_bits}{\hyperref[sailRISCVzzysetzySV48zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Vaddr_PgOfs}{\hyperref[sailRISCVzzysetzySV48zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Vaddr_VPNi}{\hyperref[sailRISCVzzysetzySV48zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Vaddr_bits}{\hyperref[sailRISCVzzysetzySV48zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_Asid}{\hyperref[sailRISCVzzysetzySatp32zyAsid]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_Mode}{\hyperref[sailRISCVzzysetzySatp32zyMode]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_PPN}{\hyperref[sailRISCVzzysetzySatp32zyPPN]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_bits}{\hyperref[sailRISCVzzysetzySatp32zybits]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_Asid}{\hyperref[sailRISCVzzysetzySatp64zyAsid]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_Mode}{\hyperref[sailRISCVzzysetzySatp64zyMode]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_PPN}{\hyperref[sailRISCVzzysetzySatp64zyPPN]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_bits}{\hyperref[sailRISCVzzysetzySatp64zybits]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Breakpoint}{\hyperref[sailRISCVzzysetzySedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Fetch_Access_Fault}{\hyperref[sailRISCVzzysetzySedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Fetch_Addr_Align}{\hyperref[sailRISCVzzysetzySedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Illegal_Instr}{\hyperref[sailRISCVzzysetzySedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Load_Access_Fault}{\hyperref[sailRISCVzzysetzySedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Load_Addr_Align}{\hyperref[sailRISCVzzysetzySedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_SAMO_Access_Fault}{\hyperref[sailRISCVzzysetzySedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_SAMO_Addr_Align}{\hyperref[sailRISCVzzysetzySedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_UEnvCall}{\hyperref[sailRISCVzzysetzySedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_bits}{\hyperref[sailRISCVzzysetzySedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_SEI}{\hyperref[sailRISCVzzysetzySinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_SSI}{\hyperref[sailRISCVzzysetzySinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_STI}{\hyperref[sailRISCVzzysetzySinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_UEI}{\hyperref[sailRISCVzzysetzySinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_USI}{\hyperref[sailRISCVzzysetzySinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_UTI}{\hyperref[sailRISCVzzysetzySinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_bits}{\hyperref[sailRISCVzzysetzySinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_FS}{\hyperref[sailRISCVzzysetzySstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_MXR}{\hyperref[sailRISCVzzysetzySstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SD}{\hyperref[sailRISCVzzysetzySstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SIE}{\hyperref[sailRISCVzzysetzySstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SPIE}{\hyperref[sailRISCVzzysetzySstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SPP}{\hyperref[sailRISCVzzysetzySstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SUM}{\hyperref[sailRISCVzzysetzySstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_UIE}{\hyperref[sailRISCVzzysetzySstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_UPIE}{\hyperref[sailRISCVzzysetzySstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_XS}{\hyperref[sailRISCVzzysetzySstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_bits}{\hyperref[sailRISCVzzysetzySstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_UEI}{\hyperref[sailRISCVzzysetzyUinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_USI}{\hyperref[sailRISCVzzysetzyUinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_UTI}{\hyperref[sailRISCVzzysetzyUinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_bits}{\hyperref[sailRISCVzzysetzyUinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Ustatus_UIE}{\hyperref[sailRISCVzzysetzyUstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_set_Ustatus_UPIE}{\hyperref[sailRISCVzzysetzyUstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Ustatus_bits}{\hyperref[sailRISCVzzysetzyUstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_set_ccsr_bits}{\hyperref[sailRISCVzzysetzyccsrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_ccsr_d}{\hyperref[sailRISCVzzysetzyccsrzyd]{#2}}{}%
  \ifstrequal{#1}{_set_ccsr_e}{\hyperref[sailRISCVzzysetzyccsrzye]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_bits}{\hyperref[sailRISCVzzysetzyhtifzycmdzybits]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_cmd}{\hyperref[sailRISCVzzysetzyhtifzycmdzycmd]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_device}{\hyperref[sailRISCVzzysetzyhtifzycmdzydevice]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_payload}{\hyperref[sailRISCVzzysetzyhtifzycmdzypayload]{#2}}{}%
  \ifstrequal{#1}{_shl1}{\hyperref[sailRISCVzzyshl1]{#2}}{}%
  \ifstrequal{#1}{_shl32}{\hyperref[sailRISCVzzyshl32]{#2}}{}%
  \ifstrequal{#1}{_shl8}{\hyperref[sailRISCVzzyshl8]{#2}}{}%
  \ifstrequal{#1}{_shl_int}{\hyperref[sailRISCVzzyshlzyint]{#2}}{}%
  \ifstrequal{#1}{_shr32}{\hyperref[sailRISCVzzyshr32]{#2}}{}%
  \ifstrequal{#1}{_shr_int}{\hyperref[sailRISCVzzyshrzyint]{#2}}{}%
  \ifstrequal{#1}{_tmod_int}{\hyperref[sailRISCVzzytmodzyint]{#2}}{}%
  \ifstrequal{#1}{_tmod_int_positive}{\hyperref[sailRISCVzzytmodzyintzypositive]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_CY}{\hyperref[sailRISCVzzyupdatezyCounterenzyCY]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_HPM}{\hyperref[sailRISCVzzyupdatezyCounterenzyHPM]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_IR}{\hyperref[sailRISCVzzyupdatezyCounterenzyIR]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_TM}{\hyperref[sailRISCVzzyupdatezyCounterenzyTM]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_bits}{\hyperref[sailRISCVzzyupdatezyCounterenzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Counterin_CY}{\hyperref[sailRISCVzzyupdatezyCounterinzyCY]{#2}}{}%
  \ifstrequal{#1}{_update_Counterin_IR}{\hyperref[sailRISCVzzyupdatezyCounterinzyIR]{#2}}{}%
  \ifstrequal{#1}{_update_Counterin_bits}{\hyperref[sailRISCVzzyupdatezyCounterinzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Ext_PTE_Bits_CapRead}{\hyperref[sailRISCVzzyupdatezyExtzyPTEzyBitszyCapRead]{#2}}{}%
  \ifstrequal{#1}{_update_Ext_PTE_Bits_CapWrite}{\hyperref[sailRISCVzzyupdatezyExtzyPTEzyBitszyCapWrite]{#2}}{}%
  \ifstrequal{#1}{_update_Ext_PTE_Bits_bits}{\hyperref[sailRISCVzzyupdatezyExtzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Fcsr_FFLAGS}{\hyperref[sailRISCVzzyupdatezyFcsrzyFFLAGS]{#2}}{}%
  \ifstrequal{#1}{_update_Fcsr_FRM}{\hyperref[sailRISCVzzyupdatezyFcsrzyFRM]{#2}}{}%
  \ifstrequal{#1}{_update_Fcsr_bits}{\hyperref[sailRISCVzzyupdatezyFcsrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Mcause_Cause}{\hyperref[sailRISCVzzyupdatezyMcausezyCause]{#2}}{}%
  \ifstrequal{#1}{_update_Mcause_IsInterrupt}{\hyperref[sailRISCVzzyupdatezyMcausezyIsInterrupt]{#2}}{}%
  \ifstrequal{#1}{_update_Mcause_bits}{\hyperref[sailRISCVzzyupdatezyMcausezybits]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Breakpoint}{\hyperref[sailRISCVzzyupdatezyMedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Fetch_Access_Fault}{\hyperref[sailRISCVzzyupdatezyMedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Fetch_Addr_Align}{\hyperref[sailRISCVzzyupdatezyMedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Fetch_Page_Fault}{\hyperref[sailRISCVzzyupdatezyMedelegzyFetchzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Illegal_Instr}{\hyperref[sailRISCVzzyupdatezyMedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Load_Access_Fault}{\hyperref[sailRISCVzzyupdatezyMedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Load_Addr_Align}{\hyperref[sailRISCVzzyupdatezyMedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Load_Page_Fault}{\hyperref[sailRISCVzzyupdatezyMedelegzyLoadzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_MEnvCall}{\hyperref[sailRISCVzzyupdatezyMedelegzyMEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SAMO_Access_Fault}{\hyperref[sailRISCVzzyupdatezyMedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SAMO_Addr_Align}{\hyperref[sailRISCVzzyupdatezyMedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SAMO_Page_Fault}{\hyperref[sailRISCVzzyupdatezyMedelegzySAMOzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SEnvCall}{\hyperref[sailRISCVzzyupdatezyMedelegzySEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_UEnvCall}{\hyperref[sailRISCVzzyupdatezyMedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_bits}{\hyperref[sailRISCVzzyupdatezyMedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_MEI}{\hyperref[sailRISCVzzyupdatezyMinterruptszyMEI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_MSI}{\hyperref[sailRISCVzzyupdatezyMinterruptszyMSI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_MTI}{\hyperref[sailRISCVzzyupdatezyMinterruptszyMTI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_SEI}{\hyperref[sailRISCVzzyupdatezyMinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_SSI}{\hyperref[sailRISCVzzyupdatezyMinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_STI}{\hyperref[sailRISCVzzyupdatezyMinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_UEI}{\hyperref[sailRISCVzzyupdatezyMinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_USI}{\hyperref[sailRISCVzzyupdatezyMinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_UTI}{\hyperref[sailRISCVzzyupdatezyMinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_bits}{\hyperref[sailRISCVzzyupdatezyMinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_A}{\hyperref[sailRISCVzzyupdatezyMisazyA]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_B}{\hyperref[sailRISCVzzyupdatezyMisazyB]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_C}{\hyperref[sailRISCVzzyupdatezyMisazyC]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_D}{\hyperref[sailRISCVzzyupdatezyMisazyD]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_E}{\hyperref[sailRISCVzzyupdatezyMisazyE]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_F}{\hyperref[sailRISCVzzyupdatezyMisazyF]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_G}{\hyperref[sailRISCVzzyupdatezyMisazyG]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_H}{\hyperref[sailRISCVzzyupdatezyMisazyH]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_I}{\hyperref[sailRISCVzzyupdatezyMisazyI]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_J}{\hyperref[sailRISCVzzyupdatezyMisazyJ]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_K}{\hyperref[sailRISCVzzyupdatezyMisazyK]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_L}{\hyperref[sailRISCVzzyupdatezyMisazyL]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_M}{\hyperref[sailRISCVzzyupdatezyMisazyM]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_MXL}{\hyperref[sailRISCVzzyupdatezyMisazyMXL]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_N}{\hyperref[sailRISCVzzyupdatezyMisazyN]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_O}{\hyperref[sailRISCVzzyupdatezyMisazyO]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_P}{\hyperref[sailRISCVzzyupdatezyMisazyP]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_Q}{\hyperref[sailRISCVzzyupdatezyMisazyQ]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_R}{\hyperref[sailRISCVzzyupdatezyMisazyR]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_S}{\hyperref[sailRISCVzzyupdatezyMisazyS]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_T}{\hyperref[sailRISCVzzyupdatezyMisazyT]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_U}{\hyperref[sailRISCVzzyupdatezyMisazyU]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_V}{\hyperref[sailRISCVzzyupdatezyMisazyV]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_W}{\hyperref[sailRISCVzzyupdatezyMisazyW]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_X}{\hyperref[sailRISCVzzyupdatezyMisazyX]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_Y}{\hyperref[sailRISCVzzyupdatezyMisazyY]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_Z}{\hyperref[sailRISCVzzyupdatezyMisazyZ]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_bits}{\hyperref[sailRISCVzzyupdatezyMisazybits]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_FS}{\hyperref[sailRISCVzzyupdatezyMstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MIE}{\hyperref[sailRISCVzzyupdatezyMstatuszyMIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MPIE}{\hyperref[sailRISCVzzyupdatezyMstatuszyMPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MPP}{\hyperref[sailRISCVzzyupdatezyMstatuszyMPP]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MPRV}{\hyperref[sailRISCVzzyupdatezyMstatuszyMPRV]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MXR}{\hyperref[sailRISCVzzyupdatezyMstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SD}{\hyperref[sailRISCVzzyupdatezyMstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SIE}{\hyperref[sailRISCVzzyupdatezyMstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SPIE}{\hyperref[sailRISCVzzyupdatezyMstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SPP}{\hyperref[sailRISCVzzyupdatezyMstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SUM}{\hyperref[sailRISCVzzyupdatezyMstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_TSR}{\hyperref[sailRISCVzzyupdatezyMstatuszyTSR]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_TVM}{\hyperref[sailRISCVzzyupdatezyMstatuszyTVM]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_TW}{\hyperref[sailRISCVzzyupdatezyMstatuszyTW]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_UIE}{\hyperref[sailRISCVzzyupdatezyMstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_UPIE}{\hyperref[sailRISCVzzyupdatezyMstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_XS}{\hyperref[sailRISCVzzyupdatezyMstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_bits}{\hyperref[sailRISCVzzyupdatezyMstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Mtvec_Base}{\hyperref[sailRISCVzzyupdatezyMtveczyBase]{#2}}{}%
  \ifstrequal{#1}{_update_Mtvec_Mode}{\hyperref[sailRISCVzzyupdatezyMtveczyMode]{#2}}{}%
  \ifstrequal{#1}{_update_Mtvec_bits}{\hyperref[sailRISCVzzyupdatezyMtveczybits]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_A}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyA]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_D}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyD]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_G}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyG]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_R}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyR]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_U}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyU]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_V}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyV]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_W}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyW]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_X}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszyX]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_bits}{\hyperref[sailRISCVzzyupdatezyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_A}{\hyperref[sailRISCVzzyupdatezyPmpcfgzyentzyA]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_L}{\hyperref[sailRISCVzzyupdatezyPmpcfgzyentzyL]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_R}{\hyperref[sailRISCVzzyupdatezyPmpcfgzyentzyR]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_W}{\hyperref[sailRISCVzzyupdatezyPmpcfgzyentzyW]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_X}{\hyperref[sailRISCVzzyupdatezyPmpcfgzyentzyX]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_bits}{\hyperref[sailRISCVzzyupdatezyPmpcfgzyentzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_BITS}{\hyperref[sailRISCVzzyupdatezySV32zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_PPNi}{\hyperref[sailRISCVzzyupdatezySV32zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_RSW}{\hyperref[sailRISCVzzyupdatezySV32zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_bits}{\hyperref[sailRISCVzzyupdatezySV32zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Paddr_PPNi}{\hyperref[sailRISCVzzyupdatezySV32zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Paddr_PgOfs}{\hyperref[sailRISCVzzyupdatezySV32zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Paddr_bits}{\hyperref[sailRISCVzzyupdatezySV32zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Vaddr_PgOfs}{\hyperref[sailRISCVzzyupdatezySV32zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Vaddr_VPNi}{\hyperref[sailRISCVzzyupdatezySV32zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Vaddr_bits}{\hyperref[sailRISCVzzyupdatezySV32zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_BITS}{\hyperref[sailRISCVzzyupdatezySV39zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_Ext}{\hyperref[sailRISCVzzyupdatezySV39zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_PPNi}{\hyperref[sailRISCVzzyupdatezySV39zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_RSW}{\hyperref[sailRISCVzzyupdatezySV39zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_bits}{\hyperref[sailRISCVzzyupdatezySV39zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Paddr_PPNi}{\hyperref[sailRISCVzzyupdatezySV39zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Paddr_PgOfs}{\hyperref[sailRISCVzzyupdatezySV39zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Paddr_bits}{\hyperref[sailRISCVzzyupdatezySV39zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Vaddr_PgOfs}{\hyperref[sailRISCVzzyupdatezySV39zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Vaddr_VPNi}{\hyperref[sailRISCVzzyupdatezySV39zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Vaddr_bits}{\hyperref[sailRISCVzzyupdatezySV39zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_BITS}{\hyperref[sailRISCVzzyupdatezySV48zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_Ext}{\hyperref[sailRISCVzzyupdatezySV48zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_PPNi}{\hyperref[sailRISCVzzyupdatezySV48zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_RSW}{\hyperref[sailRISCVzzyupdatezySV48zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_bits}{\hyperref[sailRISCVzzyupdatezySV48zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Paddr_PPNi}{\hyperref[sailRISCVzzyupdatezySV48zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Paddr_PgOfs}{\hyperref[sailRISCVzzyupdatezySV48zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Paddr_bits}{\hyperref[sailRISCVzzyupdatezySV48zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Vaddr_PgOfs}{\hyperref[sailRISCVzzyupdatezySV48zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Vaddr_VPNi}{\hyperref[sailRISCVzzyupdatezySV48zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Vaddr_bits}{\hyperref[sailRISCVzzyupdatezySV48zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_Asid}{\hyperref[sailRISCVzzyupdatezySatp32zyAsid]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_Mode}{\hyperref[sailRISCVzzyupdatezySatp32zyMode]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_PPN}{\hyperref[sailRISCVzzyupdatezySatp32zyPPN]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_bits}{\hyperref[sailRISCVzzyupdatezySatp32zybits]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_Asid}{\hyperref[sailRISCVzzyupdatezySatp64zyAsid]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_Mode}{\hyperref[sailRISCVzzyupdatezySatp64zyMode]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_PPN}{\hyperref[sailRISCVzzyupdatezySatp64zyPPN]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_bits}{\hyperref[sailRISCVzzyupdatezySatp64zybits]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Breakpoint}{\hyperref[sailRISCVzzyupdatezySedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Fetch_Access_Fault}{\hyperref[sailRISCVzzyupdatezySedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Fetch_Addr_Align}{\hyperref[sailRISCVzzyupdatezySedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Illegal_Instr}{\hyperref[sailRISCVzzyupdatezySedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Load_Access_Fault}{\hyperref[sailRISCVzzyupdatezySedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Load_Addr_Align}{\hyperref[sailRISCVzzyupdatezySedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_SAMO_Access_Fault}{\hyperref[sailRISCVzzyupdatezySedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_SAMO_Addr_Align}{\hyperref[sailRISCVzzyupdatezySedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_UEnvCall}{\hyperref[sailRISCVzzyupdatezySedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_bits}{\hyperref[sailRISCVzzyupdatezySedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_SEI}{\hyperref[sailRISCVzzyupdatezySinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_SSI}{\hyperref[sailRISCVzzyupdatezySinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_STI}{\hyperref[sailRISCVzzyupdatezySinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_UEI}{\hyperref[sailRISCVzzyupdatezySinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_USI}{\hyperref[sailRISCVzzyupdatezySinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_UTI}{\hyperref[sailRISCVzzyupdatezySinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_bits}{\hyperref[sailRISCVzzyupdatezySinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_FS}{\hyperref[sailRISCVzzyupdatezySstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_MXR}{\hyperref[sailRISCVzzyupdatezySstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SD}{\hyperref[sailRISCVzzyupdatezySstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SIE}{\hyperref[sailRISCVzzyupdatezySstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SPIE}{\hyperref[sailRISCVzzyupdatezySstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SPP}{\hyperref[sailRISCVzzyupdatezySstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SUM}{\hyperref[sailRISCVzzyupdatezySstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_UIE}{\hyperref[sailRISCVzzyupdatezySstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_UPIE}{\hyperref[sailRISCVzzyupdatezySstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_XS}{\hyperref[sailRISCVzzyupdatezySstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_bits}{\hyperref[sailRISCVzzyupdatezySstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_UEI}{\hyperref[sailRISCVzzyupdatezyUinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_USI}{\hyperref[sailRISCVzzyupdatezyUinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_UTI}{\hyperref[sailRISCVzzyupdatezyUinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_bits}{\hyperref[sailRISCVzzyupdatezyUinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Ustatus_UIE}{\hyperref[sailRISCVzzyupdatezyUstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_update_Ustatus_UPIE}{\hyperref[sailRISCVzzyupdatezyUstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Ustatus_bits}{\hyperref[sailRISCVzzyupdatezyUstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_update_ccsr_bits}{\hyperref[sailRISCVzzyupdatezyccsrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_ccsr_d}{\hyperref[sailRISCVzzyupdatezyccsrzyd]{#2}}{}%
  \ifstrequal{#1}{_update_ccsr_e}{\hyperref[sailRISCVzzyupdatezyccsrzye]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_bits}{\hyperref[sailRISCVzzyupdatezyhtifzycmdzybits]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_cmd}{\hyperref[sailRISCVzzyupdatezyhtifzycmdzycmd]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_device}{\hyperref[sailRISCVzzyupdatezyhtifzycmdzydevice]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_payload}{\hyperref[sailRISCVzzyupdatezyhtifzycmdzypayload]{#2}}{}%
  \ifstrequal{#1}{a64_barrier_domain_of_num}{\hyperref[sailRISCVza64zybarrierzydomainzyofzynum]{#2}}{}%
  \ifstrequal{#1}{a64_barrier_type_of_num}{\hyperref[sailRISCVza64zybarrierzytypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{abs_int_atom}{\hyperref[sailRISCVzabszyintzyatom]{#2}}{}%
  \ifstrequal{#1}{abs_int_plain}{\hyperref[sailRISCVzabszyintzyplain]{#2}}{}%
  \ifstrequal{#1}{accessType_to_str}{\hyperref[sailRISCVzaccessTypezytozystr]{#2}}{}%
  \ifstrequal{#1}{accrue_fflags}{\hyperref[sailRISCVzaccruezyfflags]{#2}}{}%
  \ifstrequal{#1}{add_atom}{\hyperref[sailRISCVzaddzyatom]{#2}}{}%
  \ifstrequal{#1}{add_bits}{\hyperref[sailRISCVzaddzybits]{#2}}{}%
  \ifstrequal{#1}{add_bits_int}{\hyperref[sailRISCVzaddzybitszyint]{#2}}{}%
  \ifstrequal{#1}{add_int}{\hyperref[sailRISCVzaddzyint]{#2}}{}%
  \ifstrequal{#1}{add_to_TLB39}{\hyperref[sailRISCVzaddzytozyTLB39]{#2}}{}%
  \ifstrequal{#1}{add_to_TLB48}{\hyperref[sailRISCVzaddzytozyTLB48]{#2}}{}%
  \ifstrequal{#1}{addr_to_tag_addr}{\hyperref[sailRISCVzaddrzytozytagzyaddr]{#2}}{}%
  \ifstrequal{#1}{amo_mnemonic}{\hyperref[sailRISCVzamozymnemonic]{#2}}{}%
  \ifstrequal{#1}{amoop_of_num}{\hyperref[sailRISCVzamoopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{and_bool}{\hyperref[sailRISCVzandzybool]{#2}}{}%
  \ifstrequal{#1}{and_bool_no_flow}{\hyperref[sailRISCVzandzyboolzynozyflow]{#2}}{}%
  \ifstrequal{#1}{and_vec}{\hyperref[sailRISCVzandzyvec]{#2}}{}%
  \ifstrequal{#1}{any_vector_update}{\hyperref[sailRISCVzanyzyvectorzyupdate]{#2}}{}%
  \ifstrequal{#1}{append_64}{\hyperref[sailRISCVzappendzy64]{#2}}{}%
  \ifstrequal{#1}{aqrl_str}{\hyperref[sailRISCVzaqrlzystr]{#2}}{}%
  \ifstrequal{#1}{arch_to_bits}{\hyperref[sailRISCVzarchzytozybits]{#2}}{}%
  \ifstrequal{#1}{architecture}{\hyperref[sailRISCVzarchitecture]{#2}}{}%
  \ifstrequal{#1}{assembly}{\hyperref[sailRISCVzassembly]{#2}}{}%
  \ifstrequal{#1}{bit_maybe_i}{\hyperref[sailRISCVzbitzymaybezyi]{#2}}{}%
  \ifstrequal{#1}{bit_maybe_o}{\hyperref[sailRISCVzbitzymaybezyo]{#2}}{}%
  \ifstrequal{#1}{bit_maybe_r}{\hyperref[sailRISCVzbitzymaybezyr]{#2}}{}%
  \ifstrequal{#1}{bit_maybe_w}{\hyperref[sailRISCVzbitzymaybezyw]{#2}}{}%
  \ifstrequal{#1}{bit_to_bool}{\hyperref[sailRISCVzbitzytozybool]{#2}}{}%
  \ifstrequal{#1}{bits_str}{\hyperref[sailRISCVzbitszystr]{#2}}{}%
  \ifstrequal{#1}{bitvector_access}{\hyperref[sailRISCVzbitvectorzyaccess]{#2}}{}%
  \ifstrequal{#1}{bitvector_concat}{\hyperref[sailRISCVzbitvectorzyconcat]{#2}}{}%
  \ifstrequal{#1}{bitvector_length}{\hyperref[sailRISCVzbitvectorzylength]{#2}}{}%
  \ifstrequal{#1}{bitvector_update}{\hyperref[sailRISCVzbitvectorzyupdate]{#2}}{}%
  \ifstrequal{#1}{bool_bits}{\hyperref[sailRISCVzboolzybits]{#2}}{}%
  \ifstrequal{#1}{bool_not_bits}{\hyperref[sailRISCVzboolzynotzybits]{#2}}{}%
  \ifstrequal{#1}{bool_to_bit}{\hyperref[sailRISCVzboolzytozybit]{#2}}{}%
  \ifstrequal{#1}{bool_to_bits}{\hyperref[sailRISCVzboolzytozybits]{#2}}{}%
  \ifstrequal{#1}{bop_of_num}{\hyperref[sailRISCVzbopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{btype_mnemonic}{\hyperref[sailRISCVzbtypezymnemonic]{#2}}{}%
  \ifstrequal{#1}{cache_op_kind_of_num}{\hyperref[sailRISCVzcachezyopzykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{cancel_reservation}{\hyperref[sailRISCVzcancelzyreservation]{#2}}{}%
  \ifstrequal{#1}{canonical_NaN_D}{\hyperref[sailRISCVzcanonicalzyNaNzyD]{#2}}{}%
  \ifstrequal{#1}{canonical_NaN_S}{\hyperref[sailRISCVzcanonicalzyNaNzyS]{#2}}{}%
  \ifstrequal{#1}{capBitsToCapability}{\hyperref[sailRISCVzcapBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{capBitsToEncCapability}{\hyperref[sailRISCVzcapBitsToEncCapability]{#2}}{}%
  \ifstrequal{#1}{capBoundsEqual}{\hyperref[sailRISCVzcapBoundsEqual]{#2}}{}%
  \ifstrequal{#1}{capToBits}{\hyperref[sailRISCVzcapToBits]{#2}}{}%
  \ifstrequal{#1}{capToEncCap}{\hyperref[sailRISCVzcapToEncCap]{#2}}{}%
  \ifstrequal{#1}{capToMemBits}{\hyperref[sailRISCVzcapToMemBits]{#2}}{}%
  \ifstrequal{#1}{capToString}{\hyperref[sailRISCVzcapToString]{#2}}{}%
  \ifstrequal{#1}{cap_creg_name}{\hyperref[sailRISCVzcapzycregzyname]{#2}}{}%
  \ifstrequal{#1}{cap_reg_name}{\hyperref[sailRISCVzcapzyregzyname]{#2}}{}%
  \ifstrequal{#1}{cap_reg_name_abi}{\hyperref[sailRISCVzcapzyregzynamezyabi]{#2}}{}%
  \ifstrequal{#1}{checkPTEPermission}{\hyperref[sailRISCVzcheckPTEPermission]{#2}}{}%
  \ifstrequal{#1}{check_CSR}{\hyperref[sailRISCVzcheckzyCSR]{#2}}{}%
  \ifstrequal{#1}{check_CSR_access}{\hyperref[sailRISCVzcheckzyCSRzyaccess]{#2}}{}%
  \ifstrequal{#1}{check_Counteren}{\hyperref[sailRISCVzcheckzyCounteren]{#2}}{}%
  \ifstrequal{#1}{check_TVM_SATP}{\hyperref[sailRISCVzcheckzyTVMzySATP]{#2}}{}%
  \ifstrequal{#1}{check_misaligned}{\hyperref[sailRISCVzcheckzymisaligned]{#2}}{}%
  \ifstrequal{#1}{check_res_misaligned}{\hyperref[sailRISCVzcheckzyreszymisaligned]{#2}}{}%
  \ifstrequal{#1}{checked_mem_read}{\hyperref[sailRISCVzcheckedzymemzyread]{#2}}{}%
  \ifstrequal{#1}{checked_mem_write}{\hyperref[sailRISCVzcheckedzymemzywrite]{#2}}{}%
  \ifstrequal{#1}{clint_dispatch}{\hyperref[sailRISCVzclintzydispatch]{#2}}{}%
  \ifstrequal{#1}{clint_load}{\hyperref[sailRISCVzclintzyload]{#2}}{}%
  \ifstrequal{#1}{clint_store}{\hyperref[sailRISCVzclintzystore]{#2}}{}%
  \ifstrequal{#1}{concat_str}{\hyperref[sailRISCVzconcatzystr]{#2}}{}%
  \ifstrequal{#1}{concat_str_bits}{\hyperref[sailRISCVzconcatzystrzybits]{#2}}{}%
  \ifstrequal{#1}{concat_str_dec}{\hyperref[sailRISCVzconcatzystrzydec]{#2}}{}%
  \ifstrequal{#1}{count_leading_zeros}{\hyperref[sailRISCVzcountzyleadingzyzzeros]{#2}}{}%
  \ifstrequal{#1}{creg2reg_idx}{\hyperref[sailRISCVzcreg2regzyidx]{#2}}{}%
  \ifstrequal{#1}{creg_name}{\hyperref[sailRISCVzcregzyname]{#2}}{}%
  \ifstrequal{#1}{csrAccess}{\hyperref[sailRISCVzcsrAccess]{#2}}{}%
  \ifstrequal{#1}{csrPriv}{\hyperref[sailRISCVzcsrPriv]{#2}}{}%
  \ifstrequal{#1}{csr_mnemonic}{\hyperref[sailRISCVzcsrzymnemonic]{#2}}{}%
  \ifstrequal{#1}{csr_name}{\hyperref[sailRISCVzcsrzyname]{#2}}{}%
  \ifstrequal{#1}{csr_name_map}{\hyperref[sailRISCVzcsrzynamezymap]{#2}}{}%
  \ifstrequal{#1}{csrop_of_num}{\hyperref[sailRISCVzcsropzyofzynum]{#2}}{}%
  \ifstrequal{#1}{curAsid32}{\hyperref[sailRISCVzcurAsid32]{#2}}{}%
  \ifstrequal{#1}{curAsid64}{\hyperref[sailRISCVzcurAsid64]{#2}}{}%
  \ifstrequal{#1}{curPTB32}{\hyperref[sailRISCVzcurPTB32]{#2}}{}%
  \ifstrequal{#1}{curPTB64}{\hyperref[sailRISCVzcurPTB64]{#2}}{}%
  \ifstrequal{#1}{cur_Architecture}{\hyperref[sailRISCVzcurzyArchitecture]{#2}}{}%
  \ifstrequal{#1}{dec_str}{\hyperref[sailRISCVzdeczystr]{#2}}{}%
  \ifstrequal{#1}{decimal_string_of_bits}{\hyperref[sailRISCVzdecimalzystringzyofzybits]{#2}}{}%
  \ifstrequal{#1}{decode}{\hyperref[sailRISCVzdecode]{#2}}{}%
  \ifstrequal{#1}{decodeCompressed}{\hyperref[sailRISCVzdecodeCompressed]{#2}}{}%
  \ifstrequal{#1}{def_spc}{\hyperref[sailRISCVzdefzyspc]{#2}}{}%
  \ifstrequal{#1}{def_spc_backwards}{\hyperref[sailRISCVzdefzyspczybackwards]{#2}}{}%
  \ifstrequal{#1}{def_spc_forwards}{\hyperref[sailRISCVzdefzyspczyforwards]{#2}}{}%
  \ifstrequal{#1}{def_spc_matches_prefix}{\hyperref[sailRISCVzdefzyspczymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{dirty_fd_context}{\hyperref[sailRISCVzdirtyzyfdzycontext]{#2}}{}%
  \ifstrequal{#1}{dispatchInterrupt}{\hyperref[sailRISCVzdispatchInterrupt]{#2}}{}%
  \ifstrequal{#1}{dzFlag}{\hyperref[sailRISCVzdzzFlag]{#2}}{}%
  \ifstrequal{#1}{ediv_int}{\hyperref[sailRISCVzedivzyint]{#2}}{}%
  \ifstrequal{#1}{effectivePrivilege}{\hyperref[sailRISCVzeffectivePrivilege]{#2}}{}%
  \ifstrequal{#1}{elf_entry}{\hyperref[sailRISCVzelfzyentry]{#2}}{}%
  \ifstrequal{#1}{elf_tohost}{\hyperref[sailRISCVzelfzytohost]{#2}}{}%
  \ifstrequal{#1}{emod_int}{\hyperref[sailRISCVzemodzyint]{#2}}{}%
  \ifstrequal{#1}{encCapToBits}{\hyperref[sailRISCVzencCapToBits]{#2}}{}%
  \ifstrequal{#1}{encCapabilityToCapability}{\hyperref[sailRISCVzencCapabilityToCapability]{#2}}{}%
  \ifstrequal{#1}{encdec}{\hyperref[sailRISCVzencdec]{#2}}{}%
  \ifstrequal{#1}{encdec_amoop}{\hyperref[sailRISCVzencdeczyamoop]{#2}}{}%
  \ifstrequal{#1}{encdec_bop}{\hyperref[sailRISCVzencdeczybop]{#2}}{}%
  \ifstrequal{#1}{encdec_compressed}{\hyperref[sailRISCVzencdeczycompressed]{#2}}{}%
  \ifstrequal{#1}{encdec_csrop}{\hyperref[sailRISCVzencdeczycsrop]{#2}}{}%
  \ifstrequal{#1}{encdec_iop}{\hyperref[sailRISCVzencdeczyiop]{#2}}{}%
  \ifstrequal{#1}{encdec_mul_op}{\hyperref[sailRISCVzencdeczymulzyop]{#2}}{}%
  \ifstrequal{#1}{encdec_rounding_mode}{\hyperref[sailRISCVzencdeczyroundingzymode]{#2}}{}%
  \ifstrequal{#1}{encdec_sop}{\hyperref[sailRISCVzencdeczysop]{#2}}{}%
  \ifstrequal{#1}{encdec_uop}{\hyperref[sailRISCVzencdeczyuop]{#2}}{}%
  \ifstrequal{#1}{eq_anything}{\hyperref[sailRISCVzeqzyanything]{#2}}{}%
  \ifstrequal{#1}{eq_bit}{\hyperref[sailRISCVzeqzybit]{#2}}{}%
  \ifstrequal{#1}{eq_bits}{\hyperref[sailRISCVzeqzybits]{#2}}{}%
  \ifstrequal{#1}{eq_bool}{\hyperref[sailRISCVzeqzybool]{#2}}{}%
  \ifstrequal{#1}{eq_int}{\hyperref[sailRISCVzeqzyint]{#2}}{}%
  \ifstrequal{#1}{eq_string}{\hyperref[sailRISCVzeqzystring]{#2}}{}%
  \ifstrequal{#1}{eq_unit}{\hyperref[sailRISCVzeqzyunit]{#2}}{}%
  \ifstrequal{#1}{exceptionType_to_bits}{\hyperref[sailRISCVzexceptionTypezytozybits]{#2}}{}%
  \ifstrequal{#1}{exceptionType_to_str}{\hyperref[sailRISCVzexceptionTypezytozystr]{#2}}{}%
  \ifstrequal{#1}{exception_delegatee}{\hyperref[sailRISCVzexceptionzydelegatee]{#2}}{}%
  \ifstrequal{#1}{exception_handler}{\hyperref[sailRISCVzexceptionzyhandler]{#2}}{}%
  \ifstrequal{#1}{execute}{\hyperref[sailRISCVzexecute]{#2}}{}%
  \ifstrequal{#1}{extStatus_of_bits}{\hyperref[sailRISCVzextStatuszyofzybits]{#2}}{}%
  \ifstrequal{#1}{extStatus_to_bits}{\hyperref[sailRISCVzextStatuszytozybits]{#2}}{}%
  \ifstrequal{#1}{ext_access_type_of_num}{\hyperref[sailRISCVzextzyaccesszytypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_check_CSR}{\hyperref[sailRISCVzextzycheckzyCSR]{#2}}{}%
  \ifstrequal{#1}{ext_check_CSR_fail}{\hyperref[sailRISCVzextzycheckzyCSRzyfail]{#2}}{}%
  \ifstrequal{#1}{ext_check_xret_priv}{\hyperref[sailRISCVzextzycheckzyxretzypriv]{#2}}{}%
  \ifstrequal{#1}{ext_control_check_addr}{\hyperref[sailRISCVzextzycontrolzycheckzyaddr]{#2}}{}%
  \ifstrequal{#1}{ext_control_check_pc}{\hyperref[sailRISCVzextzycontrolzycheckzypc]{#2}}{}%
  \ifstrequal{#1}{ext_data_get_addr}{\hyperref[sailRISCVzextzydatazygetzyaddr]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type_of_num}{\hyperref[sailRISCVzextzyexczytypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type_to_bits}{\hyperref[sailRISCVzextzyexczytypezytozybits]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type_to_str}{\hyperref[sailRISCVzextzyexczytypezytozystr]{#2}}{}%
  \ifstrequal{#1}{ext_fail_xret_priv}{\hyperref[sailRISCVzextzyfailzyxretzypriv]{#2}}{}%
  \ifstrequal{#1}{ext_fetch_check_pc}{\hyperref[sailRISCVzextzyfetchzycheckzypc]{#2}}{}%
  \ifstrequal{#1}{ext_fetch_hook}{\hyperref[sailRISCVzextzyfetchzyhook]{#2}}{}%
  \ifstrequal{#1}{ext_get_ptw_error}{\hyperref[sailRISCVzextzygetzyptwzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_handle_control_check_error}{\hyperref[sailRISCVzextzyhandlezycontrolzycheckzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_handle_data_check_error}{\hyperref[sailRISCVzextzyhandlezydatazycheckzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_handle_fetch_check_error}{\hyperref[sailRISCVzextzyhandlezyfetchzycheckzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_init}{\hyperref[sailRISCVzextzyinit]{#2}}{}%
  \ifstrequal{#1}{ext_init_regs}{\hyperref[sailRISCVzextzyinitzyregs]{#2}}{}%
  \ifstrequal{#1}{ext_is_CSR_defined}{\hyperref[sailRISCVzextzyiszyCSRzydefined]{#2}}{}%
  \ifstrequal{#1}{ext_post_decode_hook}{\hyperref[sailRISCVzextzypostzydecodezyhook]{#2}}{}%
  \ifstrequal{#1}{ext_post_step_hook}{\hyperref[sailRISCVzextzypostzystepzyhook]{#2}}{}%
  \ifstrequal{#1}{ext_pre_step_hook}{\hyperref[sailRISCVzextzyprezystepzyhook]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_error_of_num}{\hyperref[sailRISCVzextzyptwzyerrorzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_fail_of_num}{\hyperref[sailRISCVzextzyptwzyfailzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_lc_join}{\hyperref[sailRISCVzextzyptwzylczyjoin]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_lc_of_num}{\hyperref[sailRISCVzextzyptwzylczyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_sc_join}{\hyperref[sailRISCVzextzyptwzysczyjoin]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_sc_of_num}{\hyperref[sailRISCVzextzyptwzysczyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_read_CSR}{\hyperref[sailRISCVzextzyreadzyCSR]{#2}}{}%
  \ifstrequal{#1}{ext_rvfi_init}{\hyperref[sailRISCVzextzyrvfizyinit]{#2}}{}%
  \ifstrequal{#1}{ext_veto_disable_C}{\hyperref[sailRISCVzextzyvetozydisablezyC]{#2}}{}%
  \ifstrequal{#1}{ext_write_CSR}{\hyperref[sailRISCVzextzywritezyCSR]{#2}}{}%
  \ifstrequal{#1}{ext_write_fcsr}{\hyperref[sailRISCVzextzywritezyfcsr]{#2}}{}%
  \ifstrequal{#1}{extend_value}{\hyperref[sailRISCVzextendzyvalue]{#2}}{}%
  \ifstrequal{#1}{extern_f32Add}{\hyperref[sailRISCVzexternzyf32Add]{#2}}{}%
  \ifstrequal{#1}{extern_f32Div}{\hyperref[sailRISCVzexternzyf32Div]{#2}}{}%
  \ifstrequal{#1}{extern_f32Eq}{\hyperref[sailRISCVzexternzyf32Eq]{#2}}{}%
  \ifstrequal{#1}{extern_f32Le}{\hyperref[sailRISCVzexternzyf32Le]{#2}}{}%
  \ifstrequal{#1}{extern_f32Lt}{\hyperref[sailRISCVzexternzyf32Lt]{#2}}{}%
  \ifstrequal{#1}{extern_f32Mul}{\hyperref[sailRISCVzexternzyf32Mul]{#2}}{}%
  \ifstrequal{#1}{extern_f32MulAdd}{\hyperref[sailRISCVzexternzyf32MulAdd]{#2}}{}%
  \ifstrequal{#1}{extern_f32Sqrt}{\hyperref[sailRISCVzexternzyf32Sqrt]{#2}}{}%
  \ifstrequal{#1}{extern_f32Sub}{\hyperref[sailRISCVzexternzyf32Sub]{#2}}{}%
  \ifstrequal{#1}{extern_f32ToF64}{\hyperref[sailRISCVzexternzyf32ToF64]{#2}}{}%
  \ifstrequal{#1}{extern_f32ToI32}{\hyperref[sailRISCVzexternzyf32ToI32]{#2}}{}%
  \ifstrequal{#1}{extern_f32ToI64}{\hyperref[sailRISCVzexternzyf32ToI64]{#2}}{}%
  \ifstrequal{#1}{extern_f32ToUi32}{\hyperref[sailRISCVzexternzyf32ToUi32]{#2}}{}%
  \ifstrequal{#1}{extern_f32ToUi64}{\hyperref[sailRISCVzexternzyf32ToUi64]{#2}}{}%
  \ifstrequal{#1}{extern_f64Add}{\hyperref[sailRISCVzexternzyf64Add]{#2}}{}%
  \ifstrequal{#1}{extern_f64Div}{\hyperref[sailRISCVzexternzyf64Div]{#2}}{}%
  \ifstrequal{#1}{extern_f64Eq}{\hyperref[sailRISCVzexternzyf64Eq]{#2}}{}%
  \ifstrequal{#1}{extern_f64Le}{\hyperref[sailRISCVzexternzyf64Le]{#2}}{}%
  \ifstrequal{#1}{extern_f64Lt}{\hyperref[sailRISCVzexternzyf64Lt]{#2}}{}%
  \ifstrequal{#1}{extern_f64Mul}{\hyperref[sailRISCVzexternzyf64Mul]{#2}}{}%
  \ifstrequal{#1}{extern_f64MulAdd}{\hyperref[sailRISCVzexternzyf64MulAdd]{#2}}{}%
  \ifstrequal{#1}{extern_f64Sqrt}{\hyperref[sailRISCVzexternzyf64Sqrt]{#2}}{}%
  \ifstrequal{#1}{extern_f64Sub}{\hyperref[sailRISCVzexternzyf64Sub]{#2}}{}%
  \ifstrequal{#1}{extern_f64ToF32}{\hyperref[sailRISCVzexternzyf64ToF32]{#2}}{}%
  \ifstrequal{#1}{extern_f64ToI32}{\hyperref[sailRISCVzexternzyf64ToI32]{#2}}{}%
  \ifstrequal{#1}{extern_f64ToI64}{\hyperref[sailRISCVzexternzyf64ToI64]{#2}}{}%
  \ifstrequal{#1}{extern_f64ToUi32}{\hyperref[sailRISCVzexternzyf64ToUi32]{#2}}{}%
  \ifstrequal{#1}{extern_f64ToUi64}{\hyperref[sailRISCVzexternzyf64ToUi64]{#2}}{}%
  \ifstrequal{#1}{extern_i32ToF32}{\hyperref[sailRISCVzexternzyi32ToF32]{#2}}{}%
  \ifstrequal{#1}{extern_i32ToF64}{\hyperref[sailRISCVzexternzyi32ToF64]{#2}}{}%
  \ifstrequal{#1}{extern_i64ToF32}{\hyperref[sailRISCVzexternzyi64ToF32]{#2}}{}%
  \ifstrequal{#1}{extern_i64ToF64}{\hyperref[sailRISCVzexternzyi64ToF64]{#2}}{}%
  \ifstrequal{#1}{extern_ui32ToF32}{\hyperref[sailRISCVzexternzyui32ToF32]{#2}}{}%
  \ifstrequal{#1}{extern_ui32ToF64}{\hyperref[sailRISCVzexternzyui32ToF64]{#2}}{}%
  \ifstrequal{#1}{extern_ui64ToF32}{\hyperref[sailRISCVzexternzyui64ToF32]{#2}}{}%
  \ifstrequal{#1}{extern_ui64ToF64}{\hyperref[sailRISCVzexternzyui64ToF64]{#2}}{}%
  \ifstrequal{#1}{f_bin_op_D_of_num}{\hyperref[sailRISCVzfzybinzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_op_S_of_num}{\hyperref[sailRISCVzfzybinzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_op_D_of_num}{\hyperref[sailRISCVzfzybinzyrmzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_op_S_of_num}{\hyperref[sailRISCVzfzybinzyrmzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_type_mnemonic_D}{\hyperref[sailRISCVzfzybinzyrmzytypezymnemoniczyD]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_type_mnemonic_S}{\hyperref[sailRISCVzfzybinzyrmzytypezymnemoniczyS]{#2}}{}%
  \ifstrequal{#1}{f_bin_type_mnemonic_D}{\hyperref[sailRISCVzfzybinzytypezymnemoniczyD]{#2}}{}%
  \ifstrequal{#1}{f_bin_type_mnemonic_S}{\hyperref[sailRISCVzfzybinzytypezymnemoniczyS]{#2}}{}%
  \ifstrequal{#1}{f_is_NaN_D}{\hyperref[sailRISCVzfzyiszyNaNzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_NaN_S}{\hyperref[sailRISCVzfzyiszyNaNzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_QNaN_D}{\hyperref[sailRISCVzfzyiszyQNaNzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_QNaN_S}{\hyperref[sailRISCVzfzyiszyQNaNzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_SNaN_D}{\hyperref[sailRISCVzfzyiszySNaNzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_SNaN_S}{\hyperref[sailRISCVzfzyiszySNaNzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_inf_D}{\hyperref[sailRISCVzfzyiszynegzyinfzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_inf_S}{\hyperref[sailRISCVzfzyiszynegzyinfzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_norm_D}{\hyperref[sailRISCVzfzyiszynegzynormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_norm_S}{\hyperref[sailRISCVzfzyiszynegzynormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_subnorm_D}{\hyperref[sailRISCVzfzyiszynegzysubnormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_subnorm_S}{\hyperref[sailRISCVzfzyiszynegzysubnormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_zero_D}{\hyperref[sailRISCVzfzyiszynegzyzzerozyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_zero_S}{\hyperref[sailRISCVzfzyiszynegzyzzerozyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_inf_D}{\hyperref[sailRISCVzfzyiszyposzyinfzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_inf_S}{\hyperref[sailRISCVzfzyiszyposzyinfzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_norm_D}{\hyperref[sailRISCVzfzyiszyposzynormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_norm_S}{\hyperref[sailRISCVzfzyiszyposzynormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_subnorm_D}{\hyperref[sailRISCVzfzyiszyposzysubnormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_subnorm_S}{\hyperref[sailRISCVzfzyiszyposzysubnormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_zero_D}{\hyperref[sailRISCVzfzyiszyposzyzzerozyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_zero_S}{\hyperref[sailRISCVzfzyiszyposzyzzerozyS]{#2}}{}%
  \ifstrequal{#1}{f_madd_op_D_of_num}{\hyperref[sailRISCVzfzymaddzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_madd_op_S_of_num}{\hyperref[sailRISCVzfzymaddzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_madd_type_mnemonic_D}{\hyperref[sailRISCVzfzymaddzytypezymnemoniczyD]{#2}}{}%
  \ifstrequal{#1}{f_madd_type_mnemonic_S}{\hyperref[sailRISCVzfzymaddzytypezymnemoniczyS]{#2}}{}%
  \ifstrequal{#1}{f_un_op_D_of_num}{\hyperref[sailRISCVzfzyunzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_op_S_of_num}{\hyperref[sailRISCVzfzyunzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_op_D_of_num}{\hyperref[sailRISCVzfzyunzyrmzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_op_S_of_num}{\hyperref[sailRISCVzfzyunzyrmzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_type_mnemonic_D}{\hyperref[sailRISCVzfzyunzyrmzytypezymnemoniczyD]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_type_mnemonic_S}{\hyperref[sailRISCVzfzyunzyrmzytypezymnemoniczyS]{#2}}{}%
  \ifstrequal{#1}{f_un_type_mnemonic_D}{\hyperref[sailRISCVzfzyunzytypezymnemoniczyD]{#2}}{}%
  \ifstrequal{#1}{f_un_type_mnemonic_S}{\hyperref[sailRISCVzfzyunzytypezymnemoniczyS]{#2}}{}%
  \ifstrequal{#1}{fastRepCheck}{\hyperref[sailRISCVzfastRepCheck]{#2}}{}%
  \ifstrequal{#1}{fdiv_int}{\hyperref[sailRISCVzfdivzyint]{#2}}{}%
  \ifstrequal{#1}{fence_bits}{\hyperref[sailRISCVzfencezybits]{#2}}{}%
  \ifstrequal{#1}{feq_quiet_D}{\hyperref[sailRISCVzfeqzyquietzyD]{#2}}{}%
  \ifstrequal{#1}{feq_quiet_S}{\hyperref[sailRISCVzfeqzyquietzyS]{#2}}{}%
  \ifstrequal{#1}{fetch}{\hyperref[sailRISCVzfetch]{#2}}{}%
  \ifstrequal{#1}{findPendingInterrupt}{\hyperref[sailRISCVzfindPendingInterrupt]{#2}}{}%
  \ifstrequal{#1}{fle_D}{\hyperref[sailRISCVzflezyD]{#2}}{}%
  \ifstrequal{#1}{fle_S}{\hyperref[sailRISCVzflezyS]{#2}}{}%
  \ifstrequal{#1}{flt_D}{\hyperref[sailRISCVzfltzyD]{#2}}{}%
  \ifstrequal{#1}{flt_S}{\hyperref[sailRISCVzfltzyS]{#2}}{}%
  \ifstrequal{#1}{flush_TLB}{\hyperref[sailRISCVzflushzyTLB]{#2}}{}%
  \ifstrequal{#1}{flush_TLB39}{\hyperref[sailRISCVzflushzyTLB39]{#2}}{}%
  \ifstrequal{#1}{flush_TLB48}{\hyperref[sailRISCVzflushzyTLB48]{#2}}{}%
  \ifstrequal{#1}{flush_TLB_Entry}{\hyperref[sailRISCVzflushzyTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{fmake_D}{\hyperref[sailRISCVzfmakezyD]{#2}}{}%
  \ifstrequal{#1}{fmake_S}{\hyperref[sailRISCVzfmakezyS]{#2}}{}%
  \ifstrequal{#1}{fmod_int}{\hyperref[sailRISCVzfmodzyint]{#2}}{}%
  \ifstrequal{#1}{freg_name}{\hyperref[sailRISCVzfregzyname]{#2}}{}%
  \ifstrequal{#1}{freg_name_abi}{\hyperref[sailRISCVzfregzynamezyabi]{#2}}{}%
  \ifstrequal{#1}{fregval_from_freg}{\hyperref[sailRISCVzfregvalzyfromzyfreg]{#2}}{}%
  \ifstrequal{#1}{fregval_into_freg}{\hyperref[sailRISCVzfregvalzyintozyfreg]{#2}}{}%
  \ifstrequal{#1}{frm_mnemonic}{\hyperref[sailRISCVzfrmzymnemonic]{#2}}{}%
  \ifstrequal{#1}{fsplit_D}{\hyperref[sailRISCVzfsplitzyD]{#2}}{}%
  \ifstrequal{#1}{fsplit_S}{\hyperref[sailRISCVzfsplitzyS]{#2}}{}%
  \ifstrequal{#1}{getCapBase}{\hyperref[sailRISCVzgetCapBase]{#2}}{}%
  \ifstrequal{#1}{getCapBaseBits}{\hyperref[sailRISCVzgetCapBaseBits]{#2}}{}%
  \ifstrequal{#1}{getCapBounds}{\hyperref[sailRISCVzgetCapBounds]{#2}}{}%
  \ifstrequal{#1}{getCapBoundsBits}{\hyperref[sailRISCVzgetCapBoundsBits]{#2}}{}%
  \ifstrequal{#1}{getCapCursor}{\hyperref[sailRISCVzgetCapCursor]{#2}}{}%
  \ifstrequal{#1}{getCapFlags}{\hyperref[sailRISCVzgetCapFlags]{#2}}{}%
  \ifstrequal{#1}{getCapHardPerms}{\hyperref[sailRISCVzgetCapHardPerms]{#2}}{}%
  \ifstrequal{#1}{getCapLength}{\hyperref[sailRISCVzgetCapLength]{#2}}{}%
  \ifstrequal{#1}{getCapOffset}{\hyperref[sailRISCVzgetCapOffset]{#2}}{}%
  \ifstrequal{#1}{getCapOffsetBits}{\hyperref[sailRISCVzgetCapOffsetBits]{#2}}{}%
  \ifstrequal{#1}{getCapPerms}{\hyperref[sailRISCVzgetCapPerms]{#2}}{}%
  \ifstrequal{#1}{getCapTop}{\hyperref[sailRISCVzgetCapTop]{#2}}{}%
  \ifstrequal{#1}{getCapTopBits}{\hyperref[sailRISCVzgetCapTopBits]{#2}}{}%
  \ifstrequal{#1}{getPendingSet}{\hyperref[sailRISCVzgetPendingSet]{#2}}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\hyperref[sailRISCVzgetRepresentableAlignmentMask]{#2}}{}%
  \ifstrequal{#1}{getRepresentableLength}{\hyperref[sailRISCVzgetRepresentableLength]{#2}}{}%
  \ifstrequal{#1}{get_arch_pc}{\hyperref[sailRISCVzgetzyarchzypc]{#2}}{}%
  \ifstrequal{#1}{get_cheri_mode_cap_addr}{\hyperref[sailRISCVzgetzycherizymodezycapzyaddr]{#2}}{}%
  \ifstrequal{#1}{get_config_print_instr}{\hyperref[sailRISCVzgetzyconfigzyprintzyinstr]{#2}}{}%
  \ifstrequal{#1}{get_config_print_mem}{\hyperref[sailRISCVzgetzyconfigzyprintzymem]{#2}}{}%
  \ifstrequal{#1}{get_config_print_platform}{\hyperref[sailRISCVzgetzyconfigzyprintzyplatform]{#2}}{}%
  \ifstrequal{#1}{get_config_print_reg}{\hyperref[sailRISCVzgetzyconfigzyprintzyreg]{#2}}{}%
  \ifstrequal{#1}{get_mstatus_SXL}{\hyperref[sailRISCVzgetzymstatuszySXL]{#2}}{}%
  \ifstrequal{#1}{get_mstatus_UXL}{\hyperref[sailRISCVzgetzymstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{get_mtvec}{\hyperref[sailRISCVzgetzymtvec]{#2}}{}%
  \ifstrequal{#1}{get_next_pc}{\hyperref[sailRISCVzgetzynextzypc]{#2}}{}%
  \ifstrequal{#1}{get_slice_int}{\hyperref[sailRISCVzgetzyslicezyint]{#2}}{}%
  \ifstrequal{#1}{get_sstatus_UXL}{\hyperref[sailRISCVzgetzysstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{get_stvec}{\hyperref[sailRISCVzgetzystvec]{#2}}{}%
  \ifstrequal{#1}{get_utvec}{\hyperref[sailRISCVzgetzyutvec]{#2}}{}%
  \ifstrequal{#1}{get_xret_target}{\hyperref[sailRISCVzgetzyxretzytarget]{#2}}{}%
  \ifstrequal{#1}{gt_int}{\hyperref[sailRISCVzgtzyint]{#2}}{}%
  \ifstrequal{#1}{gteq_int}{\hyperref[sailRISCVzgteqzyint]{#2}}{}%
  \ifstrequal{#1}{handle_cheri_cap_exception}{\hyperref[sailRISCVzhandlezycherizycapzyexception]{#2}}{}%
  \ifstrequal{#1}{handle_cheri_pcc_exception}{\hyperref[sailRISCVzhandlezycherizypcczyexception]{#2}}{}%
  \ifstrequal{#1}{handle_cheri_reg_exception}{\hyperref[sailRISCVzhandlezycherizyregzyexception]{#2}}{}%
  \ifstrequal{#1}{handle_exception}{\hyperref[sailRISCVzhandlezyexception]{#2}}{}%
  \ifstrequal{#1}{handle_illegal}{\hyperref[sailRISCVzhandlezyillegal]{#2}}{}%
  \ifstrequal{#1}{handle_interrupt}{\hyperref[sailRISCVzhandlezyinterrupt]{#2}}{}%
  \ifstrequal{#1}{handle_load_cap_via_cap}{\hyperref[sailRISCVzhandlezyloadzycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_load_data_via_cap}{\hyperref[sailRISCVzhandlezyloadzydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_loadres_cap_via_cap}{\hyperref[sailRISCVzhandlezyloadreszycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_loadres_data_via_cap}{\hyperref[sailRISCVzhandlezyloadreszydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_mem_exception}{\hyperref[sailRISCVzhandlezymemzyexception]{#2}}{}%
  \ifstrequal{#1}{handle_store_cap_via_cap}{\hyperref[sailRISCVzhandlezystorezycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_store_cond_cap_via_cap}{\hyperref[sailRISCVzhandlezystorezycondzycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_store_cond_data_via_cap}{\hyperref[sailRISCVzhandlezystorezycondzydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_store_data_via_cap}{\hyperref[sailRISCVzhandlezystorezydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_trap_extension}{\hyperref[sailRISCVzhandlezytrapzyextension]{#2}}{}%
  \ifstrequal{#1}{hasReservedOType}{\hyperref[sailRISCVzhasReservedOType]{#2}}{}%
  \ifstrequal{#1}{haveAtomics}{\hyperref[sailRISCVzhaveAtomics]{#2}}{}%
  \ifstrequal{#1}{haveDExt}{\hyperref[sailRISCVzhaveDExt]{#2}}{}%
  \ifstrequal{#1}{haveFExt}{\hyperref[sailRISCVzhaveFExt]{#2}}{}%
  \ifstrequal{#1}{haveMulDiv}{\hyperref[sailRISCVzhaveMulDiv]{#2}}{}%
  \ifstrequal{#1}{haveNExt}{\hyperref[sailRISCVzhaveNExt]{#2}}{}%
  \ifstrequal{#1}{haveRVC}{\hyperref[sailRISCVzhaveRVC]{#2}}{}%
  \ifstrequal{#1}{haveSupMode}{\hyperref[sailRISCVzhaveSupMode]{#2}}{}%
  \ifstrequal{#1}{haveUsrMode}{\hyperref[sailRISCVzhaveUsrMode]{#2}}{}%
  \ifstrequal{#1}{haveXcheri}{\hyperref[sailRISCVzhaveXcheri]{#2}}{}%
  \ifstrequal{#1}{hex_bits}{\hyperref[sailRISCVzhexzybits]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1}{\hyperref[sailRISCVzhexzybitszy1]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10}{\hyperref[sailRISCVzhexzybitszy10]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_backwards}{\hyperref[sailRISCVzhexzybitszy10zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_backwards_matches}{\hyperref[sailRISCVzhexzybitszy10zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_forwards}{\hyperref[sailRISCVzhexzybitszy10zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_forwards_matches}{\hyperref[sailRISCVzhexzybitszy10zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_matches_prefix}{\hyperref[sailRISCVzhexzybitszy10zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11}{\hyperref[sailRISCVzhexzybitszy11]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_backwards}{\hyperref[sailRISCVzhexzybitszy11zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_backwards_matches}{\hyperref[sailRISCVzhexzybitszy11zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_forwards}{\hyperref[sailRISCVzhexzybitszy11zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_forwards_matches}{\hyperref[sailRISCVzhexzybitszy11zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_matches_prefix}{\hyperref[sailRISCVzhexzybitszy11zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12}{\hyperref[sailRISCVzhexzybitszy12]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_backwards}{\hyperref[sailRISCVzhexzybitszy12zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_backwards_matches}{\hyperref[sailRISCVzhexzybitszy12zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_forwards}{\hyperref[sailRISCVzhexzybitszy12zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_forwards_matches}{\hyperref[sailRISCVzhexzybitszy12zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13}{\hyperref[sailRISCVzhexzybitszy13]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_backwards}{\hyperref[sailRISCVzhexzybitszy13zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_backwards_matches}{\hyperref[sailRISCVzhexzybitszy13zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_forwards}{\hyperref[sailRISCVzhexzybitszy13zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_forwards_matches}{\hyperref[sailRISCVzhexzybitszy13zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_matches_prefix}{\hyperref[sailRISCVzhexzybitszy13zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14}{\hyperref[sailRISCVzhexzybitszy14]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_backwards}{\hyperref[sailRISCVzhexzybitszy14zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_backwards_matches}{\hyperref[sailRISCVzhexzybitszy14zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_forwards}{\hyperref[sailRISCVzhexzybitszy14zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_forwards_matches}{\hyperref[sailRISCVzhexzybitszy14zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_matches_prefix}{\hyperref[sailRISCVzhexzybitszy14zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15}{\hyperref[sailRISCVzhexzybitszy15]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_backwards}{\hyperref[sailRISCVzhexzybitszy15zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_backwards_matches}{\hyperref[sailRISCVzhexzybitszy15zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_forwards}{\hyperref[sailRISCVzhexzybitszy15zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_forwards_matches}{\hyperref[sailRISCVzhexzybitszy15zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_matches_prefix}{\hyperref[sailRISCVzhexzybitszy15zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16}{\hyperref[sailRISCVzhexzybitszy16]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_backwards}{\hyperref[sailRISCVzhexzybitszy16zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_backwards_matches}{\hyperref[sailRISCVzhexzybitszy16zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_forwards}{\hyperref[sailRISCVzhexzybitszy16zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_forwards_matches}{\hyperref[sailRISCVzhexzybitszy16zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_matches_prefix}{\hyperref[sailRISCVzhexzybitszy16zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17}{\hyperref[sailRISCVzhexzybitszy17]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_backwards}{\hyperref[sailRISCVzhexzybitszy17zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_backwards_matches}{\hyperref[sailRISCVzhexzybitszy17zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_forwards}{\hyperref[sailRISCVzhexzybitszy17zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_forwards_matches}{\hyperref[sailRISCVzhexzybitszy17zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_matches_prefix}{\hyperref[sailRISCVzhexzybitszy17zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18}{\hyperref[sailRISCVzhexzybitszy18]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_backwards}{\hyperref[sailRISCVzhexzybitszy18zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_backwards_matches}{\hyperref[sailRISCVzhexzybitszy18zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_forwards}{\hyperref[sailRISCVzhexzybitszy18zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_forwards_matches}{\hyperref[sailRISCVzhexzybitszy18zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_matches_prefix}{\hyperref[sailRISCVzhexzybitszy18zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19}{\hyperref[sailRISCVzhexzybitszy19]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_backwards}{\hyperref[sailRISCVzhexzybitszy19zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_backwards_matches}{\hyperref[sailRISCVzhexzybitszy19zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_forwards}{\hyperref[sailRISCVzhexzybitszy19zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_forwards_matches}{\hyperref[sailRISCVzhexzybitszy19zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_matches_prefix}{\hyperref[sailRISCVzhexzybitszy19zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_backwards}{\hyperref[sailRISCVzhexzybitszy1zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_backwards_matches}{\hyperref[sailRISCVzhexzybitszy1zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_forwards}{\hyperref[sailRISCVzhexzybitszy1zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_forwards_matches}{\hyperref[sailRISCVzhexzybitszy1zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_matches_prefix}{\hyperref[sailRISCVzhexzybitszy1zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2}{\hyperref[sailRISCVzhexzybitszy2]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20}{\hyperref[sailRISCVzhexzybitszy20]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_backwards}{\hyperref[sailRISCVzhexzybitszy20zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_backwards_matches}{\hyperref[sailRISCVzhexzybitszy20zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_forwards}{\hyperref[sailRISCVzhexzybitszy20zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_forwards_matches}{\hyperref[sailRISCVzhexzybitszy20zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_matches_prefix}{\hyperref[sailRISCVzhexzybitszy20zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21}{\hyperref[sailRISCVzhexzybitszy21]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_backwards}{\hyperref[sailRISCVzhexzybitszy21zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_backwards_matches}{\hyperref[sailRISCVzhexzybitszy21zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_forwards}{\hyperref[sailRISCVzhexzybitszy21zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_forwards_matches}{\hyperref[sailRISCVzhexzybitszy21zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_matches_prefix}{\hyperref[sailRISCVzhexzybitszy21zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22}{\hyperref[sailRISCVzhexzybitszy22]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_backwards}{\hyperref[sailRISCVzhexzybitszy22zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_backwards_matches}{\hyperref[sailRISCVzhexzybitszy22zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_forwards}{\hyperref[sailRISCVzhexzybitszy22zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_forwards_matches}{\hyperref[sailRISCVzhexzybitszy22zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_matches_prefix}{\hyperref[sailRISCVzhexzybitszy22zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23}{\hyperref[sailRISCVzhexzybitszy23]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_backwards}{\hyperref[sailRISCVzhexzybitszy23zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_backwards_matches}{\hyperref[sailRISCVzhexzybitszy23zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_forwards}{\hyperref[sailRISCVzhexzybitszy23zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_forwards_matches}{\hyperref[sailRISCVzhexzybitszy23zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_matches_prefix}{\hyperref[sailRISCVzhexzybitszy23zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24}{\hyperref[sailRISCVzhexzybitszy24]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_backwards}{\hyperref[sailRISCVzhexzybitszy24zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_backwards_matches}{\hyperref[sailRISCVzhexzybitszy24zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_forwards}{\hyperref[sailRISCVzhexzybitszy24zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_forwards_matches}{\hyperref[sailRISCVzhexzybitszy24zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_matches_prefix}{\hyperref[sailRISCVzhexzybitszy24zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25}{\hyperref[sailRISCVzhexzybitszy25]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_backwards}{\hyperref[sailRISCVzhexzybitszy25zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_backwards_matches}{\hyperref[sailRISCVzhexzybitszy25zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_forwards}{\hyperref[sailRISCVzhexzybitszy25zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_forwards_matches}{\hyperref[sailRISCVzhexzybitszy25zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_matches_prefix}{\hyperref[sailRISCVzhexzybitszy25zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26}{\hyperref[sailRISCVzhexzybitszy26]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_backwards}{\hyperref[sailRISCVzhexzybitszy26zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_backwards_matches}{\hyperref[sailRISCVzhexzybitszy26zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_forwards}{\hyperref[sailRISCVzhexzybitszy26zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_forwards_matches}{\hyperref[sailRISCVzhexzybitszy26zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_matches_prefix}{\hyperref[sailRISCVzhexzybitszy26zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27}{\hyperref[sailRISCVzhexzybitszy27]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_backwards}{\hyperref[sailRISCVzhexzybitszy27zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_backwards_matches}{\hyperref[sailRISCVzhexzybitszy27zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_forwards}{\hyperref[sailRISCVzhexzybitszy27zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_forwards_matches}{\hyperref[sailRISCVzhexzybitszy27zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_matches_prefix}{\hyperref[sailRISCVzhexzybitszy27zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28}{\hyperref[sailRISCVzhexzybitszy28]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_backwards}{\hyperref[sailRISCVzhexzybitszy28zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_backwards_matches}{\hyperref[sailRISCVzhexzybitszy28zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_forwards}{\hyperref[sailRISCVzhexzybitszy28zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_forwards_matches}{\hyperref[sailRISCVzhexzybitszy28zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_matches_prefix}{\hyperref[sailRISCVzhexzybitszy28zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29}{\hyperref[sailRISCVzhexzybitszy29]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_backwards}{\hyperref[sailRISCVzhexzybitszy29zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_backwards_matches}{\hyperref[sailRISCVzhexzybitszy29zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_forwards}{\hyperref[sailRISCVzhexzybitszy29zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_forwards_matches}{\hyperref[sailRISCVzhexzybitszy29zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_matches_prefix}{\hyperref[sailRISCVzhexzybitszy29zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_backwards}{\hyperref[sailRISCVzhexzybitszy2zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_backwards_matches}{\hyperref[sailRISCVzhexzybitszy2zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_forwards}{\hyperref[sailRISCVzhexzybitszy2zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_forwards_matches}{\hyperref[sailRISCVzhexzybitszy2zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_matches_prefix}{\hyperref[sailRISCVzhexzybitszy2zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3}{\hyperref[sailRISCVzhexzybitszy3]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30}{\hyperref[sailRISCVzhexzybitszy30]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_backwards}{\hyperref[sailRISCVzhexzybitszy30zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_backwards_matches}{\hyperref[sailRISCVzhexzybitszy30zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_forwards}{\hyperref[sailRISCVzhexzybitszy30zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_forwards_matches}{\hyperref[sailRISCVzhexzybitszy30zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_matches_prefix}{\hyperref[sailRISCVzhexzybitszy30zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31}{\hyperref[sailRISCVzhexzybitszy31]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_backwards}{\hyperref[sailRISCVzhexzybitszy31zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_backwards_matches}{\hyperref[sailRISCVzhexzybitszy31zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_forwards}{\hyperref[sailRISCVzhexzybitszy31zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_forwards_matches}{\hyperref[sailRISCVzhexzybitszy31zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_matches_prefix}{\hyperref[sailRISCVzhexzybitszy31zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32}{\hyperref[sailRISCVzhexzybitszy32]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_backwards}{\hyperref[sailRISCVzhexzybitszy32zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_backwards_matches}{\hyperref[sailRISCVzhexzybitszy32zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_forwards}{\hyperref[sailRISCVzhexzybitszy32zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_forwards_matches}{\hyperref[sailRISCVzhexzybitszy32zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_matches_prefix}{\hyperref[sailRISCVzhexzybitszy32zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33}{\hyperref[sailRISCVzhexzybitszy33]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_backwards}{\hyperref[sailRISCVzhexzybitszy33zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_backwards_matches}{\hyperref[sailRISCVzhexzybitszy33zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_forwards}{\hyperref[sailRISCVzhexzybitszy33zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_forwards_matches}{\hyperref[sailRISCVzhexzybitszy33zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_matches_prefix}{\hyperref[sailRISCVzhexzybitszy33zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_backwards}{\hyperref[sailRISCVzhexzybitszy3zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_backwards_matches}{\hyperref[sailRISCVzhexzybitszy3zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_forwards}{\hyperref[sailRISCVzhexzybitszy3zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_forwards_matches}{\hyperref[sailRISCVzhexzybitszy3zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_matches_prefix}{\hyperref[sailRISCVzhexzybitszy3zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4}{\hyperref[sailRISCVzhexzybitszy4]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48}{\hyperref[sailRISCVzhexzybitszy48]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_backwards}{\hyperref[sailRISCVzhexzybitszy48zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_backwards_matches}{\hyperref[sailRISCVzhexzybitszy48zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_forwards}{\hyperref[sailRISCVzhexzybitszy48zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_forwards_matches}{\hyperref[sailRISCVzhexzybitszy48zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_matches_prefix}{\hyperref[sailRISCVzhexzybitszy48zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_backwards}{\hyperref[sailRISCVzhexzybitszy4zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_backwards_matches}{\hyperref[sailRISCVzhexzybitszy4zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_forwards}{\hyperref[sailRISCVzhexzybitszy4zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_forwards_matches}{\hyperref[sailRISCVzhexzybitszy4zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_matches_prefix}{\hyperref[sailRISCVzhexzybitszy4zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5}{\hyperref[sailRISCVzhexzybitszy5]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_backwards}{\hyperref[sailRISCVzhexzybitszy5zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_backwards_matches}{\hyperref[sailRISCVzhexzybitszy5zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_forwards}{\hyperref[sailRISCVzhexzybitszy5zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_forwards_matches}{\hyperref[sailRISCVzhexzybitszy5zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_matches_prefix}{\hyperref[sailRISCVzhexzybitszy5zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6}{\hyperref[sailRISCVzhexzybitszy6]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64}{\hyperref[sailRISCVzhexzybitszy64]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_backwards}{\hyperref[sailRISCVzhexzybitszy64zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_backwards_matches}{\hyperref[sailRISCVzhexzybitszy64zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_forwards}{\hyperref[sailRISCVzhexzybitszy64zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_forwards_matches}{\hyperref[sailRISCVzhexzybitszy64zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_matches_prefix}{\hyperref[sailRISCVzhexzybitszy64zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_backwards}{\hyperref[sailRISCVzhexzybitszy6zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_backwards_matches}{\hyperref[sailRISCVzhexzybitszy6zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_forwards}{\hyperref[sailRISCVzhexzybitszy6zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_forwards_matches}{\hyperref[sailRISCVzhexzybitszy6zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_matches_prefix}{\hyperref[sailRISCVzhexzybitszy6zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7}{\hyperref[sailRISCVzhexzybitszy7]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_backwards}{\hyperref[sailRISCVzhexzybitszy7zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_backwards_matches}{\hyperref[sailRISCVzhexzybitszy7zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_forwards}{\hyperref[sailRISCVzhexzybitszy7zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_forwards_matches}{\hyperref[sailRISCVzhexzybitszy7zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_matches_prefix}{\hyperref[sailRISCVzhexzybitszy7zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8}{\hyperref[sailRISCVzhexzybitszy8]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_backwards}{\hyperref[sailRISCVzhexzybitszy8zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_backwards_matches}{\hyperref[sailRISCVzhexzybitszy8zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_forwards}{\hyperref[sailRISCVzhexzybitszy8zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_forwards_matches}{\hyperref[sailRISCVzhexzybitszy8zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_matches_prefix}{\hyperref[sailRISCVzhexzybitszy8zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9}{\hyperref[sailRISCVzhexzybitszy9]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_backwards}{\hyperref[sailRISCVzhexzybitszy9zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_backwards_matches}{\hyperref[sailRISCVzhexzybitszy9zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_forwards}{\hyperref[sailRISCVzhexzybitszy9zyforwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_forwards_matches}{\hyperref[sailRISCVzhexzybitszy9zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_matches_prefix}{\hyperref[sailRISCVzhexzybitszy9zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_str}{\hyperref[sailRISCVzhexzystr]{#2}}{}%
  \ifstrequal{#1}{htif_load}{\hyperref[sailRISCVzhtifzyload]{#2}}{}%
  \ifstrequal{#1}{htif_store}{\hyperref[sailRISCVzhtifzystore]{#2}}{}%
  \ifstrequal{#1}{htif_tick}{\hyperref[sailRISCVzhtifzytick]{#2}}{}%
  \ifstrequal{#1}{in32BitMode}{\hyperref[sailRISCVzin32BitMode]{#2}}{}%
  \ifstrequal{#1}{inCapBounds}{\hyperref[sailRISCVzinCapBounds]{#2}}{}%
  \ifstrequal{#1}{incCapOffset}{\hyperref[sailRISCVzincCapOffset]{#2}}{}%
  \ifstrequal{#1}{init_base_regs}{\hyperref[sailRISCVzinitzybasezyregs]{#2}}{}%
  \ifstrequal{#1}{init_fdext_regs}{\hyperref[sailRISCVzinitzyfdextzyregs]{#2}}{}%
  \ifstrequal{#1}{init_model}{\hyperref[sailRISCVzinitzymodel]{#2}}{}%
  \ifstrequal{#1}{init_platform}{\hyperref[sailRISCVzinitzyplatform]{#2}}{}%
  \ifstrequal{#1}{init_pmp}{\hyperref[sailRISCVzinitzypmp]{#2}}{}%
  \ifstrequal{#1}{init_sys}{\hyperref[sailRISCVzinitzysys]{#2}}{}%
  \ifstrequal{#1}{init_vmem}{\hyperref[sailRISCVzinitzyvmem]{#2}}{}%
  \ifstrequal{#1}{init_vmem_sv39}{\hyperref[sailRISCVzinitzyvmemzysv39]{#2}}{}%
  \ifstrequal{#1}{init_vmem_sv48}{\hyperref[sailRISCVzinitzyvmemzysv48]{#2}}{}%
  \ifstrequal{#1}{initial_analysis}{\hyperref[sailRISCVzinitialzyanalysis]{#2}}{}%
  \ifstrequal{#1}{int_power}{\hyperref[sailRISCVzintzypower]{#2}}{}%
  \ifstrequal{#1}{int_to_cap}{\hyperref[sailRISCVzintzytozycap]{#2}}{}%
  \ifstrequal{#1}{internal_error}{\hyperref[sailRISCVzinternalzyerror]{#2}}{}%
  \ifstrequal{#1}{interruptType_to_bits}{\hyperref[sailRISCVzinterruptTypezytozybits]{#2}}{}%
  \ifstrequal{#1}{invalidateCap}{\hyperref[sailRISCVzinvalidateCap]{#2}}{}%
  \ifstrequal{#1}{iop_of_num}{\hyperref[sailRISCVziopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{isCapSealed}{\hyperref[sailRISCVzisCapSealed]{#2}}{}%
  \ifstrequal{#1}{isInvalidPTE}{\hyperref[sailRISCVzisInvalidPTE]{#2}}{}%
  \ifstrequal{#1}{isPTEPtr}{\hyperref[sailRISCVzisPTEPtr]{#2}}{}%
  \ifstrequal{#1}{isRVC}{\hyperref[sailRISCVzisRVC]{#2}}{}%
  \ifstrequal{#1}{isValidSv39Addr}{\hyperref[sailRISCVzisValidSv39Addr]{#2}}{}%
  \ifstrequal{#1}{isValidSv48Addr}{\hyperref[sailRISCVzisValidSv48Addr]{#2}}{}%
  \ifstrequal{#1}{is_CSR_defined}{\hyperref[sailRISCVziszyCSRzydefined]{#2}}{}%
  \ifstrequal{#1}{is_RV32D_or_RV64D}{\hyperref[sailRISCVziszyRV32DzyorzyRV64D]{#2}}{}%
  \ifstrequal{#1}{is_RV32F_or_RV64F}{\hyperref[sailRISCVziszyRV32FzyorzyRV64F]{#2}}{}%
  \ifstrequal{#1}{is_RV64D}{\hyperref[sailRISCVziszyRV64D]{#2}}{}%
  \ifstrequal{#1}{is_RV64F}{\hyperref[sailRISCVziszyRV64F]{#2}}{}%
  \ifstrequal{#1}{is_aligned_addr}{\hyperref[sailRISCVziszyalignedzyaddr]{#2}}{}%
  \ifstrequal{#1}{is_none}{\hyperref[sailRISCVziszynone]{#2}}{}%
  \ifstrequal{#1}{is_some}{\hyperref[sailRISCVziszysome]{#2}}{}%
  \ifstrequal{#1}{itype_mnemonic}{\hyperref[sailRISCVzitypezymnemonic]{#2}}{}%
  \ifstrequal{#1}{legalize_ccsr}{\hyperref[sailRISCVzlegalizzezyccsr]{#2}}{}%
  \ifstrequal{#1}{legalize_epcc}{\hyperref[sailRISCVzlegalizzezyepcc]{#2}}{}%
  \ifstrequal{#1}{legalize_mcounteren}{\hyperref[sailRISCVzlegalizzezymcounteren]{#2}}{}%
  \ifstrequal{#1}{legalize_mcountinhibit}{\hyperref[sailRISCVzlegalizzezymcountinhibit]{#2}}{}%
  \ifstrequal{#1}{legalize_medeleg}{\hyperref[sailRISCVzlegalizzezymedeleg]{#2}}{}%
  \ifstrequal{#1}{legalize_mideleg}{\hyperref[sailRISCVzlegalizzezymideleg]{#2}}{}%
  \ifstrequal{#1}{legalize_mie}{\hyperref[sailRISCVzlegalizzezymie]{#2}}{}%
  \ifstrequal{#1}{legalize_mip}{\hyperref[sailRISCVzlegalizzezymip]{#2}}{}%
  \ifstrequal{#1}{legalize_misa}{\hyperref[sailRISCVzlegalizzezymisa]{#2}}{}%
  \ifstrequal{#1}{legalize_mstatus}{\hyperref[sailRISCVzlegalizzezymstatus]{#2}}{}%
  \ifstrequal{#1}{legalize_satp}{\hyperref[sailRISCVzlegalizzezysatp]{#2}}{}%
  \ifstrequal{#1}{legalize_satp32}{\hyperref[sailRISCVzlegalizzezysatp32]{#2}}{}%
  \ifstrequal{#1}{legalize_satp64}{\hyperref[sailRISCVzlegalizzezysatp64]{#2}}{}%
  \ifstrequal{#1}{legalize_scounteren}{\hyperref[sailRISCVzlegalizzezyscounteren]{#2}}{}%
  \ifstrequal{#1}{legalize_sedeleg}{\hyperref[sailRISCVzlegalizzezysedeleg]{#2}}{}%
  \ifstrequal{#1}{legalize_sie}{\hyperref[sailRISCVzlegalizzezysie]{#2}}{}%
  \ifstrequal{#1}{legalize_sip}{\hyperref[sailRISCVzlegalizzezysip]{#2}}{}%
  \ifstrequal{#1}{legalize_sstatus}{\hyperref[sailRISCVzlegalizzezysstatus]{#2}}{}%
  \ifstrequal{#1}{legalize_tcc}{\hyperref[sailRISCVzlegalizzezytcc]{#2}}{}%
  \ifstrequal{#1}{legalize_tvec}{\hyperref[sailRISCVzlegalizzezytvec]{#2}}{}%
  \ifstrequal{#1}{legalize_uie}{\hyperref[sailRISCVzlegalizzezyuie]{#2}}{}%
  \ifstrequal{#1}{legalize_uip}{\hyperref[sailRISCVzlegalizzezyuip]{#2}}{}%
  \ifstrequal{#1}{legalize_ustatus}{\hyperref[sailRISCVzlegalizzezyustatus]{#2}}{}%
  \ifstrequal{#1}{legalize_xepc}{\hyperref[sailRISCVzlegalizzezyxepc]{#2}}{}%
  \ifstrequal{#1}{lift_sie}{\hyperref[sailRISCVzliftzysie]{#2}}{}%
  \ifstrequal{#1}{lift_sip}{\hyperref[sailRISCVzliftzysip]{#2}}{}%
  \ifstrequal{#1}{lift_sstatus}{\hyperref[sailRISCVzliftzysstatus]{#2}}{}%
  \ifstrequal{#1}{lift_uie}{\hyperref[sailRISCVzliftzyuie]{#2}}{}%
  \ifstrequal{#1}{lift_uip}{\hyperref[sailRISCVzliftzyuip]{#2}}{}%
  \ifstrequal{#1}{lift_ustatus}{\hyperref[sailRISCVzliftzyustatus]{#2}}{}%
  \ifstrequal{#1}{load_reservation}{\hyperref[sailRISCVzloadzyreservation]{#2}}{}%
  \ifstrequal{#1}{lookup_TLB39}{\hyperref[sailRISCVzlookupzyTLB39]{#2}}{}%
  \ifstrequal{#1}{lookup_TLB48}{\hyperref[sailRISCVzlookupzyTLB48]{#2}}{}%
  \ifstrequal{#1}{loop}{\hyperref[sailRISCVzloop]{#2}}{}%
  \ifstrequal{#1}{lower_mie}{\hyperref[sailRISCVzlowerzymie]{#2}}{}%
  \ifstrequal{#1}{lower_mip}{\hyperref[sailRISCVzlowerzymip]{#2}}{}%
  \ifstrequal{#1}{lower_mstatus}{\hyperref[sailRISCVzlowerzymstatus]{#2}}{}%
  \ifstrequal{#1}{lower_sie}{\hyperref[sailRISCVzlowerzysie]{#2}}{}%
  \ifstrequal{#1}{lower_sip}{\hyperref[sailRISCVzlowerzysip]{#2}}{}%
  \ifstrequal{#1}{lower_sstatus}{\hyperref[sailRISCVzlowerzysstatus]{#2}}{}%
  \ifstrequal{#1}{lrsc_width_str}{\hyperref[sailRISCVzlrsczywidthzystr]{#2}}{}%
  \ifstrequal{#1}{lt_int}{\hyperref[sailRISCVzltzyint]{#2}}{}%
  \ifstrequal{#1}{lteq_int}{\hyperref[sailRISCVzlteqzyint]{#2}}{}%
  \ifstrequal{#1}{make_TLB_Entry}{\hyperref[sailRISCVzmakezyTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{match_TLB_Entry}{\hyperref[sailRISCVzmatchzyTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{match_reservation}{\hyperref[sailRISCVzmatchzyreservation]{#2}}{}%
  \ifstrequal{#1}{max_int}{\hyperref[sailRISCVzmaxzyint]{#2}}{}%
  \ifstrequal{#1}{maybe_aq}{\hyperref[sailRISCVzmaybezyaq]{#2}}{}%
  \ifstrequal{#1}{maybe_i}{\hyperref[sailRISCVzmaybezyi]{#2}}{}%
  \ifstrequal{#1}{maybe_not_u}{\hyperref[sailRISCVzmaybezynotzyu]{#2}}{}%
  \ifstrequal{#1}{maybe_rl}{\hyperref[sailRISCVzmaybezyrl]{#2}}{}%
  \ifstrequal{#1}{maybe_u}{\hyperref[sailRISCVzmaybezyu]{#2}}{}%
  \ifstrequal{#1}{memBitsToCapability}{\hyperref[sailRISCVzmemBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{mem_read}{\hyperref[sailRISCVzmemzyread]{#2}}{}%
  \ifstrequal{#1}{mem_read_cap}{\hyperref[sailRISCVzmemzyreadzycap]{#2}}{}%
  \ifstrequal{#1}{mem_read_meta}{\hyperref[sailRISCVzmemzyreadzymeta]{#2}}{}%
  \ifstrequal{#1}{mem_write_cap}{\hyperref[sailRISCVzmemzywritezycap]{#2}}{}%
  \ifstrequal{#1}{mem_write_ea}{\hyperref[sailRISCVzmemzywritezyea]{#2}}{}%
  \ifstrequal{#1}{mem_write_ea_cap}{\hyperref[sailRISCVzmemzywritezyeazycap]{#2}}{}%
  \ifstrequal{#1}{mem_write_value}{\hyperref[sailRISCVzmemzywritezyvalue]{#2}}{}%
  \ifstrequal{#1}{mem_write_value_meta}{\hyperref[sailRISCVzmemzywritezyvaluezymeta]{#2}}{}%
  \ifstrequal{#1}{min_instruction_bytes}{\hyperref[sailRISCVzminzyinstructionzybytes]{#2}}{}%
  \ifstrequal{#1}{min_int}{\hyperref[sailRISCVzminzyint]{#2}}{}%
  \ifstrequal{#1}{mmio_read}{\hyperref[sailRISCVzmmiozyread]{#2}}{}%
  \ifstrequal{#1}{mmio_write}{\hyperref[sailRISCVzmmiozywrite]{#2}}{}%
  \ifstrequal{#1}{mul_mnemonic}{\hyperref[sailRISCVzmulzymnemonic]{#2}}{}%
  \ifstrequal{#1}{mult_atom}{\hyperref[sailRISCVzmultzyatom]{#2}}{}%
  \ifstrequal{#1}{mult_int}{\hyperref[sailRISCVzmultzyint]{#2}}{}%
  \ifstrequal{#1}{n_leading_spaces}{\hyperref[sailRISCVznzyleadingzyspaces]{#2}}{}%
  \ifstrequal{#1}{nan_box}{\hyperref[sailRISCVznanzybox]{#2}}{}%
  \ifstrequal{#1}{nan_unbox}{\hyperref[sailRISCVznanzyunbox]{#2}}{}%
  \ifstrequal{#1}{negate_D}{\hyperref[sailRISCVznegatezyD]{#2}}{}%
  \ifstrequal{#1}{negate_S}{\hyperref[sailRISCVznegatezyS]{#2}}{}%
  \ifstrequal{#1}{negate_atom}{\hyperref[sailRISCVznegatezyatom]{#2}}{}%
  \ifstrequal{#1}{negate_int}{\hyperref[sailRISCVznegatezyint]{#2}}{}%
  \ifstrequal{#1}{neq_anything}{\hyperref[sailRISCVzneqzyanything]{#2}}{}%
  \ifstrequal{#1}{neq_bits}{\hyperref[sailRISCVzneqzybits]{#2}}{}%
  \ifstrequal{#1}{neq_bool}{\hyperref[sailRISCVzneqzybool]{#2}}{}%
  \ifstrequal{#1}{neq_int}{\hyperref[sailRISCVzneqzyint]{#2}}{}%
  \ifstrequal{#1}{neq_vec}{\hyperref[sailRISCVzneqzyvec]{#2}}{}%
  \ifstrequal{#1}{not}{\hyperref[sailRISCVznot]{#2}}{}%
  \ifstrequal{#1}{not_bit}{\hyperref[sailRISCVznotzybit]{#2}}{}%
  \ifstrequal{#1}{not_bool}{\hyperref[sailRISCVznotzybool]{#2}}{}%
  \ifstrequal{#1}{not_implemented}{\hyperref[sailRISCVznotzyimplemented]{#2}}{}%
  \ifstrequal{#1}{not_vec}{\hyperref[sailRISCVznotzyvec]{#2}}{}%
  \ifstrequal{#1}{num_of_Architecture}{\hyperref[sailRISCVznumzyofzyArchitecture]{#2}}{}%
  \ifstrequal{#1}{num_of_CPtrCmpOp}{\hyperref[sailRISCVznumzyofzyCPtrCmpOp]{#2}}{}%
  \ifstrequal{#1}{num_of_CapEx}{\hyperref[sailRISCVznumzyofzyCapEx]{#2}}{}%
  \ifstrequal{#1}{num_of_ClearRegSet}{\hyperref[sailRISCVznumzyofzyClearRegSet]{#2}}{}%
  \ifstrequal{#1}{num_of_ExceptionType}{\hyperref[sailRISCVznumzyofzyExceptionType]{#2}}{}%
  \ifstrequal{#1}{num_of_ExtStatus}{\hyperref[sailRISCVznumzyofzyExtStatus]{#2}}{}%
  \ifstrequal{#1}{num_of_InterruptType}{\hyperref[sailRISCVznumzyofzyInterruptType]{#2}}{}%
  \ifstrequal{#1}{num_of_PmpAddrMatchType}{\hyperref[sailRISCVznumzyofzyPmpAddrMatchType]{#2}}{}%
  \ifstrequal{#1}{num_of_Privilege}{\hyperref[sailRISCVznumzyofzyPrivilege]{#2}}{}%
  \ifstrequal{#1}{num_of_Retired}{\hyperref[sailRISCVznumzyofzyRetired]{#2}}{}%
  \ifstrequal{#1}{num_of_SATPMode}{\hyperref[sailRISCVznumzyofzySATPMode]{#2}}{}%
  \ifstrequal{#1}{num_of_TrapVectorMode}{\hyperref[sailRISCVznumzyofzyTrapVectorMode]{#2}}{}%
  \ifstrequal{#1}{num_of_a64_barrier_domain}{\hyperref[sailRISCVznumzyofzya64zybarrierzydomain]{#2}}{}%
  \ifstrequal{#1}{num_of_a64_barrier_type}{\hyperref[sailRISCVznumzyofzya64zybarrierzytype]{#2}}{}%
  \ifstrequal{#1}{num_of_amoop}{\hyperref[sailRISCVznumzyofzyamoop]{#2}}{}%
  \ifstrequal{#1}{num_of_bop}{\hyperref[sailRISCVznumzyofzybop]{#2}}{}%
  \ifstrequal{#1}{num_of_cache_op_kind}{\hyperref[sailRISCVznumzyofzycachezyopzykind]{#2}}{}%
  \ifstrequal{#1}{num_of_csrop}{\hyperref[sailRISCVznumzyofzycsrop]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_access_type}{\hyperref[sailRISCVznumzyofzyextzyaccesszytype]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_exc_type}{\hyperref[sailRISCVznumzyofzyextzyexczytype]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_error}{\hyperref[sailRISCVznumzyofzyextzyptwzyerror]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_fail}{\hyperref[sailRISCVznumzyofzyextzyptwzyfail]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_lc}{\hyperref[sailRISCVznumzyofzyextzyptwzylc]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_sc}{\hyperref[sailRISCVznumzyofzyextzyptwzysc]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_op_D}{\hyperref[sailRISCVznumzyofzyfzybinzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_op_S}{\hyperref[sailRISCVznumzyofzyfzybinzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_rm_op_D}{\hyperref[sailRISCVznumzyofzyfzybinzyrmzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_rm_op_S}{\hyperref[sailRISCVznumzyofzyfzybinzyrmzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_madd_op_D}{\hyperref[sailRISCVznumzyofzyfzymaddzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_madd_op_S}{\hyperref[sailRISCVznumzyofzyfzymaddzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_op_D}{\hyperref[sailRISCVznumzyofzyfzyunzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_op_S}{\hyperref[sailRISCVznumzyofzyfzyunzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_rm_op_D}{\hyperref[sailRISCVznumzyofzyfzyunzyrmzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_rm_op_S}{\hyperref[sailRISCVznumzyofzyfzyunzyrmzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_iop}{\hyperref[sailRISCVznumzyofzyiop]{#2}}{}%
  \ifstrequal{#1}{num_of_pmpAddrMatch}{\hyperref[sailRISCVznumzyofzypmpAddrMatch]{#2}}{}%
  \ifstrequal{#1}{num_of_pmpMatch}{\hyperref[sailRISCVznumzyofzypmpMatch]{#2}}{}%
  \ifstrequal{#1}{num_of_read_kind}{\hyperref[sailRISCVznumzyofzyreadzykind]{#2}}{}%
  \ifstrequal{#1}{num_of_rop}{\hyperref[sailRISCVznumzyofzyrop]{#2}}{}%
  \ifstrequal{#1}{num_of_ropw}{\hyperref[sailRISCVznumzyofzyropw]{#2}}{}%
  \ifstrequal{#1}{num_of_rounding_mode}{\hyperref[sailRISCVznumzyofzyroundingzymode]{#2}}{}%
  \ifstrequal{#1}{num_of_sop}{\hyperref[sailRISCVznumzyofzysop]{#2}}{}%
  \ifstrequal{#1}{num_of_sopw}{\hyperref[sailRISCVznumzyofzysopw]{#2}}{}%
  \ifstrequal{#1}{num_of_trans_kind}{\hyperref[sailRISCVznumzyofzytranszykind]{#2}}{}%
  \ifstrequal{#1}{num_of_uop}{\hyperref[sailRISCVznumzyofzyuop]{#2}}{}%
  \ifstrequal{#1}{num_of_word_width}{\hyperref[sailRISCVznumzyofzywordzywidth]{#2}}{}%
  \ifstrequal{#1}{num_of_write_kind}{\hyperref[sailRISCVznumzyofzywritezykind]{#2}}{}%
  \ifstrequal{#1}{nvFlag}{\hyperref[sailRISCVznvFlag]{#2}}{}%
  \ifstrequal{#1}{nxFlag}{\hyperref[sailRISCVznxFlag]{#2}}{}%
  \ifstrequal{#1}{ofFlag}{\hyperref[sailRISCVzofFlag]{#2}}{}%
  \ifstrequal{#1}{ones}{\hyperref[sailRISCVzones]{#2}}{}%
  \ifstrequal{#1}{opt_spc}{\hyperref[sailRISCVzoptzyspc]{#2}}{}%
  \ifstrequal{#1}{opt_spc_backwards}{\hyperref[sailRISCVzoptzyspczybackwards]{#2}}{}%
  \ifstrequal{#1}{opt_spc_forwards}{\hyperref[sailRISCVzoptzyspczyforwards]{#2}}{}%
  \ifstrequal{#1}{opt_spc_matches_prefix}{\hyperref[sailRISCVzoptzyspczymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{or_bool}{\hyperref[sailRISCVzorzybool]{#2}}{}%
  \ifstrequal{#1}{or_vec}{\hyperref[sailRISCVzorzyvec]{#2}}{}%
  \ifstrequal{#1}{pc_alignment_mask}{\hyperref[sailRISCVzpczyalignmentzymask]{#2}}{}%
  \ifstrequal{#1}{pcc_access_system_regs}{\hyperref[sailRISCVzpcczyaccesszysystemzyregs]{#2}}{}%
  \ifstrequal{#1}{phys_mem_read}{\hyperref[sailRISCVzphyszymemzyread]{#2}}{}%
  \ifstrequal{#1}{phys_mem_segments}{\hyperref[sailRISCVzphyszymemzysegments]{#2}}{}%
  \ifstrequal{#1}{phys_mem_write}{\hyperref[sailRISCVzphyszymemzywrite]{#2}}{}%
  \ifstrequal{#1}{plain_vector_access}{\hyperref[sailRISCVzplainzyvectorzyaccess]{#2}}{}%
  \ifstrequal{#1}{plain_vector_update}{\hyperref[sailRISCVzplainzyvectorzyupdate]{#2}}{}%
  \ifstrequal{#1}{plat_clint_base}{\hyperref[sailRISCVzplatzyclintzybase]{#2}}{}%
  \ifstrequal{#1}{plat_clint_size}{\hyperref[sailRISCVzplatzyclintzysizze]{#2}}{}%
  \ifstrequal{#1}{plat_enable_dirty_update}{\hyperref[sailRISCVzplatzyenablezydirtyzyupdate]{#2}}{}%
  \ifstrequal{#1}{plat_enable_misaligned_access}{\hyperref[sailRISCVzplatzyenablezymisalignedzyaccess]{#2}}{}%
  \ifstrequal{#1}{plat_enable_pmp}{\hyperref[sailRISCVzplatzyenablezypmp]{#2}}{}%
  \ifstrequal{#1}{plat_htif_tohost}{\hyperref[sailRISCVzplatzyhtifzytohost]{#2}}{}%
  \ifstrequal{#1}{plat_insns_per_tick}{\hyperref[sailRISCVzplatzyinsnszyperzytick]{#2}}{}%
  \ifstrequal{#1}{plat_mtval_has_illegal_inst_bits}{\hyperref[sailRISCVzplatzymtvalzyhaszyillegalzyinstzybits]{#2}}{}%
  \ifstrequal{#1}{plat_ram_base}{\hyperref[sailRISCVzplatzyramzybase]{#2}}{}%
  \ifstrequal{#1}{plat_ram_size}{\hyperref[sailRISCVzplatzyramzysizze]{#2}}{}%
  \ifstrequal{#1}{plat_rom_base}{\hyperref[sailRISCVzplatzyromzybase]{#2}}{}%
  \ifstrequal{#1}{plat_rom_size}{\hyperref[sailRISCVzplatzyromzysizze]{#2}}{}%
  \ifstrequal{#1}{plat_term_read}{\hyperref[sailRISCVzplatzytermzyread]{#2}}{}%
  \ifstrequal{#1}{plat_term_write}{\hyperref[sailRISCVzplatzytermzywrite]{#2}}{}%
  \ifstrequal{#1}{platform_wfi}{\hyperref[sailRISCVzplatformzywfi]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatchType_of_bits}{\hyperref[sailRISCVzpmpAddrMatchTypezyofzybits]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatchType_to_bits}{\hyperref[sailRISCVzpmpAddrMatchTypezytozybits]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatch_of_num}{\hyperref[sailRISCVzpmpAddrMatchzyofzynum]{#2}}{}%
  \ifstrequal{#1}{pmpAddrRange}{\hyperref[sailRISCVzpmpAddrRange]{#2}}{}%
  \ifstrequal{#1}{pmpCheck}{\hyperref[sailRISCVzpmpCheck]{#2}}{}%
  \ifstrequal{#1}{pmpCheckPerms}{\hyperref[sailRISCVzpmpCheckPerms]{#2}}{}%
  \ifstrequal{#1}{pmpCheckRWX}{\hyperref[sailRISCVzpmpCheckRWX]{#2}}{}%
  \ifstrequal{#1}{pmpLocked}{\hyperref[sailRISCVzpmpLocked]{#2}}{}%
  \ifstrequal{#1}{pmpMatchAddr}{\hyperref[sailRISCVzpmpMatchAddr]{#2}}{}%
  \ifstrequal{#1}{pmpMatchEntry}{\hyperref[sailRISCVzpmpMatchEntry]{#2}}{}%
  \ifstrequal{#1}{pmpMatch_of_num}{\hyperref[sailRISCVzpmpMatchzyofzynum]{#2}}{}%
  \ifstrequal{#1}{pmpReadCfgReg}{\hyperref[sailRISCVzpmpReadCfgReg]{#2}}{}%
  \ifstrequal{#1}{pmpTORLocked}{\hyperref[sailRISCVzpmpTORLocked]{#2}}{}%
  \ifstrequal{#1}{pmpWriteAddr}{\hyperref[sailRISCVzpmpWriteAddr]{#2}}{}%
  \ifstrequal{#1}{pmpWriteCfg}{\hyperref[sailRISCVzpmpWriteCfg]{#2}}{}%
  \ifstrequal{#1}{pmpWriteCfgReg}{\hyperref[sailRISCVzpmpWriteCfgReg]{#2}}{}%
  \ifstrequal{#1}{pmp_mem_read}{\hyperref[sailRISCVzpmpzymemzyread]{#2}}{}%
  \ifstrequal{#1}{pmp_mem_write}{\hyperref[sailRISCVzpmpzymemzywrite]{#2}}{}%
  \ifstrequal{#1}{pow2}{\hyperref[sailRISCVzpow2]{#2}}{}%
  \ifstrequal{#1}{prepare_trap_vector}{\hyperref[sailRISCVzpreparezytrapzyvector]{#2}}{}%
  \ifstrequal{#1}{prepare_xret_target}{\hyperref[sailRISCVzpreparezyxretzytarget]{#2}}{}%
  \ifstrequal{#1}{prerr_bits}{\hyperref[sailRISCVzprerrzybits]{#2}}{}%
  \ifstrequal{#1}{prerr_endline}{\hyperref[sailRISCVzprerrzyendline]{#2}}{}%
  \ifstrequal{#1}{prerr_int}{\hyperref[sailRISCVzprerrzyint]{#2}}{}%
  \ifstrequal{#1}{print}{\hyperref[sailRISCVzprint]{#2}}{}%
  \ifstrequal{#1}{print_bits}{\hyperref[sailRISCVzprintzybits]{#2}}{}%
  \ifstrequal{#1}{print_endline}{\hyperref[sailRISCVzprintzyendline]{#2}}{}%
  \ifstrequal{#1}{print_insn}{\hyperref[sailRISCVzprintzyinsn]{#2}}{}%
  \ifstrequal{#1}{print_instr}{\hyperref[sailRISCVzprintzyinstr]{#2}}{}%
  \ifstrequal{#1}{print_int}{\hyperref[sailRISCVzprintzyint]{#2}}{}%
  \ifstrequal{#1}{print_mem}{\hyperref[sailRISCVzprintzymem]{#2}}{}%
  \ifstrequal{#1}{print_platform}{\hyperref[sailRISCVzprintzyplatform]{#2}}{}%
  \ifstrequal{#1}{print_reg}{\hyperref[sailRISCVzprintzyreg]{#2}}{}%
  \ifstrequal{#1}{print_string}{\hyperref[sailRISCVzprintzystring]{#2}}{}%
  \ifstrequal{#1}{privLevel_of_bits}{\hyperref[sailRISCVzprivLevelzyofzybits]{#2}}{}%
  \ifstrequal{#1}{privLevel_to_bits}{\hyperref[sailRISCVzprivLevelzytozybits]{#2}}{}%
  \ifstrequal{#1}{privLevel_to_str}{\hyperref[sailRISCVzprivLevelzytozystr]{#2}}{}%
  \ifstrequal{#1}{processPending}{\hyperref[sailRISCVzprocessPending]{#2}}{}%
  \ifstrequal{#1}{process_fload32}{\hyperref[sailRISCVzprocesszyfload32]{#2}}{}%
  \ifstrequal{#1}{process_fload64}{\hyperref[sailRISCVzprocesszyfload64]{#2}}{}%
  \ifstrequal{#1}{process_fstore}{\hyperref[sailRISCVzprocesszyfstore]{#2}}{}%
  \ifstrequal{#1}{process_load}{\hyperref[sailRISCVzprocesszyload]{#2}}{}%
  \ifstrequal{#1}{process_loadres}{\hyperref[sailRISCVzprocesszyloadres]{#2}}{}%
  \ifstrequal{#1}{ptw_error_to_str}{\hyperref[sailRISCVzptwzyerrorzytozystr]{#2}}{}%
  \ifstrequal{#1}{quot_round_zero}{\hyperref[sailRISCVzquotzyroundzyzzero]{#2}}{}%
  \ifstrequal{#1}{rC}{\hyperref[sailRISCVzrC]{#2}}{}%
  \ifstrequal{#1}{rC_bits}{\hyperref[sailRISCVzrCzybits]{#2}}{}%
  \ifstrequal{#1}{rF}{\hyperref[sailRISCVzrF]{#2}}{}%
  \ifstrequal{#1}{rF_bits}{\hyperref[sailRISCVzrFzybits]{#2}}{}%
  \ifstrequal{#1}{rX}{\hyperref[sailRISCVzrX]{#2}}{}%
  \ifstrequal{#1}{rX_bits}{\hyperref[sailRISCVzrXzybits]{#2}}{}%
  \ifstrequal{#1}{readCSR}{\hyperref[sailRISCVzreadCSR]{#2}}{}%
  \ifstrequal{#1}{read_kind_of_flags}{\hyperref[sailRISCVzreadzykindzyofzyflags]{#2}}{}%
  \ifstrequal{#1}{read_kind_of_num}{\hyperref[sailRISCVzreadzykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{read_ram}{\hyperref[sailRISCVzreadzyram]{#2}}{}%
  \ifstrequal{#1}{reg_deref}{\hyperref[sailRISCVzregzyderef]{#2}}{}%
  \ifstrequal{#1}{reg_name}{\hyperref[sailRISCVzregzyname]{#2}}{}%
  \ifstrequal{#1}{reg_name_abi}{\hyperref[sailRISCVzregzynamezyabi]{#2}}{}%
  \ifstrequal{#1}{regidx_to_regno}{\hyperref[sailRISCVzregidxzytozyregno]{#2}}{}%
  \ifstrequal{#1}{regval_from_reg}{\hyperref[sailRISCVzregvalzyfromzyreg]{#2}}{}%
  \ifstrequal{#1}{regval_into_reg}{\hyperref[sailRISCVzregvalzyintozyreg]{#2}}{}%
  \ifstrequal{#1}{rem_round_zero}{\hyperref[sailRISCVzremzyroundzyzzero]{#2}}{}%
  \ifstrequal{#1}{replicate_bits}{\hyperref[sailRISCVzreplicatezybits]{#2}}{}%
  \ifstrequal{#1}{retire_instruction}{\hyperref[sailRISCVzretirezyinstruction]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Add}{\hyperref[sailRISCVzriscvzyf32Add]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Div}{\hyperref[sailRISCVzriscvzyf32Div]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Eq}{\hyperref[sailRISCVzriscvzyf32Eq]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Le}{\hyperref[sailRISCVzriscvzyf32Le]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Lt}{\hyperref[sailRISCVzriscvzyf32Lt]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Mul}{\hyperref[sailRISCVzriscvzyf32Mul]{#2}}{}%
  \ifstrequal{#1}{riscv_f32MulAdd}{\hyperref[sailRISCVzriscvzyf32MulAdd]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Sqrt}{\hyperref[sailRISCVzriscvzyf32Sqrt]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Sub}{\hyperref[sailRISCVzriscvzyf32Sub]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToF64}{\hyperref[sailRISCVzriscvzyf32ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToI32}{\hyperref[sailRISCVzriscvzyf32ToI32]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToI64}{\hyperref[sailRISCVzriscvzyf32ToI64]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToUi32}{\hyperref[sailRISCVzriscvzyf32ToUi32]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToUi64}{\hyperref[sailRISCVzriscvzyf32ToUi64]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Add}{\hyperref[sailRISCVzriscvzyf64Add]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Div}{\hyperref[sailRISCVzriscvzyf64Div]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Eq}{\hyperref[sailRISCVzriscvzyf64Eq]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Le}{\hyperref[sailRISCVzriscvzyf64Le]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Lt}{\hyperref[sailRISCVzriscvzyf64Lt]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Mul}{\hyperref[sailRISCVzriscvzyf64Mul]{#2}}{}%
  \ifstrequal{#1}{riscv_f64MulAdd}{\hyperref[sailRISCVzriscvzyf64MulAdd]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Sqrt}{\hyperref[sailRISCVzriscvzyf64Sqrt]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Sub}{\hyperref[sailRISCVzriscvzyf64Sub]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToF32}{\hyperref[sailRISCVzriscvzyf64ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToI32}{\hyperref[sailRISCVzriscvzyf64ToI32]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToI64}{\hyperref[sailRISCVzriscvzyf64ToI64]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToUi32}{\hyperref[sailRISCVzriscvzyf64ToUi32]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToUi64}{\hyperref[sailRISCVzriscvzyf64ToUi64]{#2}}{}%
  \ifstrequal{#1}{riscv_i32ToF32}{\hyperref[sailRISCVzriscvzyi32ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_i32ToF64}{\hyperref[sailRISCVzriscvzyi32ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_i64ToF32}{\hyperref[sailRISCVzriscvzyi64ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_i64ToF64}{\hyperref[sailRISCVzriscvzyi64ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_ui32ToF32}{\hyperref[sailRISCVzriscvzyui32ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_ui32ToF64}{\hyperref[sailRISCVzriscvzyui32ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_ui64ToF32}{\hyperref[sailRISCVzriscvzyui64ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_ui64ToF64}{\hyperref[sailRISCVzriscvzyui64ToF64]{#2}}{}%
  \ifstrequal{#1}{rop_of_num}{\hyperref[sailRISCVzropzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ropw_of_num}{\hyperref[sailRISCVzropwzyofzynum]{#2}}{}%
  \ifstrequal{#1}{rounding_mode_of_num}{\hyperref[sailRISCVzroundingzymodezyofzynum]{#2}}{}%
  \ifstrequal{#1}{rtype_mnemonic}{\hyperref[sailRISCVzrtypezymnemonic]{#2}}{}%
  \ifstrequal{#1}{rtypew_mnemonic}{\hyperref[sailRISCVzrtypewzymnemonic]{#2}}{}%
  \ifstrequal{#1}{rvfi_read}{\hyperref[sailRISCVzrvfizyread]{#2}}{}%
  \ifstrequal{#1}{rvfi_trap}{\hyperref[sailRISCVzrvfizytrap]{#2}}{}%
  \ifstrequal{#1}{rvfi_wX}{\hyperref[sailRISCVzrvfizywX]{#2}}{}%
  \ifstrequal{#1}{rvfi_write}{\hyperref[sailRISCVzrvfizywrite]{#2}}{}%
  \ifstrequal{#1}{sail_arith_shiftright}{\hyperref[sailRISCVzsailzyarithzyshiftright]{#2}}{}%
  \ifstrequal{#1}{sail_mask}{\hyperref[sailRISCVzsailzymask]{#2}}{}%
  \ifstrequal{#1}{sail_ones}{\hyperref[sailRISCVzsailzyones]{#2}}{}%
  \ifstrequal{#1}{sail_shiftleft}{\hyperref[sailRISCVzsailzyshiftleft]{#2}}{}%
  \ifstrequal{#1}{sail_shiftright}{\hyperref[sailRISCVzsailzyshiftright]{#2}}{}%
  \ifstrequal{#1}{sail_sign_extend}{\hyperref[sailRISCVzsailzysignzyextend]{#2}}{}%
  \ifstrequal{#1}{sail_zero_extend}{\hyperref[sailRISCVzsailzyzzerozyextend]{#2}}{}%
  \ifstrequal{#1}{sail_zeros}{\hyperref[sailRISCVzsailzyzzeros]{#2}}{}%
  \ifstrequal{#1}{satp64Mode_of_bits}{\hyperref[sailRISCVzsatp64Modezyofzybits]{#2}}{}%
  \ifstrequal{#1}{scr_name}{\hyperref[sailRISCVzscrzyname]{#2}}{}%
  \ifstrequal{#1}{scr_name_map}{\hyperref[sailRISCVzscrzynamezymap]{#2}}{}%
  \ifstrequal{#1}{sealCap}{\hyperref[sailRISCVzsealCap]{#2}}{}%
  \ifstrequal{#1}{select_instr_or_fcsr_rm}{\hyperref[sailRISCVzselectzyinstrzyorzyfcsrzyrm]{#2}}{}%
  \ifstrequal{#1}{sep}{\hyperref[sailRISCVzsep]{#2}}{}%
  \ifstrequal{#1}{setCapAddr}{\hyperref[sailRISCVzsetCapAddr]{#2}}{}%
  \ifstrequal{#1}{setCapBounds}{\hyperref[sailRISCVzsetCapBounds]{#2}}{}%
  \ifstrequal{#1}{setCapFlags}{\hyperref[sailRISCVzsetCapFlags]{#2}}{}%
  \ifstrequal{#1}{setCapOffset}{\hyperref[sailRISCVzsetCapOffset]{#2}}{}%
  \ifstrequal{#1}{setCapOffsetOrNull}{\hyperref[sailRISCVzsetCapOffsetOrNull]{#2}}{}%
  \ifstrequal{#1}{setCapPerms}{\hyperref[sailRISCVzsetCapPerms]{#2}}{}%
  \ifstrequal{#1}{set_mstatus_SXL}{\hyperref[sailRISCVzsetzymstatuszySXL]{#2}}{}%
  \ifstrequal{#1}{set_mstatus_UXL}{\hyperref[sailRISCVzsetzymstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{set_mtvec}{\hyperref[sailRISCVzsetzymtvec]{#2}}{}%
  \ifstrequal{#1}{set_next_pc}{\hyperref[sailRISCVzsetzynextzypc]{#2}}{}%
  \ifstrequal{#1}{set_slice_bits}{\hyperref[sailRISCVzsetzyslicezybits]{#2}}{}%
  \ifstrequal{#1}{set_slice_int}{\hyperref[sailRISCVzsetzyslicezyint]{#2}}{}%
  \ifstrequal{#1}{set_sstatus_UXL}{\hyperref[sailRISCVzsetzysstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{set_stvec}{\hyperref[sailRISCVzsetzystvec]{#2}}{}%
  \ifstrequal{#1}{set_utvec}{\hyperref[sailRISCVzsetzyutvec]{#2}}{}%
  \ifstrequal{#1}{set_xret_target}{\hyperref[sailRISCVzsetzyxretzytarget]{#2}}{}%
  \ifstrequal{#1}{shift_bits_left}{\hyperref[sailRISCVzshiftzybitszyleft]{#2}}{}%
  \ifstrequal{#1}{shift_bits_right}{\hyperref[sailRISCVzshiftzybitszyright]{#2}}{}%
  \ifstrequal{#1}{shift_right_arith32}{\hyperref[sailRISCVzshiftzyrightzyarith32]{#2}}{}%
  \ifstrequal{#1}{shift_right_arith64}{\hyperref[sailRISCVzshiftzyrightzyarith64]{#2}}{}%
  \ifstrequal{#1}{shiftiop_mnemonic}{\hyperref[sailRISCVzshiftiopzymnemonic]{#2}}{}%
  \ifstrequal{#1}{shiftiwop_mnemonic}{\hyperref[sailRISCVzshiftiwopzymnemonic]{#2}}{}%
  \ifstrequal{#1}{shiftl}{\hyperref[sailRISCVzshiftl]{#2}}{}%
  \ifstrequal{#1}{shiftr}{\hyperref[sailRISCVzshiftr]{#2}}{}%
  \ifstrequal{#1}{shiftw_mnemonic}{\hyperref[sailRISCVzshiftwzymnemonic]{#2}}{}%
  \ifstrequal{#1}{signed}{\hyperref[sailRISCVzsigned]{#2}}{}%
  \ifstrequal{#1}{size_bits}{\hyperref[sailRISCVzsizzezybits]{#2}}{}%
  \ifstrequal{#1}{size_mnemonic}{\hyperref[sailRISCVzsizzezymnemonic]{#2}}{}%
  \ifstrequal{#1}{slice}{\hyperref[sailRISCVzslice]{#2}}{}%
  \ifstrequal{#1}{slice_mask}{\hyperref[sailRISCVzslicezymask]{#2}}{}%
  \ifstrequal{#1}{sop_of_num}{\hyperref[sailRISCVzsopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{sopw_of_num}{\hyperref[sailRISCVzsopwzyofzynum]{#2}}{}%
  \ifstrequal{#1}{spc}{\hyperref[sailRISCVzspc]{#2}}{}%
  \ifstrequal{#1}{spc_backwards}{\hyperref[sailRISCVzspczybackwards]{#2}}{}%
  \ifstrequal{#1}{spc_forwards}{\hyperref[sailRISCVzspczyforwards]{#2}}{}%
  \ifstrequal{#1}{spc_matches_prefix}{\hyperref[sailRISCVzspczymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{speculate_conditional}{\hyperref[sailRISCVzspeculatezyconditional]{#2}}{}%
  \ifstrequal{#1}{step}{\hyperref[sailRISCVzstep]{#2}}{}%
  \ifstrequal{#1}{string_append}{\hyperref[sailRISCVzstringzyappend]{#2}}{}%
  \ifstrequal{#1}{string_drop}{\hyperref[sailRISCVzstringzydrop]{#2}}{}%
  \ifstrequal{#1}{string_length}{\hyperref[sailRISCVzstringzylength]{#2}}{}%
  \ifstrequal{#1}{string_of_bit}{\hyperref[sailRISCVzstringzyofzybit]{#2}}{}%
  \ifstrequal{#1}{string_of_bits}{\hyperref[sailRISCVzstringzyofzybits]{#2}}{}%
  \ifstrequal{#1}{string_of_capex}{\hyperref[sailRISCVzstringzyofzycapex]{#2}}{}%
  \ifstrequal{#1}{string_of_int}{\hyperref[sailRISCVzstringzyofzyint]{#2}}{}%
  \ifstrequal{#1}{string_startswith}{\hyperref[sailRISCVzstringzystartswith]{#2}}{}%
  \ifstrequal{#1}{string_take}{\hyperref[sailRISCVzstringzytake]{#2}}{}%
  \ifstrequal{#1}{sub_atom}{\hyperref[sailRISCVzsubzyatom]{#2}}{}%
  \ifstrequal{#1}{sub_bits}{\hyperref[sailRISCVzsubzybits]{#2}}{}%
  \ifstrequal{#1}{sub_int}{\hyperref[sailRISCVzsubzyint]{#2}}{}%
  \ifstrequal{#1}{sub_nat}{\hyperref[sailRISCVzsubzynat]{#2}}{}%
  \ifstrequal{#1}{sub_vec}{\hyperref[sailRISCVzsubzyvec]{#2}}{}%
  \ifstrequal{#1}{sub_vec_int}{\hyperref[sailRISCVzsubzyveczyint]{#2}}{}%
  \ifstrequal{#1}{subrange_bits}{\hyperref[sailRISCVzsubrangezybits]{#2}}{}%
  \ifstrequal{#1}{sys_enable_fdext}{\hyperref[sailRISCVzsyszyenablezyfdext]{#2}}{}%
  \ifstrequal{#1}{sys_enable_rvc}{\hyperref[sailRISCVzsyszyenablezyrvc]{#2}}{}%
  \ifstrequal{#1}{sys_enable_writable_misa}{\hyperref[sailRISCVzsyszyenablezywritablezymisa]{#2}}{}%
  \ifstrequal{#1}{tag_addr_to_addr}{\hyperref[sailRISCVztagzyaddrzytozyaddr]{#2}}{}%
  \ifstrequal{#1}{tdiv_int}{\hyperref[sailRISCVztdivzyint]{#2}}{}%
  \ifstrequal{#1}{tick_clock}{\hyperref[sailRISCVztickzyclock]{#2}}{}%
  \ifstrequal{#1}{tick_pc}{\hyperref[sailRISCVztickzypc]{#2}}{}%
  \ifstrequal{#1}{tick_platform}{\hyperref[sailRISCVztickzyplatform]{#2}}{}%
  \ifstrequal{#1}{to_bits}{\hyperref[sailRISCVztozybits]{#2}}{}%
  \ifstrequal{#1}{trans_kind_of_num}{\hyperref[sailRISCVztranszykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{translate39}{\hyperref[sailRISCVztranslate39]{#2}}{}%
  \ifstrequal{#1}{translate48}{\hyperref[sailRISCVztranslate48]{#2}}{}%
  \ifstrequal{#1}{translateAddr}{\hyperref[sailRISCVztranslateAddr]{#2}}{}%
  \ifstrequal{#1}{translationException}{\hyperref[sailRISCVztranslationException]{#2}}{}%
  \ifstrequal{#1}{translationMode}{\hyperref[sailRISCVztranslationMode]{#2}}{}%
  \ifstrequal{#1}{trapVectorMode_of_bits}{\hyperref[sailRISCVztrapVectorModezyofzybits]{#2}}{}%
  \ifstrequal{#1}{trap_handler}{\hyperref[sailRISCVztrapzyhandler]{#2}}{}%
  \ifstrequal{#1}{truncate}{\hyperref[sailRISCVztruncate]{#2}}{}%
  \ifstrequal{#1}{truncateLSB}{\hyperref[sailRISCVztruncateLSB]{#2}}{}%
  \ifstrequal{#1}{tval}{\hyperref[sailRISCVztval]{#2}}{}%
  \ifstrequal{#1}{tvec_addr}{\hyperref[sailRISCVztveczyaddr]{#2}}{}%
  \ifstrequal{#1}{ufFlag}{\hyperref[sailRISCVzufFlag]{#2}}{}%
  \ifstrequal{#1}{unsealCap}{\hyperref[sailRISCVzunsealCap]{#2}}{}%
  \ifstrequal{#1}{unsigned}{\hyperref[sailRISCVzunsigned]{#2}}{}%
  \ifstrequal{#1}{uop_of_num}{\hyperref[sailRISCVzuopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{update_PTE_Bits}{\hyperref[sailRISCVzupdatezyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{update_softfloat_fflags}{\hyperref[sailRISCVzupdatezysoftfloatzyfflags]{#2}}{}%
  \ifstrequal{#1}{update_subrange}{\hyperref[sailRISCVzupdatezysubrange]{#2}}{}%
  \ifstrequal{#1}{update_subrange_bits}{\hyperref[sailRISCVzupdatezysubrangezybits]{#2}}{}%
  \ifstrequal{#1}{utype_mnemonic}{\hyperref[sailRISCVzutypezymnemonic]{#2}}{}%
  \ifstrequal{#1}{vector_concat}{\hyperref[sailRISCVzvectorzyconcat]{#2}}{}%
  \ifstrequal{#1}{vector_length}{\hyperref[sailRISCVzvectorzylength]{#2}}{}%
  \ifstrequal{#1}{wC}{\hyperref[sailRISCVzwC]{#2}}{}%
  \ifstrequal{#1}{wC_bits}{\hyperref[sailRISCVzwCzybits]{#2}}{}%
  \ifstrequal{#1}{wF}{\hyperref[sailRISCVzwF]{#2}}{}%
  \ifstrequal{#1}{wF_bits}{\hyperref[sailRISCVzwFzybits]{#2}}{}%
  \ifstrequal{#1}{wX}{\hyperref[sailRISCVzwX]{#2}}{}%
  \ifstrequal{#1}{wX_bits}{\hyperref[sailRISCVzwXzybits]{#2}}{}%
  \ifstrequal{#1}{walk39}{\hyperref[sailRISCVzwalk39]{#2}}{}%
  \ifstrequal{#1}{walk48}{\hyperref[sailRISCVzwalk48]{#2}}{}%
  \ifstrequal{#1}{within_clint}{\hyperref[sailRISCVzwithinzyclint]{#2}}{}%
  \ifstrequal{#1}{within_htif_readable}{\hyperref[sailRISCVzwithinzyhtifzyreadable]{#2}}{}%
  \ifstrequal{#1}{within_htif_writable}{\hyperref[sailRISCVzwithinzyhtifzywritable]{#2}}{}%
  \ifstrequal{#1}{within_mmio_readable}{\hyperref[sailRISCVzwithinzymmiozyreadable]{#2}}{}%
  \ifstrequal{#1}{within_mmio_writable}{\hyperref[sailRISCVzwithinzymmiozywritable]{#2}}{}%
  \ifstrequal{#1}{within_phys_mem}{\hyperref[sailRISCVzwithinzyphyszymem]{#2}}{}%
  \ifstrequal{#1}{word_width_bytes}{\hyperref[sailRISCVzwordzywidthzybytes]{#2}}{}%
  \ifstrequal{#1}{word_width_of_num}{\hyperref[sailRISCVzwordzywidthzyofzynum]{#2}}{}%
  \ifstrequal{#1}{writeCSR}{\hyperref[sailRISCVzwriteCSR]{#2}}{}%
  \ifstrequal{#1}{write_TLB39}{\hyperref[sailRISCVzwritezyTLB39]{#2}}{}%
  \ifstrequal{#1}{write_TLB48}{\hyperref[sailRISCVzwritezyTLB48]{#2}}{}%
  \ifstrequal{#1}{write_fflags}{\hyperref[sailRISCVzwritezyfflags]{#2}}{}%
  \ifstrequal{#1}{write_kind_of_num}{\hyperref[sailRISCVzwritezykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{write_ram}{\hyperref[sailRISCVzwritezyram]{#2}}{}%
  \ifstrequal{#1}{write_ram_ea}{\hyperref[sailRISCVzwritezyramzyea]{#2}}{}%
  \ifstrequal{#1}{xor_vec}{\hyperref[sailRISCVzxorzyvec]{#2}}{}%
  \ifstrequal{#1}{zeros_implicit}{\hyperref[sailRISCVzzzeroszyimplicit]{#2}}{}%
  \ifstrequal{#1}{(operator <=_u)}{\hyperref[sailRISCVzz8operatorz0zIzJzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_s)}{\hyperref[sailRISCVzz8operatorz0zIzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_u)}{\hyperref[sailRISCVzz8operatorz0zIzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_s)}{\hyperref[sailRISCVzz8operatorz0zKzJzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_u)}{\hyperref[sailRISCVzz8operatorz0zKzJzyuz9]{#2}}{}}

\newcommand{\sailRISCVfn}[1]{
  \ifstrequal{#1}{Architecture\_of\_num}{\sailRISCVfnArchitectureOfNum}{}%
  \ifstrequal{#1}{CPtrCmpOp\_of\_num}{\sailRISCVfnCPtrCmpOpOfNum}{}%
  \ifstrequal{#1}{CapExCode}{\sailRISCVfnCapExCode}{}%
  \ifstrequal{#1}{CapEx\_of\_num}{\sailRISCVfnCapExOfNum}{}%
  \ifstrequal{#1}{ClearRegSet\_of\_num}{\sailRISCVfnClearRegSetOfNum}{}%
  \ifstrequal{#1}{EXTS}{\sailRISCVfnEXTS}{}%
  \ifstrequal{#1}{EXTZ}{\sailRISCVfnEXTZ}{}%
  \ifstrequal{#1}{ExtStatus\_of\_num}{\sailRISCVfnExtStatusOfNum}{}%
  \ifstrequal{#1}{FRegStr}{\sailRISCVfnFRegStr}{}%
  \ifstrequal{#1}{GPRstr}{\sailRISCVfnGPRstr}{}%
  \ifstrequal{#1}{InterruptType\_of\_num}{\sailRISCVfnInterruptTypeOfNum}{}%
  \ifstrequal{#1}{MAX}{\sailRISCVfnMAX}{}%
  \ifstrequal{#1}{MemoryOpResult\_add\_meta}{\sailRISCVfnMemoryOpResultAddMeta}{}%
  \ifstrequal{#1}{MemoryOpResult\_drop\_meta}{\sailRISCVfnMemoryOpResultDropMeta}{}%
  \ifstrequal{#1}{Mk\_Counteren}{\sailRISCVfnMkCounteren}{}%
  \ifstrequal{#1}{Mk\_Counterin}{\sailRISCVfnMkCounterin}{}%
  \ifstrequal{#1}{Mk\_Ext\_PTE\_Bits}{\sailRISCVfnMkExtPTEBits}{}%
  \ifstrequal{#1}{Mk\_Fcsr}{\sailRISCVfnMkFcsr}{}%
  \ifstrequal{#1}{Mk\_Mcause}{\sailRISCVfnMkMcause}{}%
  \ifstrequal{#1}{Mk\_Medeleg}{\sailRISCVfnMkMedeleg}{}%
  \ifstrequal{#1}{Mk\_Minterrupts}{\sailRISCVfnMkMinterrupts}{}%
  \ifstrequal{#1}{Mk\_Misa}{\sailRISCVfnMkMisa}{}%
  \ifstrequal{#1}{Mk\_Mstatus}{\sailRISCVfnMkMstatus}{}%
  \ifstrequal{#1}{Mk\_Mtvec}{\sailRISCVfnMkMtvec}{}%
  \ifstrequal{#1}{Mk\_PTE\_Bits}{\sailRISCVfnMkPTEBits}{}%
  \ifstrequal{#1}{Mk\_Pmpcfg\_ent}{\sailRISCVfnMkPmpcfgEnt}{}%
  \ifstrequal{#1}{Mk\_SV32\_PTE}{\sailRISCVfnMkSVThreeTwoPTE}{}%
  \ifstrequal{#1}{Mk\_SV32\_Paddr}{\sailRISCVfnMkSVThreeTwoPaddr}{}%
  \ifstrequal{#1}{Mk\_SV32\_Vaddr}{\sailRISCVfnMkSVThreeTwoVaddr}{}%
  \ifstrequal{#1}{Mk\_SV39\_PTE}{\sailRISCVfnMkSVThreeNinePTE}{}%
  \ifstrequal{#1}{Mk\_SV39\_Paddr}{\sailRISCVfnMkSVThreeNinePaddr}{}%
  \ifstrequal{#1}{Mk\_SV39\_Vaddr}{\sailRISCVfnMkSVThreeNineVaddr}{}%
  \ifstrequal{#1}{Mk\_SV48\_PTE}{\sailRISCVfnMkSVFourEightPTE}{}%
  \ifstrequal{#1}{Mk\_SV48\_Paddr}{\sailRISCVfnMkSVFourEightPaddr}{}%
  \ifstrequal{#1}{Mk\_SV48\_Vaddr}{\sailRISCVfnMkSVFourEightVaddr}{}%
  \ifstrequal{#1}{Mk\_Satp32}{\sailRISCVfnMkSatpThreeTwo}{}%
  \ifstrequal{#1}{Mk\_Satp64}{\sailRISCVfnMkSatpSixFour}{}%
  \ifstrequal{#1}{Mk\_Sedeleg}{\sailRISCVfnMkSedeleg}{}%
  \ifstrequal{#1}{Mk\_Sinterrupts}{\sailRISCVfnMkSinterrupts}{}%
  \ifstrequal{#1}{Mk\_Sstatus}{\sailRISCVfnMkSstatus}{}%
  \ifstrequal{#1}{Mk\_Uinterrupts}{\sailRISCVfnMkUinterrupts}{}%
  \ifstrequal{#1}{Mk\_Ustatus}{\sailRISCVfnMkUstatus}{}%
  \ifstrequal{#1}{Mk\_ccsr}{\sailRISCVfnMkCcsr}{}%
  \ifstrequal{#1}{Mk\_htif\_cmd}{\sailRISCVfnMkHtifCmd}{}%
  \ifstrequal{#1}{PmpAddrMatchType\_of\_num}{\sailRISCVfnPmpAddrMatchTypeOfNum}{}%
  \ifstrequal{#1}{Privilege\_of\_num}{\sailRISCVfnPrivilegeOfNum}{}%
  \ifstrequal{#1}{RegStr}{\sailRISCVfnRegStr}{}%
  \ifstrequal{#1}{Retired\_of\_num}{\sailRISCVfnRetiredOfNum}{}%
  \ifstrequal{#1}{SATPMode\_of\_num}{\sailRISCVfnSATPModeOfNum}{}%
  \ifstrequal{#1}{TrapVectorMode\_of\_num}{\sailRISCVfnTrapVectorModeOfNum}{}%
  \ifstrequal{#1}{\_\_ReadRAM\_Meta}{\sailRISCVfnReadRAMMeta}{}%
  \ifstrequal{#1}{\_\_WriteRAM\_Meta}{\sailRISCVfnWriteRAMMeta}{}%
  \ifstrequal{#1}{\_\_id}{\sailRISCVfnId}{}%
  \ifstrequal{#1}{\_get\_Counteren\_CY}{\sailRISCVfnGetCounterenCY}{}%
  \ifstrequal{#1}{\_get\_Counteren\_HPM}{\sailRISCVfnGetCounterenHPM}{}%
  \ifstrequal{#1}{\_get\_Counteren\_IR}{\sailRISCVfnGetCounterenIR}{}%
  \ifstrequal{#1}{\_get\_Counteren\_TM}{\sailRISCVfnGetCounterenTM}{}%
  \ifstrequal{#1}{\_get\_Counteren\_bits}{\sailRISCVfnGetCounterenBits}{}%
  \ifstrequal{#1}{\_get\_Counterin\_CY}{\sailRISCVfnGetCounterinCY}{}%
  \ifstrequal{#1}{\_get\_Counterin\_IR}{\sailRISCVfnGetCounterinIR}{}%
  \ifstrequal{#1}{\_get\_Counterin\_bits}{\sailRISCVfnGetCounterinBits}{}%
  \ifstrequal{#1}{\_get\_Ext\_PTE\_Bits\_CapRead}{\sailRISCVfnGetExtPTEBitsCapRead}{}%
  \ifstrequal{#1}{\_get\_Ext\_PTE\_Bits\_CapWrite}{\sailRISCVfnGetExtPTEBitsCapWrite}{}%
  \ifstrequal{#1}{\_get\_Ext\_PTE\_Bits\_bits}{\sailRISCVfnGetExtPTEBitsBits}{}%
  \ifstrequal{#1}{\_get\_Fcsr\_FFLAGS}{\sailRISCVfnGetFcsrFFLAGS}{}%
  \ifstrequal{#1}{\_get\_Fcsr\_FRM}{\sailRISCVfnGetFcsrFRM}{}%
  \ifstrequal{#1}{\_get\_Fcsr\_bits}{\sailRISCVfnGetFcsrBits}{}%
  \ifstrequal{#1}{\_get\_Mcause\_Cause}{\sailRISCVfnGetMcauseCause}{}%
  \ifstrequal{#1}{\_get\_Mcause\_IsInterrupt}{\sailRISCVfnGetMcauseIsInterrupt}{}%
  \ifstrequal{#1}{\_get\_Mcause\_bits}{\sailRISCVfnGetMcauseBits}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Breakpoint}{\sailRISCVfnGetMedelegBreakpoint}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Fetch\_Access\_Fault}{\sailRISCVfnGetMedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Fetch\_Addr\_Align}{\sailRISCVfnGetMedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Fetch\_Page\_Fault}{\sailRISCVfnGetMedelegFetchPageFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Illegal\_Instr}{\sailRISCVfnGetMedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Load\_Access\_Fault}{\sailRISCVfnGetMedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Load\_Addr\_Align}{\sailRISCVfnGetMedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_Load\_Page\_Fault}{\sailRISCVfnGetMedelegLoadPageFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_MEnvCall}{\sailRISCVfnGetMedelegMEnvCall}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SAMO\_Access\_Fault}{\sailRISCVfnGetMedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SAMO\_Addr\_Align}{\sailRISCVfnGetMedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SAMO\_Page\_Fault}{\sailRISCVfnGetMedelegSAMOPageFault}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_SEnvCall}{\sailRISCVfnGetMedelegSEnvCall}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_UEnvCall}{\sailRISCVfnGetMedelegUEnvCall}{}%
  \ifstrequal{#1}{\_get\_Medeleg\_bits}{\sailRISCVfnGetMedelegBits}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_MEI}{\sailRISCVfnGetMinterruptsMEI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_MSI}{\sailRISCVfnGetMinterruptsMSI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_MTI}{\sailRISCVfnGetMinterruptsMTI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_SEI}{\sailRISCVfnGetMinterruptsSEI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_SSI}{\sailRISCVfnGetMinterruptsSSI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_STI}{\sailRISCVfnGetMinterruptsSTI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_UEI}{\sailRISCVfnGetMinterruptsUEI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_USI}{\sailRISCVfnGetMinterruptsUSI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_UTI}{\sailRISCVfnGetMinterruptsUTI}{}%
  \ifstrequal{#1}{\_get\_Minterrupts\_bits}{\sailRISCVfnGetMinterruptsBits}{}%
  \ifstrequal{#1}{\_get\_Misa\_A}{\sailRISCVfnGetMisaA}{}%
  \ifstrequal{#1}{\_get\_Misa\_B}{\sailRISCVfnGetMisaB}{}%
  \ifstrequal{#1}{\_get\_Misa\_C}{\sailRISCVfnGetMisaC}{}%
  \ifstrequal{#1}{\_get\_Misa\_D}{\sailRISCVfnGetMisaD}{}%
  \ifstrequal{#1}{\_get\_Misa\_E}{\sailRISCVfnGetMisaE}{}%
  \ifstrequal{#1}{\_get\_Misa\_F}{\sailRISCVfnGetMisaF}{}%
  \ifstrequal{#1}{\_get\_Misa\_G}{\sailRISCVfnGetMisaG}{}%
  \ifstrequal{#1}{\_get\_Misa\_H}{\sailRISCVfnGetMisaH}{}%
  \ifstrequal{#1}{\_get\_Misa\_I}{\sailRISCVfnGetMisaI}{}%
  \ifstrequal{#1}{\_get\_Misa\_J}{\sailRISCVfnGetMisaJ}{}%
  \ifstrequal{#1}{\_get\_Misa\_K}{\sailRISCVfnGetMisaK}{}%
  \ifstrequal{#1}{\_get\_Misa\_L}{\sailRISCVfnGetMisaL}{}%
  \ifstrequal{#1}{\_get\_Misa\_M}{\sailRISCVfnGetMisaM}{}%
  \ifstrequal{#1}{\_get\_Misa\_MXL}{\sailRISCVfnGetMisaMXL}{}%
  \ifstrequal{#1}{\_get\_Misa\_N}{\sailRISCVfnGetMisaN}{}%
  \ifstrequal{#1}{\_get\_Misa\_O}{\sailRISCVfnGetMisaO}{}%
  \ifstrequal{#1}{\_get\_Misa\_P}{\sailRISCVfnGetMisaP}{}%
  \ifstrequal{#1}{\_get\_Misa\_Q}{\sailRISCVfnGetMisaQ}{}%
  \ifstrequal{#1}{\_get\_Misa\_R}{\sailRISCVfnGetMisaR}{}%
  \ifstrequal{#1}{\_get\_Misa\_S}{\sailRISCVfnGetMisaS}{}%
  \ifstrequal{#1}{\_get\_Misa\_T}{\sailRISCVfnGetMisaT}{}%
  \ifstrequal{#1}{\_get\_Misa\_U}{\sailRISCVfnGetMisaU}{}%
  \ifstrequal{#1}{\_get\_Misa\_V}{\sailRISCVfnGetMisaV}{}%
  \ifstrequal{#1}{\_get\_Misa\_W}{\sailRISCVfnGetMisaW}{}%
  \ifstrequal{#1}{\_get\_Misa\_X}{\sailRISCVfnGetMisaX}{}%
  \ifstrequal{#1}{\_get\_Misa\_Y}{\sailRISCVfnGetMisaY}{}%
  \ifstrequal{#1}{\_get\_Misa\_Z}{\sailRISCVfnGetMisaZ}{}%
  \ifstrequal{#1}{\_get\_Misa\_bits}{\sailRISCVfnGetMisaBits}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_FS}{\sailRISCVfnGetMstatusFS}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MIE}{\sailRISCVfnGetMstatusMIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MPIE}{\sailRISCVfnGetMstatusMPIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MPP}{\sailRISCVfnGetMstatusMPP}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MPRV}{\sailRISCVfnGetMstatusMPRV}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_MXR}{\sailRISCVfnGetMstatusMXR}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SD}{\sailRISCVfnGetMstatusSD}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SIE}{\sailRISCVfnGetMstatusSIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SPIE}{\sailRISCVfnGetMstatusSPIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SPP}{\sailRISCVfnGetMstatusSPP}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_SUM}{\sailRISCVfnGetMstatusSUM}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_TSR}{\sailRISCVfnGetMstatusTSR}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_TVM}{\sailRISCVfnGetMstatusTVM}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_TW}{\sailRISCVfnGetMstatusTW}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_UIE}{\sailRISCVfnGetMstatusUIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_UPIE}{\sailRISCVfnGetMstatusUPIE}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_XS}{\sailRISCVfnGetMstatusXS}{}%
  \ifstrequal{#1}{\_get\_Mstatus\_bits}{\sailRISCVfnGetMstatusBits}{}%
  \ifstrequal{#1}{\_get\_Mtvec\_Base}{\sailRISCVfnGetMtvecBase}{}%
  \ifstrequal{#1}{\_get\_Mtvec\_Mode}{\sailRISCVfnGetMtvecMode}{}%
  \ifstrequal{#1}{\_get\_Mtvec\_bits}{\sailRISCVfnGetMtvecBits}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_A}{\sailRISCVfnGetPTEBitsA}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_D}{\sailRISCVfnGetPTEBitsD}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_G}{\sailRISCVfnGetPTEBitsG}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_R}{\sailRISCVfnGetPTEBitsR}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_U}{\sailRISCVfnGetPTEBitsU}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_V}{\sailRISCVfnGetPTEBitsV}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_W}{\sailRISCVfnGetPTEBitsW}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_X}{\sailRISCVfnGetPTEBitsX}{}%
  \ifstrequal{#1}{\_get\_PTE\_Bits\_bits}{\sailRISCVfnGetPTEBitsBits}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_A}{\sailRISCVfnGetPmpcfgEntA}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_L}{\sailRISCVfnGetPmpcfgEntL}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_R}{\sailRISCVfnGetPmpcfgEntR}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_W}{\sailRISCVfnGetPmpcfgEntW}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_X}{\sailRISCVfnGetPmpcfgEntX}{}%
  \ifstrequal{#1}{\_get\_Pmpcfg\_ent\_bits}{\sailRISCVfnGetPmpcfgEntBits}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_BITS}{\sailRISCVfnGetSVThreeTwoPTEBITS}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_PPNi}{\sailRISCVfnGetSVThreeTwoPTEPPNi}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_RSW}{\sailRISCVfnGetSVThreeTwoPTERSW}{}%
  \ifstrequal{#1}{\_get\_SV32\_PTE\_bits}{\sailRISCVfnGetSVThreeTwoPTEBits}{}%
  \ifstrequal{#1}{\_get\_SV32\_Paddr\_PPNi}{\sailRISCVfnGetSVThreeTwoPaddrPPNi}{}%
  \ifstrequal{#1}{\_get\_SV32\_Paddr\_PgOfs}{\sailRISCVfnGetSVThreeTwoPaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV32\_Paddr\_bits}{\sailRISCVfnGetSVThreeTwoPaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV32\_Vaddr\_PgOfs}{\sailRISCVfnGetSVThreeTwoVaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV32\_Vaddr\_VPNi}{\sailRISCVfnGetSVThreeTwoVaddrVPNi}{}%
  \ifstrequal{#1}{\_get\_SV32\_Vaddr\_bits}{\sailRISCVfnGetSVThreeTwoVaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_BITS}{\sailRISCVfnGetSVThreeNinePTEBITS}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_Ext}{\sailRISCVfnGetSVThreeNinePTEExt}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_PPNi}{\sailRISCVfnGetSVThreeNinePTEPPNi}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_RSW}{\sailRISCVfnGetSVThreeNinePTERSW}{}%
  \ifstrequal{#1}{\_get\_SV39\_PTE\_bits}{\sailRISCVfnGetSVThreeNinePTEBits}{}%
  \ifstrequal{#1}{\_get\_SV39\_Paddr\_PPNi}{\sailRISCVfnGetSVThreeNinePaddrPPNi}{}%
  \ifstrequal{#1}{\_get\_SV39\_Paddr\_PgOfs}{\sailRISCVfnGetSVThreeNinePaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV39\_Paddr\_bits}{\sailRISCVfnGetSVThreeNinePaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV39\_Vaddr\_PgOfs}{\sailRISCVfnGetSVThreeNineVaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV39\_Vaddr\_VPNi}{\sailRISCVfnGetSVThreeNineVaddrVPNi}{}%
  \ifstrequal{#1}{\_get\_SV39\_Vaddr\_bits}{\sailRISCVfnGetSVThreeNineVaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_BITS}{\sailRISCVfnGetSVFourEightPTEBITS}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_Ext}{\sailRISCVfnGetSVFourEightPTEExt}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_PPNi}{\sailRISCVfnGetSVFourEightPTEPPNi}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_RSW}{\sailRISCVfnGetSVFourEightPTERSW}{}%
  \ifstrequal{#1}{\_get\_SV48\_PTE\_bits}{\sailRISCVfnGetSVFourEightPTEBits}{}%
  \ifstrequal{#1}{\_get\_SV48\_Paddr\_PPNi}{\sailRISCVfnGetSVFourEightPaddrPPNi}{}%
  \ifstrequal{#1}{\_get\_SV48\_Paddr\_PgOfs}{\sailRISCVfnGetSVFourEightPaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV48\_Paddr\_bits}{\sailRISCVfnGetSVFourEightPaddrBits}{}%
  \ifstrequal{#1}{\_get\_SV48\_Vaddr\_PgOfs}{\sailRISCVfnGetSVFourEightVaddrPgOfs}{}%
  \ifstrequal{#1}{\_get\_SV48\_Vaddr\_VPNi}{\sailRISCVfnGetSVFourEightVaddrVPNi}{}%
  \ifstrequal{#1}{\_get\_SV48\_Vaddr\_bits}{\sailRISCVfnGetSVFourEightVaddrBits}{}%
  \ifstrequal{#1}{\_get\_Satp32\_Asid}{\sailRISCVfnGetSatpThreeTwoAsid}{}%
  \ifstrequal{#1}{\_get\_Satp32\_Mode}{\sailRISCVfnGetSatpThreeTwoMode}{}%
  \ifstrequal{#1}{\_get\_Satp32\_PPN}{\sailRISCVfnGetSatpThreeTwoPPN}{}%
  \ifstrequal{#1}{\_get\_Satp32\_bits}{\sailRISCVfnGetSatpThreeTwoBits}{}%
  \ifstrequal{#1}{\_get\_Satp64\_Asid}{\sailRISCVfnGetSatpSixFourAsid}{}%
  \ifstrequal{#1}{\_get\_Satp64\_Mode}{\sailRISCVfnGetSatpSixFourMode}{}%
  \ifstrequal{#1}{\_get\_Satp64\_PPN}{\sailRISCVfnGetSatpSixFourPPN}{}%
  \ifstrequal{#1}{\_get\_Satp64\_bits}{\sailRISCVfnGetSatpSixFourBits}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Breakpoint}{\sailRISCVfnGetSedelegBreakpoint}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Fetch\_Access\_Fault}{\sailRISCVfnGetSedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Fetch\_Addr\_Align}{\sailRISCVfnGetSedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Illegal\_Instr}{\sailRISCVfnGetSedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Load\_Access\_Fault}{\sailRISCVfnGetSedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_Load\_Addr\_Align}{\sailRISCVfnGetSedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_SAMO\_Access\_Fault}{\sailRISCVfnGetSedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_SAMO\_Addr\_Align}{\sailRISCVfnGetSedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_UEnvCall}{\sailRISCVfnGetSedelegUEnvCall}{}%
  \ifstrequal{#1}{\_get\_Sedeleg\_bits}{\sailRISCVfnGetSedelegBits}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_SEI}{\sailRISCVfnGetSinterruptsSEI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_SSI}{\sailRISCVfnGetSinterruptsSSI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_STI}{\sailRISCVfnGetSinterruptsSTI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_UEI}{\sailRISCVfnGetSinterruptsUEI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_USI}{\sailRISCVfnGetSinterruptsUSI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_UTI}{\sailRISCVfnGetSinterruptsUTI}{}%
  \ifstrequal{#1}{\_get\_Sinterrupts\_bits}{\sailRISCVfnGetSinterruptsBits}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_FS}{\sailRISCVfnGetSstatusFS}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_MXR}{\sailRISCVfnGetSstatusMXR}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SD}{\sailRISCVfnGetSstatusSD}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SIE}{\sailRISCVfnGetSstatusSIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SPIE}{\sailRISCVfnGetSstatusSPIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SPP}{\sailRISCVfnGetSstatusSPP}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_SUM}{\sailRISCVfnGetSstatusSUM}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_UIE}{\sailRISCVfnGetSstatusUIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_UPIE}{\sailRISCVfnGetSstatusUPIE}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_XS}{\sailRISCVfnGetSstatusXS}{}%
  \ifstrequal{#1}{\_get\_Sstatus\_bits}{\sailRISCVfnGetSstatusBits}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_UEI}{\sailRISCVfnGetUinterruptsUEI}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_USI}{\sailRISCVfnGetUinterruptsUSI}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_UTI}{\sailRISCVfnGetUinterruptsUTI}{}%
  \ifstrequal{#1}{\_get\_Uinterrupts\_bits}{\sailRISCVfnGetUinterruptsBits}{}%
  \ifstrequal{#1}{\_get\_Ustatus\_UIE}{\sailRISCVfnGetUstatusUIE}{}%
  \ifstrequal{#1}{\_get\_Ustatus\_UPIE}{\sailRISCVfnGetUstatusUPIE}{}%
  \ifstrequal{#1}{\_get\_Ustatus\_bits}{\sailRISCVfnGetUstatusBits}{}%
  \ifstrequal{#1}{\_get\_ccsr\_bits}{\sailRISCVfnGetCcsrBits}{}%
  \ifstrequal{#1}{\_get\_ccsr\_d}{\sailRISCVfnGetCcsrD}{}%
  \ifstrequal{#1}{\_get\_ccsr\_e}{\sailRISCVfnGetCcsrE}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_bits}{\sailRISCVfnGetHtifCmdBits}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_cmd}{\sailRISCVfnGetHtifCmdCmd}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_device}{\sailRISCVfnGetHtifCmdDevice}{}%
  \ifstrequal{#1}{\_get\_htif\_cmd\_payload}{\sailRISCVfnGetHtifCmdPayload}{}%
  \ifstrequal{#1}{\_set\_Counteren\_CY}{\sailRISCVfnSetCounterenCY}{}%
  \ifstrequal{#1}{\_set\_Counteren\_HPM}{\sailRISCVfnSetCounterenHPM}{}%
  \ifstrequal{#1}{\_set\_Counteren\_IR}{\sailRISCVfnSetCounterenIR}{}%
  \ifstrequal{#1}{\_set\_Counteren\_TM}{\sailRISCVfnSetCounterenTM}{}%
  \ifstrequal{#1}{\_set\_Counteren\_bits}{\sailRISCVfnSetCounterenBits}{}%
  \ifstrequal{#1}{\_set\_Counterin\_CY}{\sailRISCVfnSetCounterinCY}{}%
  \ifstrequal{#1}{\_set\_Counterin\_IR}{\sailRISCVfnSetCounterinIR}{}%
  \ifstrequal{#1}{\_set\_Counterin\_bits}{\sailRISCVfnSetCounterinBits}{}%
  \ifstrequal{#1}{\_set\_Ext\_PTE\_Bits\_CapRead}{\sailRISCVfnSetExtPTEBitsCapRead}{}%
  \ifstrequal{#1}{\_set\_Ext\_PTE\_Bits\_CapWrite}{\sailRISCVfnSetExtPTEBitsCapWrite}{}%
  \ifstrequal{#1}{\_set\_Ext\_PTE\_Bits\_bits}{\sailRISCVfnSetExtPTEBitsBits}{}%
  \ifstrequal{#1}{\_set\_Fcsr\_FFLAGS}{\sailRISCVfnSetFcsrFFLAGS}{}%
  \ifstrequal{#1}{\_set\_Fcsr\_FRM}{\sailRISCVfnSetFcsrFRM}{}%
  \ifstrequal{#1}{\_set\_Fcsr\_bits}{\sailRISCVfnSetFcsrBits}{}%
  \ifstrequal{#1}{\_set\_Mcause\_Cause}{\sailRISCVfnSetMcauseCause}{}%
  \ifstrequal{#1}{\_set\_Mcause\_IsInterrupt}{\sailRISCVfnSetMcauseIsInterrupt}{}%
  \ifstrequal{#1}{\_set\_Mcause\_bits}{\sailRISCVfnSetMcauseBits}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Breakpoint}{\sailRISCVfnSetMedelegBreakpoint}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Fetch\_Access\_Fault}{\sailRISCVfnSetMedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Fetch\_Addr\_Align}{\sailRISCVfnSetMedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Fetch\_Page\_Fault}{\sailRISCVfnSetMedelegFetchPageFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Illegal\_Instr}{\sailRISCVfnSetMedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Load\_Access\_Fault}{\sailRISCVfnSetMedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Load\_Addr\_Align}{\sailRISCVfnSetMedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_Load\_Page\_Fault}{\sailRISCVfnSetMedelegLoadPageFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_MEnvCall}{\sailRISCVfnSetMedelegMEnvCall}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SAMO\_Access\_Fault}{\sailRISCVfnSetMedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SAMO\_Addr\_Align}{\sailRISCVfnSetMedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SAMO\_Page\_Fault}{\sailRISCVfnSetMedelegSAMOPageFault}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_SEnvCall}{\sailRISCVfnSetMedelegSEnvCall}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_UEnvCall}{\sailRISCVfnSetMedelegUEnvCall}{}%
  \ifstrequal{#1}{\_set\_Medeleg\_bits}{\sailRISCVfnSetMedelegBits}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_MEI}{\sailRISCVfnSetMinterruptsMEI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_MSI}{\sailRISCVfnSetMinterruptsMSI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_MTI}{\sailRISCVfnSetMinterruptsMTI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_SEI}{\sailRISCVfnSetMinterruptsSEI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_SSI}{\sailRISCVfnSetMinterruptsSSI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_STI}{\sailRISCVfnSetMinterruptsSTI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_UEI}{\sailRISCVfnSetMinterruptsUEI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_USI}{\sailRISCVfnSetMinterruptsUSI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_UTI}{\sailRISCVfnSetMinterruptsUTI}{}%
  \ifstrequal{#1}{\_set\_Minterrupts\_bits}{\sailRISCVfnSetMinterruptsBits}{}%
  \ifstrequal{#1}{\_set\_Misa\_A}{\sailRISCVfnSetMisaA}{}%
  \ifstrequal{#1}{\_set\_Misa\_B}{\sailRISCVfnSetMisaB}{}%
  \ifstrequal{#1}{\_set\_Misa\_C}{\sailRISCVfnSetMisaC}{}%
  \ifstrequal{#1}{\_set\_Misa\_D}{\sailRISCVfnSetMisaD}{}%
  \ifstrequal{#1}{\_set\_Misa\_E}{\sailRISCVfnSetMisaE}{}%
  \ifstrequal{#1}{\_set\_Misa\_F}{\sailRISCVfnSetMisaF}{}%
  \ifstrequal{#1}{\_set\_Misa\_G}{\sailRISCVfnSetMisaG}{}%
  \ifstrequal{#1}{\_set\_Misa\_H}{\sailRISCVfnSetMisaH}{}%
  \ifstrequal{#1}{\_set\_Misa\_I}{\sailRISCVfnSetMisaI}{}%
  \ifstrequal{#1}{\_set\_Misa\_J}{\sailRISCVfnSetMisaJ}{}%
  \ifstrequal{#1}{\_set\_Misa\_K}{\sailRISCVfnSetMisaK}{}%
  \ifstrequal{#1}{\_set\_Misa\_L}{\sailRISCVfnSetMisaL}{}%
  \ifstrequal{#1}{\_set\_Misa\_M}{\sailRISCVfnSetMisaM}{}%
  \ifstrequal{#1}{\_set\_Misa\_MXL}{\sailRISCVfnSetMisaMXL}{}%
  \ifstrequal{#1}{\_set\_Misa\_N}{\sailRISCVfnSetMisaN}{}%
  \ifstrequal{#1}{\_set\_Misa\_O}{\sailRISCVfnSetMisaO}{}%
  \ifstrequal{#1}{\_set\_Misa\_P}{\sailRISCVfnSetMisaP}{}%
  \ifstrequal{#1}{\_set\_Misa\_Q}{\sailRISCVfnSetMisaQ}{}%
  \ifstrequal{#1}{\_set\_Misa\_R}{\sailRISCVfnSetMisaR}{}%
  \ifstrequal{#1}{\_set\_Misa\_S}{\sailRISCVfnSetMisaS}{}%
  \ifstrequal{#1}{\_set\_Misa\_T}{\sailRISCVfnSetMisaT}{}%
  \ifstrequal{#1}{\_set\_Misa\_U}{\sailRISCVfnSetMisaU}{}%
  \ifstrequal{#1}{\_set\_Misa\_V}{\sailRISCVfnSetMisaV}{}%
  \ifstrequal{#1}{\_set\_Misa\_W}{\sailRISCVfnSetMisaW}{}%
  \ifstrequal{#1}{\_set\_Misa\_X}{\sailRISCVfnSetMisaX}{}%
  \ifstrequal{#1}{\_set\_Misa\_Y}{\sailRISCVfnSetMisaY}{}%
  \ifstrequal{#1}{\_set\_Misa\_Z}{\sailRISCVfnSetMisaZ}{}%
  \ifstrequal{#1}{\_set\_Misa\_bits}{\sailRISCVfnSetMisaBits}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_FS}{\sailRISCVfnSetMstatusFS}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MIE}{\sailRISCVfnSetMstatusMIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MPIE}{\sailRISCVfnSetMstatusMPIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MPP}{\sailRISCVfnSetMstatusMPP}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MPRV}{\sailRISCVfnSetMstatusMPRV}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_MXR}{\sailRISCVfnSetMstatusMXR}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SD}{\sailRISCVfnSetMstatusSD}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SIE}{\sailRISCVfnSetMstatusSIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SPIE}{\sailRISCVfnSetMstatusSPIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SPP}{\sailRISCVfnSetMstatusSPP}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_SUM}{\sailRISCVfnSetMstatusSUM}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_TSR}{\sailRISCVfnSetMstatusTSR}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_TVM}{\sailRISCVfnSetMstatusTVM}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_TW}{\sailRISCVfnSetMstatusTW}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_UIE}{\sailRISCVfnSetMstatusUIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_UPIE}{\sailRISCVfnSetMstatusUPIE}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_XS}{\sailRISCVfnSetMstatusXS}{}%
  \ifstrequal{#1}{\_set\_Mstatus\_bits}{\sailRISCVfnSetMstatusBits}{}%
  \ifstrequal{#1}{\_set\_Mtvec\_Base}{\sailRISCVfnSetMtvecBase}{}%
  \ifstrequal{#1}{\_set\_Mtvec\_Mode}{\sailRISCVfnSetMtvecMode}{}%
  \ifstrequal{#1}{\_set\_Mtvec\_bits}{\sailRISCVfnSetMtvecBits}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_A}{\sailRISCVfnSetPTEBitsA}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_D}{\sailRISCVfnSetPTEBitsD}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_G}{\sailRISCVfnSetPTEBitsG}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_R}{\sailRISCVfnSetPTEBitsR}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_U}{\sailRISCVfnSetPTEBitsU}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_V}{\sailRISCVfnSetPTEBitsV}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_W}{\sailRISCVfnSetPTEBitsW}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_X}{\sailRISCVfnSetPTEBitsX}{}%
  \ifstrequal{#1}{\_set\_PTE\_Bits\_bits}{\sailRISCVfnSetPTEBitsBits}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_A}{\sailRISCVfnSetPmpcfgEntA}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_L}{\sailRISCVfnSetPmpcfgEntL}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_R}{\sailRISCVfnSetPmpcfgEntR}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_W}{\sailRISCVfnSetPmpcfgEntW}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_X}{\sailRISCVfnSetPmpcfgEntX}{}%
  \ifstrequal{#1}{\_set\_Pmpcfg\_ent\_bits}{\sailRISCVfnSetPmpcfgEntBits}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_BITS}{\sailRISCVfnSetSVThreeTwoPTEBITS}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_PPNi}{\sailRISCVfnSetSVThreeTwoPTEPPNi}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_RSW}{\sailRISCVfnSetSVThreeTwoPTERSW}{}%
  \ifstrequal{#1}{\_set\_SV32\_PTE\_bits}{\sailRISCVfnSetSVThreeTwoPTEBits}{}%
  \ifstrequal{#1}{\_set\_SV32\_Paddr\_PPNi}{\sailRISCVfnSetSVThreeTwoPaddrPPNi}{}%
  \ifstrequal{#1}{\_set\_SV32\_Paddr\_PgOfs}{\sailRISCVfnSetSVThreeTwoPaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV32\_Paddr\_bits}{\sailRISCVfnSetSVThreeTwoPaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV32\_Vaddr\_PgOfs}{\sailRISCVfnSetSVThreeTwoVaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV32\_Vaddr\_VPNi}{\sailRISCVfnSetSVThreeTwoVaddrVPNi}{}%
  \ifstrequal{#1}{\_set\_SV32\_Vaddr\_bits}{\sailRISCVfnSetSVThreeTwoVaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_BITS}{\sailRISCVfnSetSVThreeNinePTEBITS}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_Ext}{\sailRISCVfnSetSVThreeNinePTEExt}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_PPNi}{\sailRISCVfnSetSVThreeNinePTEPPNi}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_RSW}{\sailRISCVfnSetSVThreeNinePTERSW}{}%
  \ifstrequal{#1}{\_set\_SV39\_PTE\_bits}{\sailRISCVfnSetSVThreeNinePTEBits}{}%
  \ifstrequal{#1}{\_set\_SV39\_Paddr\_PPNi}{\sailRISCVfnSetSVThreeNinePaddrPPNi}{}%
  \ifstrequal{#1}{\_set\_SV39\_Paddr\_PgOfs}{\sailRISCVfnSetSVThreeNinePaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV39\_Paddr\_bits}{\sailRISCVfnSetSVThreeNinePaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV39\_Vaddr\_PgOfs}{\sailRISCVfnSetSVThreeNineVaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV39\_Vaddr\_VPNi}{\sailRISCVfnSetSVThreeNineVaddrVPNi}{}%
  \ifstrequal{#1}{\_set\_SV39\_Vaddr\_bits}{\sailRISCVfnSetSVThreeNineVaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_BITS}{\sailRISCVfnSetSVFourEightPTEBITS}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_Ext}{\sailRISCVfnSetSVFourEightPTEExt}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_PPNi}{\sailRISCVfnSetSVFourEightPTEPPNi}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_RSW}{\sailRISCVfnSetSVFourEightPTERSW}{}%
  \ifstrequal{#1}{\_set\_SV48\_PTE\_bits}{\sailRISCVfnSetSVFourEightPTEBits}{}%
  \ifstrequal{#1}{\_set\_SV48\_Paddr\_PPNi}{\sailRISCVfnSetSVFourEightPaddrPPNi}{}%
  \ifstrequal{#1}{\_set\_SV48\_Paddr\_PgOfs}{\sailRISCVfnSetSVFourEightPaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV48\_Paddr\_bits}{\sailRISCVfnSetSVFourEightPaddrBits}{}%
  \ifstrequal{#1}{\_set\_SV48\_Vaddr\_PgOfs}{\sailRISCVfnSetSVFourEightVaddrPgOfs}{}%
  \ifstrequal{#1}{\_set\_SV48\_Vaddr\_VPNi}{\sailRISCVfnSetSVFourEightVaddrVPNi}{}%
  \ifstrequal{#1}{\_set\_SV48\_Vaddr\_bits}{\sailRISCVfnSetSVFourEightVaddrBits}{}%
  \ifstrequal{#1}{\_set\_Satp32\_Asid}{\sailRISCVfnSetSatpThreeTwoAsid}{}%
  \ifstrequal{#1}{\_set\_Satp32\_Mode}{\sailRISCVfnSetSatpThreeTwoMode}{}%
  \ifstrequal{#1}{\_set\_Satp32\_PPN}{\sailRISCVfnSetSatpThreeTwoPPN}{}%
  \ifstrequal{#1}{\_set\_Satp32\_bits}{\sailRISCVfnSetSatpThreeTwoBits}{}%
  \ifstrequal{#1}{\_set\_Satp64\_Asid}{\sailRISCVfnSetSatpSixFourAsid}{}%
  \ifstrequal{#1}{\_set\_Satp64\_Mode}{\sailRISCVfnSetSatpSixFourMode}{}%
  \ifstrequal{#1}{\_set\_Satp64\_PPN}{\sailRISCVfnSetSatpSixFourPPN}{}%
  \ifstrequal{#1}{\_set\_Satp64\_bits}{\sailRISCVfnSetSatpSixFourBits}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Breakpoint}{\sailRISCVfnSetSedelegBreakpoint}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Fetch\_Access\_Fault}{\sailRISCVfnSetSedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Fetch\_Addr\_Align}{\sailRISCVfnSetSedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Illegal\_Instr}{\sailRISCVfnSetSedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Load\_Access\_Fault}{\sailRISCVfnSetSedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_Load\_Addr\_Align}{\sailRISCVfnSetSedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_SAMO\_Access\_Fault}{\sailRISCVfnSetSedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_SAMO\_Addr\_Align}{\sailRISCVfnSetSedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_UEnvCall}{\sailRISCVfnSetSedelegUEnvCall}{}%
  \ifstrequal{#1}{\_set\_Sedeleg\_bits}{\sailRISCVfnSetSedelegBits}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_SEI}{\sailRISCVfnSetSinterruptsSEI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_SSI}{\sailRISCVfnSetSinterruptsSSI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_STI}{\sailRISCVfnSetSinterruptsSTI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_UEI}{\sailRISCVfnSetSinterruptsUEI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_USI}{\sailRISCVfnSetSinterruptsUSI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_UTI}{\sailRISCVfnSetSinterruptsUTI}{}%
  \ifstrequal{#1}{\_set\_Sinterrupts\_bits}{\sailRISCVfnSetSinterruptsBits}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_FS}{\sailRISCVfnSetSstatusFS}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_MXR}{\sailRISCVfnSetSstatusMXR}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SD}{\sailRISCVfnSetSstatusSD}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SIE}{\sailRISCVfnSetSstatusSIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SPIE}{\sailRISCVfnSetSstatusSPIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SPP}{\sailRISCVfnSetSstatusSPP}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_SUM}{\sailRISCVfnSetSstatusSUM}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_UIE}{\sailRISCVfnSetSstatusUIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_UPIE}{\sailRISCVfnSetSstatusUPIE}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_XS}{\sailRISCVfnSetSstatusXS}{}%
  \ifstrequal{#1}{\_set\_Sstatus\_bits}{\sailRISCVfnSetSstatusBits}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_UEI}{\sailRISCVfnSetUinterruptsUEI}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_USI}{\sailRISCVfnSetUinterruptsUSI}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_UTI}{\sailRISCVfnSetUinterruptsUTI}{}%
  \ifstrequal{#1}{\_set\_Uinterrupts\_bits}{\sailRISCVfnSetUinterruptsBits}{}%
  \ifstrequal{#1}{\_set\_Ustatus\_UIE}{\sailRISCVfnSetUstatusUIE}{}%
  \ifstrequal{#1}{\_set\_Ustatus\_UPIE}{\sailRISCVfnSetUstatusUPIE}{}%
  \ifstrequal{#1}{\_set\_Ustatus\_bits}{\sailRISCVfnSetUstatusBits}{}%
  \ifstrequal{#1}{\_set\_ccsr\_bits}{\sailRISCVfnSetCcsrBits}{}%
  \ifstrequal{#1}{\_set\_ccsr\_d}{\sailRISCVfnSetCcsrD}{}%
  \ifstrequal{#1}{\_set\_ccsr\_e}{\sailRISCVfnSetCcsrE}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_bits}{\sailRISCVfnSetHtifCmdBits}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_cmd}{\sailRISCVfnSetHtifCmdCmd}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_device}{\sailRISCVfnSetHtifCmdDevice}{}%
  \ifstrequal{#1}{\_set\_htif\_cmd\_payload}{\sailRISCVfnSetHtifCmdPayload}{}%
  \ifstrequal{#1}{\_update\_Counteren\_CY}{\sailRISCVfnUpdateCounterenCY}{}%
  \ifstrequal{#1}{\_update\_Counteren\_HPM}{\sailRISCVfnUpdateCounterenHPM}{}%
  \ifstrequal{#1}{\_update\_Counteren\_IR}{\sailRISCVfnUpdateCounterenIR}{}%
  \ifstrequal{#1}{\_update\_Counteren\_TM}{\sailRISCVfnUpdateCounterenTM}{}%
  \ifstrequal{#1}{\_update\_Counteren\_bits}{\sailRISCVfnUpdateCounterenBits}{}%
  \ifstrequal{#1}{\_update\_Counterin\_CY}{\sailRISCVfnUpdateCounterinCY}{}%
  \ifstrequal{#1}{\_update\_Counterin\_IR}{\sailRISCVfnUpdateCounterinIR}{}%
  \ifstrequal{#1}{\_update\_Counterin\_bits}{\sailRISCVfnUpdateCounterinBits}{}%
  \ifstrequal{#1}{\_update\_Ext\_PTE\_Bits\_CapRead}{\sailRISCVfnUpdateExtPTEBitsCapRead}{}%
  \ifstrequal{#1}{\_update\_Ext\_PTE\_Bits\_CapWrite}{\sailRISCVfnUpdateExtPTEBitsCapWrite}{}%
  \ifstrequal{#1}{\_update\_Ext\_PTE\_Bits\_bits}{\sailRISCVfnUpdateExtPTEBitsBits}{}%
  \ifstrequal{#1}{\_update\_Fcsr\_FFLAGS}{\sailRISCVfnUpdateFcsrFFLAGS}{}%
  \ifstrequal{#1}{\_update\_Fcsr\_FRM}{\sailRISCVfnUpdateFcsrFRM}{}%
  \ifstrequal{#1}{\_update\_Fcsr\_bits}{\sailRISCVfnUpdateFcsrBits}{}%
  \ifstrequal{#1}{\_update\_Mcause\_Cause}{\sailRISCVfnUpdateMcauseCause}{}%
  \ifstrequal{#1}{\_update\_Mcause\_IsInterrupt}{\sailRISCVfnUpdateMcauseIsInterrupt}{}%
  \ifstrequal{#1}{\_update\_Mcause\_bits}{\sailRISCVfnUpdateMcauseBits}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Breakpoint}{\sailRISCVfnUpdateMedelegBreakpoint}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Fetch\_Access\_Fault}{\sailRISCVfnUpdateMedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Fetch\_Addr\_Align}{\sailRISCVfnUpdateMedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Fetch\_Page\_Fault}{\sailRISCVfnUpdateMedelegFetchPageFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Illegal\_Instr}{\sailRISCVfnUpdateMedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Load\_Access\_Fault}{\sailRISCVfnUpdateMedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Load\_Addr\_Align}{\sailRISCVfnUpdateMedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_Load\_Page\_Fault}{\sailRISCVfnUpdateMedelegLoadPageFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_MEnvCall}{\sailRISCVfnUpdateMedelegMEnvCall}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SAMO\_Access\_Fault}{\sailRISCVfnUpdateMedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SAMO\_Addr\_Align}{\sailRISCVfnUpdateMedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SAMO\_Page\_Fault}{\sailRISCVfnUpdateMedelegSAMOPageFault}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_SEnvCall}{\sailRISCVfnUpdateMedelegSEnvCall}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_UEnvCall}{\sailRISCVfnUpdateMedelegUEnvCall}{}%
  \ifstrequal{#1}{\_update\_Medeleg\_bits}{\sailRISCVfnUpdateMedelegBits}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_MEI}{\sailRISCVfnUpdateMinterruptsMEI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_MSI}{\sailRISCVfnUpdateMinterruptsMSI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_MTI}{\sailRISCVfnUpdateMinterruptsMTI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_SEI}{\sailRISCVfnUpdateMinterruptsSEI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_SSI}{\sailRISCVfnUpdateMinterruptsSSI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_STI}{\sailRISCVfnUpdateMinterruptsSTI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_UEI}{\sailRISCVfnUpdateMinterruptsUEI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_USI}{\sailRISCVfnUpdateMinterruptsUSI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_UTI}{\sailRISCVfnUpdateMinterruptsUTI}{}%
  \ifstrequal{#1}{\_update\_Minterrupts\_bits}{\sailRISCVfnUpdateMinterruptsBits}{}%
  \ifstrequal{#1}{\_update\_Misa\_A}{\sailRISCVfnUpdateMisaA}{}%
  \ifstrequal{#1}{\_update\_Misa\_B}{\sailRISCVfnUpdateMisaB}{}%
  \ifstrequal{#1}{\_update\_Misa\_C}{\sailRISCVfnUpdateMisaC}{}%
  \ifstrequal{#1}{\_update\_Misa\_D}{\sailRISCVfnUpdateMisaD}{}%
  \ifstrequal{#1}{\_update\_Misa\_E}{\sailRISCVfnUpdateMisaE}{}%
  \ifstrequal{#1}{\_update\_Misa\_F}{\sailRISCVfnUpdateMisaF}{}%
  \ifstrequal{#1}{\_update\_Misa\_G}{\sailRISCVfnUpdateMisaG}{}%
  \ifstrequal{#1}{\_update\_Misa\_H}{\sailRISCVfnUpdateMisaH}{}%
  \ifstrequal{#1}{\_update\_Misa\_I}{\sailRISCVfnUpdateMisaI}{}%
  \ifstrequal{#1}{\_update\_Misa\_J}{\sailRISCVfnUpdateMisaJ}{}%
  \ifstrequal{#1}{\_update\_Misa\_K}{\sailRISCVfnUpdateMisaK}{}%
  \ifstrequal{#1}{\_update\_Misa\_L}{\sailRISCVfnUpdateMisaL}{}%
  \ifstrequal{#1}{\_update\_Misa\_M}{\sailRISCVfnUpdateMisaM}{}%
  \ifstrequal{#1}{\_update\_Misa\_MXL}{\sailRISCVfnUpdateMisaMXL}{}%
  \ifstrequal{#1}{\_update\_Misa\_N}{\sailRISCVfnUpdateMisaN}{}%
  \ifstrequal{#1}{\_update\_Misa\_O}{\sailRISCVfnUpdateMisaO}{}%
  \ifstrequal{#1}{\_update\_Misa\_P}{\sailRISCVfnUpdateMisaP}{}%
  \ifstrequal{#1}{\_update\_Misa\_Q}{\sailRISCVfnUpdateMisaQ}{}%
  \ifstrequal{#1}{\_update\_Misa\_R}{\sailRISCVfnUpdateMisaR}{}%
  \ifstrequal{#1}{\_update\_Misa\_S}{\sailRISCVfnUpdateMisaS}{}%
  \ifstrequal{#1}{\_update\_Misa\_T}{\sailRISCVfnUpdateMisaT}{}%
  \ifstrequal{#1}{\_update\_Misa\_U}{\sailRISCVfnUpdateMisaU}{}%
  \ifstrequal{#1}{\_update\_Misa\_V}{\sailRISCVfnUpdateMisaV}{}%
  \ifstrequal{#1}{\_update\_Misa\_W}{\sailRISCVfnUpdateMisaW}{}%
  \ifstrequal{#1}{\_update\_Misa\_X}{\sailRISCVfnUpdateMisaX}{}%
  \ifstrequal{#1}{\_update\_Misa\_Y}{\sailRISCVfnUpdateMisaY}{}%
  \ifstrequal{#1}{\_update\_Misa\_Z}{\sailRISCVfnUpdateMisaZ}{}%
  \ifstrequal{#1}{\_update\_Misa\_bits}{\sailRISCVfnUpdateMisaBits}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_FS}{\sailRISCVfnUpdateMstatusFS}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MIE}{\sailRISCVfnUpdateMstatusMIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MPIE}{\sailRISCVfnUpdateMstatusMPIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MPP}{\sailRISCVfnUpdateMstatusMPP}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MPRV}{\sailRISCVfnUpdateMstatusMPRV}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_MXR}{\sailRISCVfnUpdateMstatusMXR}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SD}{\sailRISCVfnUpdateMstatusSD}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SIE}{\sailRISCVfnUpdateMstatusSIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SPIE}{\sailRISCVfnUpdateMstatusSPIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SPP}{\sailRISCVfnUpdateMstatusSPP}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_SUM}{\sailRISCVfnUpdateMstatusSUM}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_TSR}{\sailRISCVfnUpdateMstatusTSR}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_TVM}{\sailRISCVfnUpdateMstatusTVM}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_TW}{\sailRISCVfnUpdateMstatusTW}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_UIE}{\sailRISCVfnUpdateMstatusUIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_UPIE}{\sailRISCVfnUpdateMstatusUPIE}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_XS}{\sailRISCVfnUpdateMstatusXS}{}%
  \ifstrequal{#1}{\_update\_Mstatus\_bits}{\sailRISCVfnUpdateMstatusBits}{}%
  \ifstrequal{#1}{\_update\_Mtvec\_Base}{\sailRISCVfnUpdateMtvecBase}{}%
  \ifstrequal{#1}{\_update\_Mtvec\_Mode}{\sailRISCVfnUpdateMtvecMode}{}%
  \ifstrequal{#1}{\_update\_Mtvec\_bits}{\sailRISCVfnUpdateMtvecBits}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_A}{\sailRISCVfnUpdatePTEBitsA}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_D}{\sailRISCVfnUpdatePTEBitsD}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_G}{\sailRISCVfnUpdatePTEBitsG}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_R}{\sailRISCVfnUpdatePTEBitsR}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_U}{\sailRISCVfnUpdatePTEBitsU}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_V}{\sailRISCVfnUpdatePTEBitsV}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_W}{\sailRISCVfnUpdatePTEBitsW}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_X}{\sailRISCVfnUpdatePTEBitsX}{}%
  \ifstrequal{#1}{\_update\_PTE\_Bits\_bits}{\sailRISCVfnUpdatePTEBitsBits}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_A}{\sailRISCVfnUpdatePmpcfgEntA}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_L}{\sailRISCVfnUpdatePmpcfgEntL}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_R}{\sailRISCVfnUpdatePmpcfgEntR}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_W}{\sailRISCVfnUpdatePmpcfgEntW}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_X}{\sailRISCVfnUpdatePmpcfgEntX}{}%
  \ifstrequal{#1}{\_update\_Pmpcfg\_ent\_bits}{\sailRISCVfnUpdatePmpcfgEntBits}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_BITS}{\sailRISCVfnUpdateSVThreeTwoPTEBITS}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_PPNi}{\sailRISCVfnUpdateSVThreeTwoPTEPPNi}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_RSW}{\sailRISCVfnUpdateSVThreeTwoPTERSW}{}%
  \ifstrequal{#1}{\_update\_SV32\_PTE\_bits}{\sailRISCVfnUpdateSVThreeTwoPTEBits}{}%
  \ifstrequal{#1}{\_update\_SV32\_Paddr\_PPNi}{\sailRISCVfnUpdateSVThreeTwoPaddrPPNi}{}%
  \ifstrequal{#1}{\_update\_SV32\_Paddr\_PgOfs}{\sailRISCVfnUpdateSVThreeTwoPaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV32\_Paddr\_bits}{\sailRISCVfnUpdateSVThreeTwoPaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV32\_Vaddr\_PgOfs}{\sailRISCVfnUpdateSVThreeTwoVaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV32\_Vaddr\_VPNi}{\sailRISCVfnUpdateSVThreeTwoVaddrVPNi}{}%
  \ifstrequal{#1}{\_update\_SV32\_Vaddr\_bits}{\sailRISCVfnUpdateSVThreeTwoVaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_BITS}{\sailRISCVfnUpdateSVThreeNinePTEBITS}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_Ext}{\sailRISCVfnUpdateSVThreeNinePTEExt}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_PPNi}{\sailRISCVfnUpdateSVThreeNinePTEPPNi}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_RSW}{\sailRISCVfnUpdateSVThreeNinePTERSW}{}%
  \ifstrequal{#1}{\_update\_SV39\_PTE\_bits}{\sailRISCVfnUpdateSVThreeNinePTEBits}{}%
  \ifstrequal{#1}{\_update\_SV39\_Paddr\_PPNi}{\sailRISCVfnUpdateSVThreeNinePaddrPPNi}{}%
  \ifstrequal{#1}{\_update\_SV39\_Paddr\_PgOfs}{\sailRISCVfnUpdateSVThreeNinePaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV39\_Paddr\_bits}{\sailRISCVfnUpdateSVThreeNinePaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV39\_Vaddr\_PgOfs}{\sailRISCVfnUpdateSVThreeNineVaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV39\_Vaddr\_VPNi}{\sailRISCVfnUpdateSVThreeNineVaddrVPNi}{}%
  \ifstrequal{#1}{\_update\_SV39\_Vaddr\_bits}{\sailRISCVfnUpdateSVThreeNineVaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_BITS}{\sailRISCVfnUpdateSVFourEightPTEBITS}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_Ext}{\sailRISCVfnUpdateSVFourEightPTEExt}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_PPNi}{\sailRISCVfnUpdateSVFourEightPTEPPNi}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_RSW}{\sailRISCVfnUpdateSVFourEightPTERSW}{}%
  \ifstrequal{#1}{\_update\_SV48\_PTE\_bits}{\sailRISCVfnUpdateSVFourEightPTEBits}{}%
  \ifstrequal{#1}{\_update\_SV48\_Paddr\_PPNi}{\sailRISCVfnUpdateSVFourEightPaddrPPNi}{}%
  \ifstrequal{#1}{\_update\_SV48\_Paddr\_PgOfs}{\sailRISCVfnUpdateSVFourEightPaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV48\_Paddr\_bits}{\sailRISCVfnUpdateSVFourEightPaddrBits}{}%
  \ifstrequal{#1}{\_update\_SV48\_Vaddr\_PgOfs}{\sailRISCVfnUpdateSVFourEightVaddrPgOfs}{}%
  \ifstrequal{#1}{\_update\_SV48\_Vaddr\_VPNi}{\sailRISCVfnUpdateSVFourEightVaddrVPNi}{}%
  \ifstrequal{#1}{\_update\_SV48\_Vaddr\_bits}{\sailRISCVfnUpdateSVFourEightVaddrBits}{}%
  \ifstrequal{#1}{\_update\_Satp32\_Asid}{\sailRISCVfnUpdateSatpThreeTwoAsid}{}%
  \ifstrequal{#1}{\_update\_Satp32\_Mode}{\sailRISCVfnUpdateSatpThreeTwoMode}{}%
  \ifstrequal{#1}{\_update\_Satp32\_PPN}{\sailRISCVfnUpdateSatpThreeTwoPPN}{}%
  \ifstrequal{#1}{\_update\_Satp32\_bits}{\sailRISCVfnUpdateSatpThreeTwoBits}{}%
  \ifstrequal{#1}{\_update\_Satp64\_Asid}{\sailRISCVfnUpdateSatpSixFourAsid}{}%
  \ifstrequal{#1}{\_update\_Satp64\_Mode}{\sailRISCVfnUpdateSatpSixFourMode}{}%
  \ifstrequal{#1}{\_update\_Satp64\_PPN}{\sailRISCVfnUpdateSatpSixFourPPN}{}%
  \ifstrequal{#1}{\_update\_Satp64\_bits}{\sailRISCVfnUpdateSatpSixFourBits}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Breakpoint}{\sailRISCVfnUpdateSedelegBreakpoint}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Fetch\_Access\_Fault}{\sailRISCVfnUpdateSedelegFetchAccessFault}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Fetch\_Addr\_Align}{\sailRISCVfnUpdateSedelegFetchAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Illegal\_Instr}{\sailRISCVfnUpdateSedelegIllegalInstr}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Load\_Access\_Fault}{\sailRISCVfnUpdateSedelegLoadAccessFault}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_Load\_Addr\_Align}{\sailRISCVfnUpdateSedelegLoadAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_SAMO\_Access\_Fault}{\sailRISCVfnUpdateSedelegSAMOAccessFault}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_SAMO\_Addr\_Align}{\sailRISCVfnUpdateSedelegSAMOAddrAlign}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_UEnvCall}{\sailRISCVfnUpdateSedelegUEnvCall}{}%
  \ifstrequal{#1}{\_update\_Sedeleg\_bits}{\sailRISCVfnUpdateSedelegBits}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_SEI}{\sailRISCVfnUpdateSinterruptsSEI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_SSI}{\sailRISCVfnUpdateSinterruptsSSI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_STI}{\sailRISCVfnUpdateSinterruptsSTI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_UEI}{\sailRISCVfnUpdateSinterruptsUEI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_USI}{\sailRISCVfnUpdateSinterruptsUSI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_UTI}{\sailRISCVfnUpdateSinterruptsUTI}{}%
  \ifstrequal{#1}{\_update\_Sinterrupts\_bits}{\sailRISCVfnUpdateSinterruptsBits}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_FS}{\sailRISCVfnUpdateSstatusFS}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_MXR}{\sailRISCVfnUpdateSstatusMXR}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SD}{\sailRISCVfnUpdateSstatusSD}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SIE}{\sailRISCVfnUpdateSstatusSIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SPIE}{\sailRISCVfnUpdateSstatusSPIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SPP}{\sailRISCVfnUpdateSstatusSPP}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_SUM}{\sailRISCVfnUpdateSstatusSUM}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_UIE}{\sailRISCVfnUpdateSstatusUIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_UPIE}{\sailRISCVfnUpdateSstatusUPIE}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_XS}{\sailRISCVfnUpdateSstatusXS}{}%
  \ifstrequal{#1}{\_update\_Sstatus\_bits}{\sailRISCVfnUpdateSstatusBits}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_UEI}{\sailRISCVfnUpdateUinterruptsUEI}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_USI}{\sailRISCVfnUpdateUinterruptsUSI}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_UTI}{\sailRISCVfnUpdateUinterruptsUTI}{}%
  \ifstrequal{#1}{\_update\_Uinterrupts\_bits}{\sailRISCVfnUpdateUinterruptsBits}{}%
  \ifstrequal{#1}{\_update\_Ustatus\_UIE}{\sailRISCVfnUpdateUstatusUIE}{}%
  \ifstrequal{#1}{\_update\_Ustatus\_UPIE}{\sailRISCVfnUpdateUstatusUPIE}{}%
  \ifstrequal{#1}{\_update\_Ustatus\_bits}{\sailRISCVfnUpdateUstatusBits}{}%
  \ifstrequal{#1}{\_update\_ccsr\_bits}{\sailRISCVfnUpdateCcsrBits}{}%
  \ifstrequal{#1}{\_update\_ccsr\_d}{\sailRISCVfnUpdateCcsrD}{}%
  \ifstrequal{#1}{\_update\_ccsr\_e}{\sailRISCVfnUpdateCcsrE}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_bits}{\sailRISCVfnUpdateHtifCmdBits}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_cmd}{\sailRISCVfnUpdateHtifCmdCmd}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_device}{\sailRISCVfnUpdateHtifCmdDevice}{}%
  \ifstrequal{#1}{\_update\_htif\_cmd\_payload}{\sailRISCVfnUpdateHtifCmdPayload}{}%
  \ifstrequal{#1}{a64\_barrier\_domain\_of\_num}{\sailRISCVfnaSixFourBarrierDomainOfNum}{}%
  \ifstrequal{#1}{a64\_barrier\_type\_of\_num}{\sailRISCVfnaSixFourBarrierTypeOfNum}{}%
  \ifstrequal{#1}{accessType\_to\_str}{\sailRISCVfnaccessTypeToStr}{}%
  \ifstrequal{#1}{accrue\_fflags}{\sailRISCVfnaccrueFflags}{}%
  \ifstrequal{#1}{add\_to\_TLB39}{\sailRISCVfnaddToTLBThreeNine}{}%
  \ifstrequal{#1}{add\_to\_TLB48}{\sailRISCVfnaddToTLBFourEight}{}%
  \ifstrequal{#1}{addr\_to\_tag\_addr}{\sailRISCVfnaddrToTagAddr}{}%
  \ifstrequal{#1}{amoop\_of\_num}{\sailRISCVfnamoopOfNum}{}%
  \ifstrequal{#1}{aqrl\_str}{\sailRISCVfnaqrlStr}{}%
  \ifstrequal{#1}{arch\_to\_bits}{\sailRISCVfnarchToBits}{}%
  \ifstrequal{#1}{architecture}{\sailRISCVfnarchitecture}{}%
  \ifstrequal{#1}{bit\_to\_bool}{\sailRISCVfnbitToBool}{}%
  \ifstrequal{#1}{bool\_to\_bit}{\sailRISCVfnboolToBit}{}%
  \ifstrequal{#1}{bool\_to\_bits}{\sailRISCVfnboolToBits}{}%
  \ifstrequal{#1}{bop\_of\_num}{\sailRISCVfnbopOfNum}{}%
  \ifstrequal{#1}{cache\_op\_kind\_of\_num}{\sailRISCVfncacheOpKindOfNum}{}%
  \ifstrequal{#1}{canonical\_NaN\_D}{\sailRISCVfncanonicalNaND}{}%
  \ifstrequal{#1}{canonical\_NaN\_S}{\sailRISCVfncanonicalNaNS}{}%
  \ifstrequal{#1}{capBitsToCapability}{\sailRISCVfncapBitsToCapability}{}%
  \ifstrequal{#1}{capBitsToEncCapability}{\sailRISCVfncapBitsToEncCapability}{}%
  \ifstrequal{#1}{capBoundsEqual}{\sailRISCVfncapBoundsEqual}{}%
  \ifstrequal{#1}{capToBits}{\sailRISCVfncapToBits}{}%
  \ifstrequal{#1}{capToEncCap}{\sailRISCVfncapToEncCap}{}%
  \ifstrequal{#1}{capToMemBits}{\sailRISCVfncapToMemBits}{}%
  \ifstrequal{#1}{capToString}{\sailRISCVfncapToString}{}%
  \ifstrequal{#1}{cap\_reg\_name\_abi}{\sailRISCVfncapRegNameAbi}{}%
  \ifstrequal{#1}{checkPTEPermission}{\sailRISCVfncheckPTEPermission}{}%
  \ifstrequal{#1}{check\_CSR}{\sailRISCVfncheckCSR}{}%
  \ifstrequal{#1}{check\_CSR\_access}{\sailRISCVfncheckCSRAccess}{}%
  \ifstrequal{#1}{check\_Counteren}{\sailRISCVfncheckCounteren}{}%
  \ifstrequal{#1}{check\_TVM\_SATP}{\sailRISCVfncheckTVMSATP}{}%
  \ifstrequal{#1}{check\_misaligned}{\sailRISCVfncheckMisaligned}{}%
  \ifstrequal{#1}{check\_res\_misaligned}{\sailRISCVfncheckResMisaligned}{}%
  \ifstrequal{#1}{checked\_mem\_read}{\sailRISCVfncheckedMemRead}{}%
  \ifstrequal{#1}{checked\_mem\_write}{\sailRISCVfncheckedMemWrite}{}%
  \ifstrequal{#1}{clint\_dispatch}{\sailRISCVfnclintDispatch}{}%
  \ifstrequal{#1}{clint\_load}{\sailRISCVfnclintLoad}{}%
  \ifstrequal{#1}{clint\_store}{\sailRISCVfnclintStore}{}%
  \ifstrequal{#1}{concat\_str\_bits}{\sailRISCVfnconcatStrBits}{}%
  \ifstrequal{#1}{concat\_str\_dec}{\sailRISCVfnconcatStrDec}{}%
  \ifstrequal{#1}{creg2reg\_idx}{\sailRISCVfncregTworegIdx}{}%
  \ifstrequal{#1}{csrAccess}{\sailRISCVfncsrAccess}{}%
  \ifstrequal{#1}{csrPriv}{\sailRISCVfncsrPriv}{}%
  \ifstrequal{#1}{csr\_name}{\sailRISCVfncsrName}{}%
  \ifstrequal{#1}{csrop\_of\_num}{\sailRISCVfncsropOfNum}{}%
  \ifstrequal{#1}{curAsid32}{\sailRISCVfncurAsidThreeTwo}{}%
  \ifstrequal{#1}{curAsid64}{\sailRISCVfncurAsidSixFour}{}%
  \ifstrequal{#1}{curPTB32}{\sailRISCVfncurPTBThreeTwo}{}%
  \ifstrequal{#1}{curPTB64}{\sailRISCVfncurPTBSixFour}{}%
  \ifstrequal{#1}{cur\_Architecture}{\sailRISCVfncurArchitecture}{}%
  \ifstrequal{#1}{decode}{\sailRISCVfndecode}{}%
  \ifstrequal{#1}{decodeCompressed}{\sailRISCVfndecodeCompressed}{}%
  \ifstrequal{#1}{def\_spc\_backwards}{\sailRISCVfndefSpcBackwards}{}%
  \ifstrequal{#1}{def\_spc\_forwards}{\sailRISCVfndefSpcForwards}{}%
  \ifstrequal{#1}{def\_spc\_matches\_prefix}{\sailRISCVfndefSpcMatchesPrefix}{}%
  \ifstrequal{#1}{dirty\_fd\_context}{\sailRISCVfndirtyFdContext}{}%
  \ifstrequal{#1}{dispatchInterrupt}{\sailRISCVfndispatchInterrupt}{}%
  \ifstrequal{#1}{dzFlag}{\sailRISCVfndzzFlag}{}%
  \ifstrequal{#1}{effectivePrivilege}{\sailRISCVfneffectivePrivilege}{}%
  \ifstrequal{#1}{encCapToBits}{\sailRISCVfnencCapToBits}{}%
  \ifstrequal{#1}{encCapabilityToCapability}{\sailRISCVfnencCapabilityToCapability}{}%
  \ifstrequal{#1}{eq\_unit}{\sailRISCVfneqUnit}{}%
  \ifstrequal{#1}{exceptionType\_to\_bits}{\sailRISCVfnexceptionTypeToBits}{}%
  \ifstrequal{#1}{exceptionType\_to\_str}{\sailRISCVfnexceptionTypeToStr}{}%
  \ifstrequal{#1}{exception\_delegatee}{\sailRISCVfnexceptionDelegatee}{}%
  \ifstrequal{#1}{exception\_handler}{\sailRISCVfnexceptionHandler}{}%
  \ifstrequal{#1}{extStatus\_of\_bits}{\sailRISCVfnextStatusOfBits}{}%
  \ifstrequal{#1}{extStatus\_to\_bits}{\sailRISCVfnextStatusToBits}{}%
  \ifstrequal{#1}{ext\_access\_type\_of\_num}{\sailRISCVfnextAccessTypeOfNum}{}%
  \ifstrequal{#1}{ext\_check\_CSR}{\sailRISCVfnextCheckCSR}{}%
  \ifstrequal{#1}{ext\_check\_CSR\_fail}{\sailRISCVfnextCheckCSRFail}{}%
  \ifstrequal{#1}{ext\_check\_xret\_priv}{\sailRISCVfnextCheckXretPriv}{}%
  \ifstrequal{#1}{ext\_control\_check\_addr}{\sailRISCVfnextControlCheckAddr}{}%
  \ifstrequal{#1}{ext\_control\_check\_pc}{\sailRISCVfnextControlCheckPc}{}%
  \ifstrequal{#1}{ext\_data\_get\_addr}{\sailRISCVfnextDataGetAddr}{}%
  \ifstrequal{#1}{ext\_exc\_type\_of\_num}{\sailRISCVfnextExcTypeOfNum}{}%
  \ifstrequal{#1}{ext\_exc\_type\_to\_bits}{\sailRISCVfnextExcTypeToBits}{}%
  \ifstrequal{#1}{ext\_exc\_type\_to\_str}{\sailRISCVfnextExcTypeToStr}{}%
  \ifstrequal{#1}{ext\_fail\_xret\_priv}{\sailRISCVfnextFailXretPriv}{}%
  \ifstrequal{#1}{ext\_fetch\_check\_pc}{\sailRISCVfnextFetchCheckPc}{}%
  \ifstrequal{#1}{ext\_fetch\_hook}{\sailRISCVfnextFetchHook}{}%
  \ifstrequal{#1}{ext\_get\_ptw\_error}{\sailRISCVfnextGetPtwError}{}%
  \ifstrequal{#1}{ext\_handle\_control\_check\_error}{\sailRISCVfnextHandleControlCheckError}{}%
  \ifstrequal{#1}{ext\_handle\_data\_check\_error}{\sailRISCVfnextHandleDataCheckError}{}%
  \ifstrequal{#1}{ext\_handle\_fetch\_check\_error}{\sailRISCVfnextHandleFetchCheckError}{}%
  \ifstrequal{#1}{ext\_init}{\sailRISCVfnextInit}{}%
  \ifstrequal{#1}{ext\_init\_regs}{\sailRISCVfnextInitRegs}{}%
  \ifstrequal{#1}{ext\_post\_decode\_hook}{\sailRISCVfnextPostDecodeHook}{}%
  \ifstrequal{#1}{ext\_post\_step\_hook}{\sailRISCVfnextPostStepHook}{}%
  \ifstrequal{#1}{ext\_pre\_step\_hook}{\sailRISCVfnextPreStepHook}{}%
  \ifstrequal{#1}{ext\_ptw\_error\_of\_num}{\sailRISCVfnextPtwErrorOfNum}{}%
  \ifstrequal{#1}{ext\_ptw\_fail\_of\_num}{\sailRISCVfnextPtwFailOfNum}{}%
  \ifstrequal{#1}{ext\_ptw\_lc\_join}{\sailRISCVfnextPtwLcJoin}{}%
  \ifstrequal{#1}{ext\_ptw\_lc\_of\_num}{\sailRISCVfnextPtwLcOfNum}{}%
  \ifstrequal{#1}{ext\_ptw\_sc\_join}{\sailRISCVfnextPtwScJoin}{}%
  \ifstrequal{#1}{ext\_ptw\_sc\_of\_num}{\sailRISCVfnextPtwScOfNum}{}%
  \ifstrequal{#1}{ext\_rvfi\_init}{\sailRISCVfnextRvfiInit}{}%
  \ifstrequal{#1}{ext\_veto\_disable\_C}{\sailRISCVfnextVetoDisableC}{}%
  \ifstrequal{#1}{ext\_write\_fcsr}{\sailRISCVfnextWriteFcsr}{}%
  \ifstrequal{#1}{extend\_value}{\sailRISCVfnextendValue}{}%
  \ifstrequal{#1}{f\_bin\_op\_D\_of\_num}{\sailRISCVfnfBinOpDOfNum}{}%
  \ifstrequal{#1}{f\_bin\_op\_S\_of\_num}{\sailRISCVfnfBinOpSOfNum}{}%
  \ifstrequal{#1}{f\_bin\_rm\_op\_D\_of\_num}{\sailRISCVfnfBinRmOpDOfNum}{}%
  \ifstrequal{#1}{f\_bin\_rm\_op\_S\_of\_num}{\sailRISCVfnfBinRmOpSOfNum}{}%
  \ifstrequal{#1}{f\_is\_NaN\_D}{\sailRISCVfnfIsNaND}{}%
  \ifstrequal{#1}{f\_is\_NaN\_S}{\sailRISCVfnfIsNaNS}{}%
  \ifstrequal{#1}{f\_is\_QNaN\_D}{\sailRISCVfnfIsQNaND}{}%
  \ifstrequal{#1}{f\_is\_QNaN\_S}{\sailRISCVfnfIsQNaNS}{}%
  \ifstrequal{#1}{f\_is\_SNaN\_D}{\sailRISCVfnfIsSNaND}{}%
  \ifstrequal{#1}{f\_is\_SNaN\_S}{\sailRISCVfnfIsSNaNS}{}%
  \ifstrequal{#1}{f\_is\_neg\_inf\_D}{\sailRISCVfnfIsNegInfD}{}%
  \ifstrequal{#1}{f\_is\_neg\_inf\_S}{\sailRISCVfnfIsNegInfS}{}%
  \ifstrequal{#1}{f\_is\_neg\_norm\_D}{\sailRISCVfnfIsNegNormD}{}%
  \ifstrequal{#1}{f\_is\_neg\_norm\_S}{\sailRISCVfnfIsNegNormS}{}%
  \ifstrequal{#1}{f\_is\_neg\_subnorm\_D}{\sailRISCVfnfIsNegSubnormD}{}%
  \ifstrequal{#1}{f\_is\_neg\_subnorm\_S}{\sailRISCVfnfIsNegSubnormS}{}%
  \ifstrequal{#1}{f\_is\_neg\_zero\_D}{\sailRISCVfnfIsNegZeroD}{}%
  \ifstrequal{#1}{f\_is\_neg\_zero\_S}{\sailRISCVfnfIsNegZeroS}{}%
  \ifstrequal{#1}{f\_is\_pos\_inf\_D}{\sailRISCVfnfIsPosInfD}{}%
  \ifstrequal{#1}{f\_is\_pos\_inf\_S}{\sailRISCVfnfIsPosInfS}{}%
  \ifstrequal{#1}{f\_is\_pos\_norm\_D}{\sailRISCVfnfIsPosNormD}{}%
  \ifstrequal{#1}{f\_is\_pos\_norm\_S}{\sailRISCVfnfIsPosNormS}{}%
  \ifstrequal{#1}{f\_is\_pos\_subnorm\_D}{\sailRISCVfnfIsPosSubnormD}{}%
  \ifstrequal{#1}{f\_is\_pos\_subnorm\_S}{\sailRISCVfnfIsPosSubnormS}{}%
  \ifstrequal{#1}{f\_is\_pos\_zero\_D}{\sailRISCVfnfIsPosZeroD}{}%
  \ifstrequal{#1}{f\_is\_pos\_zero\_S}{\sailRISCVfnfIsPosZeroS}{}%
  \ifstrequal{#1}{f\_madd\_op\_D\_of\_num}{\sailRISCVfnfMaddOpDOfNum}{}%
  \ifstrequal{#1}{f\_madd\_op\_S\_of\_num}{\sailRISCVfnfMaddOpSOfNum}{}%
  \ifstrequal{#1}{f\_un\_op\_D\_of\_num}{\sailRISCVfnfUnOpDOfNum}{}%
  \ifstrequal{#1}{f\_un\_op\_S\_of\_num}{\sailRISCVfnfUnOpSOfNum}{}%
  \ifstrequal{#1}{f\_un\_rm\_op\_D\_of\_num}{\sailRISCVfnfUnRmOpDOfNum}{}%
  \ifstrequal{#1}{f\_un\_rm\_op\_S\_of\_num}{\sailRISCVfnfUnRmOpSOfNum}{}%
  \ifstrequal{#1}{fastRepCheck}{\sailRISCVfnfastRepCheck}{}%
  \ifstrequal{#1}{fdiv\_int}{\sailRISCVfnfdivInt}{}%
  \ifstrequal{#1}{feq\_quiet\_D}{\sailRISCVfnfeqQuietD}{}%
  \ifstrequal{#1}{feq\_quiet\_S}{\sailRISCVfnfeqQuietS}{}%
  \ifstrequal{#1}{fetch}{\sailRISCVfnfetch}{}%
  \ifstrequal{#1}{findPendingInterrupt}{\sailRISCVfnfindPendingInterrupt}{}%
  \ifstrequal{#1}{fle\_D}{\sailRISCVfnfleD}{}%
  \ifstrequal{#1}{fle\_S}{\sailRISCVfnfleS}{}%
  \ifstrequal{#1}{flt\_D}{\sailRISCVfnfltD}{}%
  \ifstrequal{#1}{flt\_S}{\sailRISCVfnfltS}{}%
  \ifstrequal{#1}{flush\_TLB}{\sailRISCVfnflushTLB}{}%
  \ifstrequal{#1}{flush\_TLB39}{\sailRISCVfnflushTLBThreeNine}{}%
  \ifstrequal{#1}{flush\_TLB48}{\sailRISCVfnflushTLBFourEight}{}%
  \ifstrequal{#1}{flush\_TLB\_Entry}{\sailRISCVfnflushTLBEntry}{}%
  \ifstrequal{#1}{fmake\_D}{\sailRISCVfnfmakeD}{}%
  \ifstrequal{#1}{fmake\_S}{\sailRISCVfnfmakeS}{}%
  \ifstrequal{#1}{fmod\_int}{\sailRISCVfnfmodInt}{}%
  \ifstrequal{#1}{fregval\_from\_freg}{\sailRISCVfnfregvalFromFreg}{}%
  \ifstrequal{#1}{fregval\_into\_freg}{\sailRISCVfnfregvalIntoFreg}{}%
  \ifstrequal{#1}{fsplit\_D}{\sailRISCVfnfsplitD}{}%
  \ifstrequal{#1}{fsplit\_S}{\sailRISCVfnfsplitS}{}%
  \ifstrequal{#1}{getCapBase}{\sailRISCVfngetCapBase}{}%
  \ifstrequal{#1}{getCapBaseBits}{\sailRISCVfngetCapBaseBits}{}%
  \ifstrequal{#1}{getCapBounds}{\sailRISCVfngetCapBounds}{}%
  \ifstrequal{#1}{getCapBoundsBits}{\sailRISCVfngetCapBoundsBits}{}%
  \ifstrequal{#1}{getCapCursor}{\sailRISCVfngetCapCursor}{}%
  \ifstrequal{#1}{getCapFlags}{\sailRISCVfngetCapFlags}{}%
  \ifstrequal{#1}{getCapHardPerms}{\sailRISCVfngetCapHardPerms}{}%
  \ifstrequal{#1}{getCapLength}{\sailRISCVfngetCapLength}{}%
  \ifstrequal{#1}{getCapOffset}{\sailRISCVfngetCapOffset}{}%
  \ifstrequal{#1}{getCapOffsetBits}{\sailRISCVfngetCapOffsetBits}{}%
  \ifstrequal{#1}{getCapPerms}{\sailRISCVfngetCapPerms}{}%
  \ifstrequal{#1}{getCapTop}{\sailRISCVfngetCapTop}{}%
  \ifstrequal{#1}{getCapTopBits}{\sailRISCVfngetCapTopBits}{}%
  \ifstrequal{#1}{getPendingSet}{\sailRISCVfngetPendingSet}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\sailRISCVfngetRepresentableAlignmentMask}{}%
  \ifstrequal{#1}{getRepresentableLength}{\sailRISCVfngetRepresentableLength}{}%
  \ifstrequal{#1}{get\_arch\_pc}{\sailRISCVfngetArchPc}{}%
  \ifstrequal{#1}{get\_cheri\_mode\_cap\_addr}{\sailRISCVfngetCheriModeCapAddr}{}%
  \ifstrequal{#1}{get\_config\_print\_instr}{\sailRISCVfngetConfigPrintInstr}{}%
  \ifstrequal{#1}{get\_config\_print\_mem}{\sailRISCVfngetConfigPrintMem}{}%
  \ifstrequal{#1}{get\_config\_print\_platform}{\sailRISCVfngetConfigPrintPlatform}{}%
  \ifstrequal{#1}{get\_config\_print\_reg}{\sailRISCVfngetConfigPrintReg}{}%
  \ifstrequal{#1}{get\_mstatus\_SXL}{\sailRISCVfngetMstatusSXL}{}%
  \ifstrequal{#1}{get\_mstatus\_UXL}{\sailRISCVfngetMstatusUXL}{}%
  \ifstrequal{#1}{get\_mtvec}{\sailRISCVfngetMtvec}{}%
  \ifstrequal{#1}{get\_next\_pc}{\sailRISCVfngetNextPc}{}%
  \ifstrequal{#1}{get\_sstatus\_UXL}{\sailRISCVfngetSstatusUXL}{}%
  \ifstrequal{#1}{get\_stvec}{\sailRISCVfngetStvec}{}%
  \ifstrequal{#1}{get\_utvec}{\sailRISCVfngetUtvec}{}%
  \ifstrequal{#1}{get\_xret\_target}{\sailRISCVfngetXretTarget}{}%
  \ifstrequal{#1}{handle\_cheri\_cap\_exception}{\sailRISCVfnhandleCheriCapException}{}%
  \ifstrequal{#1}{handle\_cheri\_pcc\_exception}{\sailRISCVfnhandleCheriPccException}{}%
  \ifstrequal{#1}{handle\_cheri\_reg\_exception}{\sailRISCVfnhandleCheriRegException}{}%
  \ifstrequal{#1}{handle\_exception}{\sailRISCVfnhandleException}{}%
  \ifstrequal{#1}{handle\_illegal}{\sailRISCVfnhandleIllegal}{}%
  \ifstrequal{#1}{handle\_interrupt}{\sailRISCVfnhandleInterrupt}{}%
  \ifstrequal{#1}{handle\_load\_cap\_via\_cap}{\sailRISCVfnhandleLoadCapViaCap}{}%
  \ifstrequal{#1}{handle\_load\_data\_via\_cap}{\sailRISCVfnhandleLoadDataViaCap}{}%
  \ifstrequal{#1}{handle\_loadres\_cap\_via\_cap}{\sailRISCVfnhandleLoadresCapViaCap}{}%
  \ifstrequal{#1}{handle\_loadres\_data\_via\_cap}{\sailRISCVfnhandleLoadresDataViaCap}{}%
  \ifstrequal{#1}{handle\_mem\_exception}{\sailRISCVfnhandleMemException}{}%
  \ifstrequal{#1}{handle\_store\_cap\_via\_cap}{\sailRISCVfnhandleStoreCapViaCap}{}%
  \ifstrequal{#1}{handle\_store\_cond\_cap\_via\_cap}{\sailRISCVfnhandleStoreCondCapViaCap}{}%
  \ifstrequal{#1}{handle\_store\_cond\_data\_via\_cap}{\sailRISCVfnhandleStoreCondDataViaCap}{}%
  \ifstrequal{#1}{handle\_store\_data\_via\_cap}{\sailRISCVfnhandleStoreDataViaCap}{}%
  \ifstrequal{#1}{handle\_trap\_extension}{\sailRISCVfnhandleTrapExtension}{}%
  \ifstrequal{#1}{hasReservedOType}{\sailRISCVfnhasReservedOType}{}%
  \ifstrequal{#1}{haveAtomics}{\sailRISCVfnhaveAtomics}{}%
  \ifstrequal{#1}{haveDExt}{\sailRISCVfnhaveDExt}{}%
  \ifstrequal{#1}{haveFExt}{\sailRISCVfnhaveFExt}{}%
  \ifstrequal{#1}{haveMulDiv}{\sailRISCVfnhaveMulDiv}{}%
  \ifstrequal{#1}{haveNExt}{\sailRISCVfnhaveNExt}{}%
  \ifstrequal{#1}{haveRVC}{\sailRISCVfnhaveRVC}{}%
  \ifstrequal{#1}{haveSupMode}{\sailRISCVfnhaveSupMode}{}%
  \ifstrequal{#1}{haveUsrMode}{\sailRISCVfnhaveUsrMode}{}%
  \ifstrequal{#1}{haveXcheri}{\sailRISCVfnhaveXcheri}{}%
  \ifstrequal{#1}{hex\_bits\_10\_backwards}{\sailRISCVfnhexBitsOneZeroBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_10\_backwards\_matches}{\sailRISCVfnhexBitsOneZeroBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_10\_forwards\_matches}{\sailRISCVfnhexBitsOneZeroForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_11\_backwards}{\sailRISCVfnhexBitsOneOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_11\_backwards\_matches}{\sailRISCVfnhexBitsOneOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_11\_forwards\_matches}{\sailRISCVfnhexBitsOneOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_12\_backwards}{\sailRISCVfnhexBitsOneTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_12\_backwards\_matches}{\sailRISCVfnhexBitsOneTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_12\_forwards\_matches}{\sailRISCVfnhexBitsOneTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_12\_matches\_prefix}{\sailRISCVfnhexBitsOneTwoMatchesPrefix}{}%
  \ifstrequal{#1}{hex\_bits\_13\_backwards}{\sailRISCVfnhexBitsOneThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_13\_backwards\_matches}{\sailRISCVfnhexBitsOneThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_13\_forwards\_matches}{\sailRISCVfnhexBitsOneThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_14\_backwards}{\sailRISCVfnhexBitsOneFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_14\_backwards\_matches}{\sailRISCVfnhexBitsOneFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_14\_forwards\_matches}{\sailRISCVfnhexBitsOneFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_15\_backwards}{\sailRISCVfnhexBitsOneFiveBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_15\_backwards\_matches}{\sailRISCVfnhexBitsOneFiveBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_15\_forwards\_matches}{\sailRISCVfnhexBitsOneFiveForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_16\_backwards}{\sailRISCVfnhexBitsOneSixBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_16\_backwards\_matches}{\sailRISCVfnhexBitsOneSixBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_16\_forwards\_matches}{\sailRISCVfnhexBitsOneSixForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_17\_backwards}{\sailRISCVfnhexBitsOneSevenBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_17\_backwards\_matches}{\sailRISCVfnhexBitsOneSevenBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_17\_forwards\_matches}{\sailRISCVfnhexBitsOneSevenForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_18\_backwards}{\sailRISCVfnhexBitsOneEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_18\_backwards\_matches}{\sailRISCVfnhexBitsOneEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_18\_forwards\_matches}{\sailRISCVfnhexBitsOneEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_19\_backwards}{\sailRISCVfnhexBitsOneNineBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_19\_backwards\_matches}{\sailRISCVfnhexBitsOneNineBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_19\_forwards\_matches}{\sailRISCVfnhexBitsOneNineForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_1\_backwards}{\sailRISCVfnhexBitsOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_1\_backwards\_matches}{\sailRISCVfnhexBitsOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_1\_forwards\_matches}{\sailRISCVfnhexBitsOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_20\_backwards}{\sailRISCVfnhexBitsTwoZeroBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_20\_backwards\_matches}{\sailRISCVfnhexBitsTwoZeroBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_20\_forwards\_matches}{\sailRISCVfnhexBitsTwoZeroForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_21\_backwards}{\sailRISCVfnhexBitsTwoOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_21\_backwards\_matches}{\sailRISCVfnhexBitsTwoOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_21\_forwards\_matches}{\sailRISCVfnhexBitsTwoOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_22\_backwards}{\sailRISCVfnhexBitsTwoTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_22\_backwards\_matches}{\sailRISCVfnhexBitsTwoTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_22\_forwards\_matches}{\sailRISCVfnhexBitsTwoTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_23\_backwards}{\sailRISCVfnhexBitsTwoThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_23\_backwards\_matches}{\sailRISCVfnhexBitsTwoThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_23\_forwards\_matches}{\sailRISCVfnhexBitsTwoThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_24\_backwards}{\sailRISCVfnhexBitsTwoFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_24\_backwards\_matches}{\sailRISCVfnhexBitsTwoFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_24\_forwards\_matches}{\sailRISCVfnhexBitsTwoFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_25\_backwards}{\sailRISCVfnhexBitsTwoFiveBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_25\_backwards\_matches}{\sailRISCVfnhexBitsTwoFiveBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_25\_forwards\_matches}{\sailRISCVfnhexBitsTwoFiveForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_26\_backwards}{\sailRISCVfnhexBitsTwoSixBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_26\_backwards\_matches}{\sailRISCVfnhexBitsTwoSixBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_26\_forwards\_matches}{\sailRISCVfnhexBitsTwoSixForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_27\_backwards}{\sailRISCVfnhexBitsTwoSevenBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_27\_backwards\_matches}{\sailRISCVfnhexBitsTwoSevenBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_27\_forwards\_matches}{\sailRISCVfnhexBitsTwoSevenForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_28\_backwards}{\sailRISCVfnhexBitsTwoEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_28\_backwards\_matches}{\sailRISCVfnhexBitsTwoEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_28\_forwards\_matches}{\sailRISCVfnhexBitsTwoEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_29\_backwards}{\sailRISCVfnhexBitsTwoNineBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_29\_backwards\_matches}{\sailRISCVfnhexBitsTwoNineBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_29\_forwards\_matches}{\sailRISCVfnhexBitsTwoNineForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_2\_backwards}{\sailRISCVfnhexBitsTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_2\_backwards\_matches}{\sailRISCVfnhexBitsTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_2\_forwards\_matches}{\sailRISCVfnhexBitsTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_30\_backwards}{\sailRISCVfnhexBitsThreeZeroBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_30\_backwards\_matches}{\sailRISCVfnhexBitsThreeZeroBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_30\_forwards\_matches}{\sailRISCVfnhexBitsThreeZeroForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_31\_backwards}{\sailRISCVfnhexBitsThreeOneBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_31\_backwards\_matches}{\sailRISCVfnhexBitsThreeOneBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_31\_forwards\_matches}{\sailRISCVfnhexBitsThreeOneForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_32\_backwards}{\sailRISCVfnhexBitsThreeTwoBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_32\_backwards\_matches}{\sailRISCVfnhexBitsThreeTwoBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_32\_forwards\_matches}{\sailRISCVfnhexBitsThreeTwoForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_33\_backwards}{\sailRISCVfnhexBitsThreeThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_33\_backwards\_matches}{\sailRISCVfnhexBitsThreeThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_33\_forwards\_matches}{\sailRISCVfnhexBitsThreeThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_3\_backwards}{\sailRISCVfnhexBitsThreeBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_3\_backwards\_matches}{\sailRISCVfnhexBitsThreeBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_3\_forwards\_matches}{\sailRISCVfnhexBitsThreeForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_48\_backwards}{\sailRISCVfnhexBitsFourEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_48\_backwards\_matches}{\sailRISCVfnhexBitsFourEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_48\_forwards\_matches}{\sailRISCVfnhexBitsFourEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_4\_backwards}{\sailRISCVfnhexBitsFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_4\_backwards\_matches}{\sailRISCVfnhexBitsFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_4\_forwards\_matches}{\sailRISCVfnhexBitsFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_5\_backwards}{\sailRISCVfnhexBitsFiveBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_5\_backwards\_matches}{\sailRISCVfnhexBitsFiveBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_5\_forwards\_matches}{\sailRISCVfnhexBitsFiveForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_64\_backwards}{\sailRISCVfnhexBitsSixFourBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_64\_backwards\_matches}{\sailRISCVfnhexBitsSixFourBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_64\_forwards\_matches}{\sailRISCVfnhexBitsSixFourForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_6\_backwards}{\sailRISCVfnhexBitsSixBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_6\_backwards\_matches}{\sailRISCVfnhexBitsSixBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_6\_forwards\_matches}{\sailRISCVfnhexBitsSixForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_7\_backwards}{\sailRISCVfnhexBitsSevenBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_7\_backwards\_matches}{\sailRISCVfnhexBitsSevenBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_7\_forwards\_matches}{\sailRISCVfnhexBitsSevenForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_8\_backwards}{\sailRISCVfnhexBitsEightBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_8\_backwards\_matches}{\sailRISCVfnhexBitsEightBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_8\_forwards\_matches}{\sailRISCVfnhexBitsEightForwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_9\_backwards}{\sailRISCVfnhexBitsNineBackwards}{}%
  \ifstrequal{#1}{hex\_bits\_9\_backwards\_matches}{\sailRISCVfnhexBitsNineBackwardsMatches}{}%
  \ifstrequal{#1}{hex\_bits\_9\_forwards\_matches}{\sailRISCVfnhexBitsNineForwardsMatches}{}%
  \ifstrequal{#1}{htif\_load}{\sailRISCVfnhtifLoad}{}%
  \ifstrequal{#1}{htif\_store}{\sailRISCVfnhtifStore}{}%
  \ifstrequal{#1}{htif\_tick}{\sailRISCVfnhtifTick}{}%
  \ifstrequal{#1}{in32BitMode}{\sailRISCVfninThreeTwoBitMode}{}%
  \ifstrequal{#1}{inCapBounds}{\sailRISCVfninCapBounds}{}%
  \ifstrequal{#1}{incCapOffset}{\sailRISCVfnincCapOffset}{}%
  \ifstrequal{#1}{init\_base\_regs}{\sailRISCVfninitBaseRegs}{}%
  \ifstrequal{#1}{init\_fdext\_regs}{\sailRISCVfninitFdextRegs}{}%
  \ifstrequal{#1}{init\_model}{\sailRISCVfninitModel}{}%
  \ifstrequal{#1}{init\_platform}{\sailRISCVfninitPlatform}{}%
  \ifstrequal{#1}{init\_pmp}{\sailRISCVfninitPmp}{}%
  \ifstrequal{#1}{init\_sys}{\sailRISCVfninitSys}{}%
  \ifstrequal{#1}{init\_vmem}{\sailRISCVfninitVmem}{}%
  \ifstrequal{#1}{init\_vmem\_sv39}{\sailRISCVfninitVmemSvThreeNine}{}%
  \ifstrequal{#1}{init\_vmem\_sv48}{\sailRISCVfninitVmemSvFourEight}{}%
  \ifstrequal{#1}{initial\_analysis}{\sailRISCVfninitialAnalysis}{}%
  \ifstrequal{#1}{int\_to\_cap}{\sailRISCVfnintToCap}{}%
  \ifstrequal{#1}{internal\_error}{\sailRISCVfninternalError}{}%
  \ifstrequal{#1}{interruptType\_to\_bits}{\sailRISCVfninterruptTypeToBits}{}%
  \ifstrequal{#1}{invalidateCap}{\sailRISCVfninvalidateCap}{}%
  \ifstrequal{#1}{iop\_of\_num}{\sailRISCVfniopOfNum}{}%
  \ifstrequal{#1}{isCapSealed}{\sailRISCVfnisCapSealed}{}%
  \ifstrequal{#1}{isInvalidPTE}{\sailRISCVfnisInvalidPTE}{}%
  \ifstrequal{#1}{isPTEPtr}{\sailRISCVfnisPTEPtr}{}%
  \ifstrequal{#1}{isRVC}{\sailRISCVfnisRVC}{}%
  \ifstrequal{#1}{isValidSv39Addr}{\sailRISCVfnisValidSvThreeNineAddr}{}%
  \ifstrequal{#1}{isValidSv48Addr}{\sailRISCVfnisValidSvFourEightAddr}{}%
  \ifstrequal{#1}{is\_CSR\_defined}{\sailRISCVfnisCSRDefined}{}%
  \ifstrequal{#1}{is\_RV32D\_or\_RV64D}{\sailRISCVfnisRVThreeTwoDOrRVSixFourD}{}%
  \ifstrequal{#1}{is\_RV32F\_or\_RV64F}{\sailRISCVfnisRVThreeTwoFOrRVSixFourF}{}%
  \ifstrequal{#1}{is\_RV64D}{\sailRISCVfnisRVSixFourD}{}%
  \ifstrequal{#1}{is\_RV64F}{\sailRISCVfnisRVSixFourF}{}%
  \ifstrequal{#1}{is\_aligned\_addr}{\sailRISCVfnisAlignedAddr}{}%
  \ifstrequal{#1}{is\_none}{\sailRISCVfnisNone}{}%
  \ifstrequal{#1}{is\_some}{\sailRISCVfnisSome}{}%
  \ifstrequal{#1}{legalize\_ccsr}{\sailRISCVfnlegalizzeCcsr}{}%
  \ifstrequal{#1}{legalize\_epcc}{\sailRISCVfnlegalizzeEpcc}{}%
  \ifstrequal{#1}{legalize\_mcounteren}{\sailRISCVfnlegalizzeMcounteren}{}%
  \ifstrequal{#1}{legalize\_mcountinhibit}{\sailRISCVfnlegalizzeMcountinhibit}{}%
  \ifstrequal{#1}{legalize\_medeleg}{\sailRISCVfnlegalizzeMedeleg}{}%
  \ifstrequal{#1}{legalize\_mideleg}{\sailRISCVfnlegalizzeMideleg}{}%
  \ifstrequal{#1}{legalize\_mie}{\sailRISCVfnlegalizzeMie}{}%
  \ifstrequal{#1}{legalize\_mip}{\sailRISCVfnlegalizzeMip}{}%
  \ifstrequal{#1}{legalize\_misa}{\sailRISCVfnlegalizzeMisa}{}%
  \ifstrequal{#1}{legalize\_mstatus}{\sailRISCVfnlegalizzeMstatus}{}%
  \ifstrequal{#1}{legalize\_satp}{\sailRISCVfnlegalizzeSatp}{}%
  \ifstrequal{#1}{legalize\_satp32}{\sailRISCVfnlegalizzeSatpThreeTwo}{}%
  \ifstrequal{#1}{legalize\_satp64}{\sailRISCVfnlegalizzeSatpSixFour}{}%
  \ifstrequal{#1}{legalize\_scounteren}{\sailRISCVfnlegalizzeScounteren}{}%
  \ifstrequal{#1}{legalize\_sedeleg}{\sailRISCVfnlegalizzeSedeleg}{}%
  \ifstrequal{#1}{legalize\_sie}{\sailRISCVfnlegalizzeSie}{}%
  \ifstrequal{#1}{legalize\_sip}{\sailRISCVfnlegalizzeSip}{}%
  \ifstrequal{#1}{legalize\_sstatus}{\sailRISCVfnlegalizzeSstatus}{}%
  \ifstrequal{#1}{legalize\_tcc}{\sailRISCVfnlegalizzeTcc}{}%
  \ifstrequal{#1}{legalize\_tvec}{\sailRISCVfnlegalizzeTvec}{}%
  \ifstrequal{#1}{legalize\_uie}{\sailRISCVfnlegalizzeUie}{}%
  \ifstrequal{#1}{legalize\_uip}{\sailRISCVfnlegalizzeUip}{}%
  \ifstrequal{#1}{legalize\_ustatus}{\sailRISCVfnlegalizzeUstatus}{}%
  \ifstrequal{#1}{legalize\_xepc}{\sailRISCVfnlegalizzeXepc}{}%
  \ifstrequal{#1}{lift\_sie}{\sailRISCVfnliftSie}{}%
  \ifstrequal{#1}{lift\_sip}{\sailRISCVfnliftSip}{}%
  \ifstrequal{#1}{lift\_sstatus}{\sailRISCVfnliftSstatus}{}%
  \ifstrequal{#1}{lift\_uie}{\sailRISCVfnliftUie}{}%
  \ifstrequal{#1}{lift\_uip}{\sailRISCVfnliftUip}{}%
  \ifstrequal{#1}{lift\_ustatus}{\sailRISCVfnliftUstatus}{}%
  \ifstrequal{#1}{lookup\_TLB39}{\sailRISCVfnlookupTLBThreeNine}{}%
  \ifstrequal{#1}{lookup\_TLB48}{\sailRISCVfnlookupTLBFourEight}{}%
  \ifstrequal{#1}{loop}{\sailRISCVfnloop}{}%
  \ifstrequal{#1}{lower\_mie}{\sailRISCVfnlowerMie}{}%
  \ifstrequal{#1}{lower\_mip}{\sailRISCVfnlowerMip}{}%
  \ifstrequal{#1}{lower\_mstatus}{\sailRISCVfnlowerMstatus}{}%
  \ifstrequal{#1}{lower\_sie}{\sailRISCVfnlowerSie}{}%
  \ifstrequal{#1}{lower\_sip}{\sailRISCVfnlowerSip}{}%
  \ifstrequal{#1}{lower\_sstatus}{\sailRISCVfnlowerSstatus}{}%
  \ifstrequal{#1}{lrsc\_width\_str}{\sailRISCVfnlrscWidthStr}{}%
  \ifstrequal{#1}{make\_TLB\_Entry}{\sailRISCVfnmakeTLBEntry}{}%
  \ifstrequal{#1}{match\_TLB\_Entry}{\sailRISCVfnmatchTLBEntry}{}%
  \ifstrequal{#1}{memBitsToCapability}{\sailRISCVfnmemBitsToCapability}{}%
  \ifstrequal{#1}{mem\_read}{\sailRISCVfnmemRead}{}%
  \ifstrequal{#1}{mem\_read\_cap}{\sailRISCVfnmemReadCap}{}%
  \ifstrequal{#1}{mem\_read\_meta}{\sailRISCVfnmemReadMeta}{}%
  \ifstrequal{#1}{mem\_write\_cap}{\sailRISCVfnmemWriteCap}{}%
  \ifstrequal{#1}{mem\_write\_ea}{\sailRISCVfnmemWriteEa}{}%
  \ifstrequal{#1}{mem\_write\_ea\_cap}{\sailRISCVfnmemWriteEaCap}{}%
  \ifstrequal{#1}{mem\_write\_value}{\sailRISCVfnmemWriteValue}{}%
  \ifstrequal{#1}{mem\_write\_value\_meta}{\sailRISCVfnmemWriteValueMeta}{}%
  \ifstrequal{#1}{min\_instruction\_bytes}{\sailRISCVfnminInstructionBytes}{}%
  \ifstrequal{#1}{mmio\_read}{\sailRISCVfnmmioRead}{}%
  \ifstrequal{#1}{mmio\_write}{\sailRISCVfnmmioWrite}{}%
  \ifstrequal{#1}{n\_leading\_spaces}{\sailRISCVfnnLeadingSpaces}{}%
  \ifstrequal{#1}{nan\_box}{\sailRISCVfnnanBox}{}%
  \ifstrequal{#1}{nan\_unbox}{\sailRISCVfnnanUnbox}{}%
  \ifstrequal{#1}{negate\_D}{\sailRISCVfnnegateD}{}%
  \ifstrequal{#1}{negate\_S}{\sailRISCVfnnegateS}{}%
  \ifstrequal{#1}{neq\_anything}{\sailRISCVfnneqAnything}{}%
  \ifstrequal{#1}{neq\_bits}{\sailRISCVfnneqBits}{}%
  \ifstrequal{#1}{neq\_bool}{\sailRISCVfnneqBool}{}%
  \ifstrequal{#1}{neq\_int}{\sailRISCVfnneqInt}{}%
  \ifstrequal{#1}{neq\_vec}{\sailRISCVfnneqVec}{}%
  \ifstrequal{#1}{not\_bit}{\sailRISCVfnnotBit}{}%
  \ifstrequal{#1}{not\_implemented}{\sailRISCVfnnotImplemented}{}%
  \ifstrequal{#1}{num\_of\_Architecture}{\sailRISCVfnnumOfArchitecture}{}%
  \ifstrequal{#1}{num\_of\_CPtrCmpOp}{\sailRISCVfnnumOfCPtrCmpOp}{}%
  \ifstrequal{#1}{num\_of\_CapEx}{\sailRISCVfnnumOfCapEx}{}%
  \ifstrequal{#1}{num\_of\_ClearRegSet}{\sailRISCVfnnumOfClearRegSet}{}%
  \ifstrequal{#1}{num\_of\_ExceptionType}{\sailRISCVfnnumOfExceptionType}{}%
  \ifstrequal{#1}{num\_of\_ExtStatus}{\sailRISCVfnnumOfExtStatus}{}%
  \ifstrequal{#1}{num\_of\_InterruptType}{\sailRISCVfnnumOfInterruptType}{}%
  \ifstrequal{#1}{num\_of\_PmpAddrMatchType}{\sailRISCVfnnumOfPmpAddrMatchType}{}%
  \ifstrequal{#1}{num\_of\_Privilege}{\sailRISCVfnnumOfPrivilege}{}%
  \ifstrequal{#1}{num\_of\_Retired}{\sailRISCVfnnumOfRetired}{}%
  \ifstrequal{#1}{num\_of\_SATPMode}{\sailRISCVfnnumOfSATPMode}{}%
  \ifstrequal{#1}{num\_of\_TrapVectorMode}{\sailRISCVfnnumOfTrapVectorMode}{}%
  \ifstrequal{#1}{num\_of\_a64\_barrier\_domain}{\sailRISCVfnnumOfASixFourBarrierDomain}{}%
  \ifstrequal{#1}{num\_of\_a64\_barrier\_type}{\sailRISCVfnnumOfASixFourBarrierType}{}%
  \ifstrequal{#1}{num\_of\_amoop}{\sailRISCVfnnumOfAmoop}{}%
  \ifstrequal{#1}{num\_of\_bop}{\sailRISCVfnnumOfBop}{}%
  \ifstrequal{#1}{num\_of\_cache\_op\_kind}{\sailRISCVfnnumOfCacheOpKind}{}%
  \ifstrequal{#1}{num\_of\_csrop}{\sailRISCVfnnumOfCsrop}{}%
  \ifstrequal{#1}{num\_of\_ext\_access\_type}{\sailRISCVfnnumOfExtAccessType}{}%
  \ifstrequal{#1}{num\_of\_ext\_exc\_type}{\sailRISCVfnnumOfExtExcType}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_error}{\sailRISCVfnnumOfExtPtwError}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_fail}{\sailRISCVfnnumOfExtPtwFail}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_lc}{\sailRISCVfnnumOfExtPtwLc}{}%
  \ifstrequal{#1}{num\_of\_ext\_ptw\_sc}{\sailRISCVfnnumOfExtPtwSc}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_op\_D}{\sailRISCVfnnumOfFBinOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_op\_S}{\sailRISCVfnnumOfFBinOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_rm\_op\_D}{\sailRISCVfnnumOfFBinRmOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_bin\_rm\_op\_S}{\sailRISCVfnnumOfFBinRmOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_madd\_op\_D}{\sailRISCVfnnumOfFMaddOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_madd\_op\_S}{\sailRISCVfnnumOfFMaddOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_op\_D}{\sailRISCVfnnumOfFUnOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_op\_S}{\sailRISCVfnnumOfFUnOpS}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_rm\_op\_D}{\sailRISCVfnnumOfFUnRmOpD}{}%
  \ifstrequal{#1}{num\_of\_f\_un\_rm\_op\_S}{\sailRISCVfnnumOfFUnRmOpS}{}%
  \ifstrequal{#1}{num\_of\_iop}{\sailRISCVfnnumOfIop}{}%
  \ifstrequal{#1}{num\_of\_pmpAddrMatch}{\sailRISCVfnnumOfPmpAddrMatch}{}%
  \ifstrequal{#1}{num\_of\_pmpMatch}{\sailRISCVfnnumOfPmpMatch}{}%
  \ifstrequal{#1}{num\_of\_read\_kind}{\sailRISCVfnnumOfReadKind}{}%
  \ifstrequal{#1}{num\_of\_rop}{\sailRISCVfnnumOfRop}{}%
  \ifstrequal{#1}{num\_of\_ropw}{\sailRISCVfnnumOfRopw}{}%
  \ifstrequal{#1}{num\_of\_rounding\_mode}{\sailRISCVfnnumOfRoundingMode}{}%
  \ifstrequal{#1}{num\_of\_sop}{\sailRISCVfnnumOfSop}{}%
  \ifstrequal{#1}{num\_of\_sopw}{\sailRISCVfnnumOfSopw}{}%
  \ifstrequal{#1}{num\_of\_trans\_kind}{\sailRISCVfnnumOfTransKind}{}%
  \ifstrequal{#1}{num\_of\_uop}{\sailRISCVfnnumOfUop}{}%
  \ifstrequal{#1}{num\_of\_word\_width}{\sailRISCVfnnumOfWordWidth}{}%
  \ifstrequal{#1}{num\_of\_write\_kind}{\sailRISCVfnnumOfWriteKind}{}%
  \ifstrequal{#1}{nvFlag}{\sailRISCVfnnvFlag}{}%
  \ifstrequal{#1}{nxFlag}{\sailRISCVfnnxFlag}{}%
  \ifstrequal{#1}{ofFlag}{\sailRISCVfnofFlag}{}%
  \ifstrequal{#1}{ones}{\sailRISCVfnones}{}%
  \ifstrequal{#1}{opt\_spc\_backwards}{\sailRISCVfnoptSpcBackwards}{}%
  \ifstrequal{#1}{opt\_spc\_forwards}{\sailRISCVfnoptSpcForwards}{}%
  \ifstrequal{#1}{opt\_spc\_matches\_prefix}{\sailRISCVfnoptSpcMatchesPrefix}{}%
  \ifstrequal{#1}{pc\_alignment\_mask}{\sailRISCVfnpcAlignmentMask}{}%
  \ifstrequal{#1}{pcc\_access\_system\_regs}{\sailRISCVfnpccAccessSystemRegs}{}%
  \ifstrequal{#1}{phys\_mem\_read}{\sailRISCVfnphysMemRead}{}%
  \ifstrequal{#1}{phys\_mem\_segments}{\sailRISCVfnphysMemSegments}{}%
  \ifstrequal{#1}{phys\_mem\_write}{\sailRISCVfnphysMemWrite}{}%
  \ifstrequal{#1}{plat\_htif\_tohost}{\sailRISCVfnplatHtifTohost}{}%
  \ifstrequal{#1}{platform\_wfi}{\sailRISCVfnplatformWfi}{}%
  \ifstrequal{#1}{pmpAddrMatchType\_of\_bits}{\sailRISCVfnpmpAddrMatchTypeOfBits}{}%
  \ifstrequal{#1}{pmpAddrMatchType\_to\_bits}{\sailRISCVfnpmpAddrMatchTypeToBits}{}%
  \ifstrequal{#1}{pmpAddrMatch\_of\_num}{\sailRISCVfnpmpAddrMatchOfNum}{}%
  \ifstrequal{#1}{pmpAddrRange}{\sailRISCVfnpmpAddrRangeA}{}%
  \ifstrequal{#1}{pmpCheck}{\sailRISCVfnpmpCheck}{}%
  \ifstrequal{#1}{pmpCheckPerms}{\sailRISCVfnpmpCheckPerms}{}%
  \ifstrequal{#1}{pmpCheckRWX}{\sailRISCVfnpmpCheckRWX}{}%
  \ifstrequal{#1}{pmpLocked}{\sailRISCVfnpmpLocked}{}%
  \ifstrequal{#1}{pmpMatchAddr}{\sailRISCVfnpmpMatchAddr}{}%
  \ifstrequal{#1}{pmpMatchEntry}{\sailRISCVfnpmpMatchEntry}{}%
  \ifstrequal{#1}{pmpMatch\_of\_num}{\sailRISCVfnpmpMatchOfNum}{}%
  \ifstrequal{#1}{pmpReadCfgReg}{\sailRISCVfnpmpReadCfgReg}{}%
  \ifstrequal{#1}{pmpTORLocked}{\sailRISCVfnpmpTORLocked}{}%
  \ifstrequal{#1}{pmpWriteAddr}{\sailRISCVfnpmpWriteAddr}{}%
  \ifstrequal{#1}{pmpWriteCfg}{\sailRISCVfnpmpWriteCfg}{}%
  \ifstrequal{#1}{pmpWriteCfgReg}{\sailRISCVfnpmpWriteCfgReg}{}%
  \ifstrequal{#1}{pmp\_mem\_read}{\sailRISCVfnpmpMemRead}{}%
  \ifstrequal{#1}{pmp\_mem\_write}{\sailRISCVfnpmpMemWrite}{}%
  \ifstrequal{#1}{prepare\_trap\_vector}{\sailRISCVfnprepareTrapVector}{}%
  \ifstrequal{#1}{prepare\_xret\_target}{\sailRISCVfnprepareXretTarget}{}%
  \ifstrequal{#1}{print\_insn}{\sailRISCVfnprintInsn}{}%
  \ifstrequal{#1}{privLevel\_of\_bits}{\sailRISCVfnprivLevelOfBits}{}%
  \ifstrequal{#1}{privLevel\_to\_bits}{\sailRISCVfnprivLevelToBits}{}%
  \ifstrequal{#1}{privLevel\_to\_str}{\sailRISCVfnprivLevelToStr}{}%
  \ifstrequal{#1}{processPending}{\sailRISCVfnprocessPending}{}%
  \ifstrequal{#1}{process\_fload32}{\sailRISCVfnprocessFloadThreeTwo}{}%
  \ifstrequal{#1}{process\_fload64}{\sailRISCVfnprocessFloadSixFour}{}%
  \ifstrequal{#1}{process\_fstore}{\sailRISCVfnprocessFstore}{}%
  \ifstrequal{#1}{process\_load}{\sailRISCVfnprocessLoad}{}%
  \ifstrequal{#1}{process\_loadres}{\sailRISCVfnprocessLoadres}{}%
  \ifstrequal{#1}{ptw\_error\_to\_str}{\sailRISCVfnptwErrorToStr}{}%
  \ifstrequal{#1}{rC}{\sailRISCVfnrC}{}%
  \ifstrequal{#1}{rC\_bits}{\sailRISCVfnrCBits}{}%
  \ifstrequal{#1}{rF}{\sailRISCVfnrF}{}%
  \ifstrequal{#1}{rF\_bits}{\sailRISCVfnrFBits}{}%
  \ifstrequal{#1}{rX}{\sailRISCVfnrX}{}%
  \ifstrequal{#1}{rX\_bits}{\sailRISCVfnrXBits}{}%
  \ifstrequal{#1}{readCSR}{\sailRISCVfnreadCSR}{}%
  \ifstrequal{#1}{read\_kind\_of\_flags}{\sailRISCVfnreadKindOfFlags}{}%
  \ifstrequal{#1}{read\_kind\_of\_num}{\sailRISCVfnreadKindOfNum}{}%
  \ifstrequal{#1}{read\_ram}{\sailRISCVfnreadRam}{}%
  \ifstrequal{#1}{reg\_name\_abi}{\sailRISCVfnregNameAbi}{}%
  \ifstrequal{#1}{regidx\_to\_regno}{\sailRISCVfnregidxToRegno}{}%
  \ifstrequal{#1}{regval\_from\_reg}{\sailRISCVfnregvalFromReg}{}%
  \ifstrequal{#1}{regval\_into\_reg}{\sailRISCVfnregvalIntoReg}{}%
  \ifstrequal{#1}{retire\_instruction}{\sailRISCVfnretireInstruction}{}%
  \ifstrequal{#1}{riscv\_f32Add}{\sailRISCVfnriscvFThreeTwoAdd}{}%
  \ifstrequal{#1}{riscv\_f32Div}{\sailRISCVfnriscvFThreeTwoDiv}{}%
  \ifstrequal{#1}{riscv\_f32Eq}{\sailRISCVfnriscvFThreeTwoEq}{}%
  \ifstrequal{#1}{riscv\_f32Le}{\sailRISCVfnriscvFThreeTwoLe}{}%
  \ifstrequal{#1}{riscv\_f32Lt}{\sailRISCVfnriscvFThreeTwoLt}{}%
  \ifstrequal{#1}{riscv\_f32Mul}{\sailRISCVfnriscvFThreeTwoMul}{}%
  \ifstrequal{#1}{riscv\_f32MulAdd}{\sailRISCVfnriscvFThreeTwoMulAdd}{}%
  \ifstrequal{#1}{riscv\_f32Sqrt}{\sailRISCVfnriscvFThreeTwoSqrt}{}%
  \ifstrequal{#1}{riscv\_f32Sub}{\sailRISCVfnriscvFThreeTwoSub}{}%
  \ifstrequal{#1}{riscv\_f32ToF64}{\sailRISCVfnriscvFThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{riscv\_f32ToI32}{\sailRISCVfnriscvFThreeTwoToIThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f32ToI64}{\sailRISCVfnriscvFThreeTwoToISixFour}{}%
  \ifstrequal{#1}{riscv\_f32ToUi32}{\sailRISCVfnriscvFThreeTwoToUiThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f32ToUi64}{\sailRISCVfnriscvFThreeTwoToUiSixFour}{}%
  \ifstrequal{#1}{riscv\_f64Add}{\sailRISCVfnriscvFSixFourAdd}{}%
  \ifstrequal{#1}{riscv\_f64Div}{\sailRISCVfnriscvFSixFourDiv}{}%
  \ifstrequal{#1}{riscv\_f64Eq}{\sailRISCVfnriscvFSixFourEq}{}%
  \ifstrequal{#1}{riscv\_f64Le}{\sailRISCVfnriscvFSixFourLe}{}%
  \ifstrequal{#1}{riscv\_f64Lt}{\sailRISCVfnriscvFSixFourLt}{}%
  \ifstrequal{#1}{riscv\_f64Mul}{\sailRISCVfnriscvFSixFourMul}{}%
  \ifstrequal{#1}{riscv\_f64MulAdd}{\sailRISCVfnriscvFSixFourMulAdd}{}%
  \ifstrequal{#1}{riscv\_f64Sqrt}{\sailRISCVfnriscvFSixFourSqrt}{}%
  \ifstrequal{#1}{riscv\_f64Sub}{\sailRISCVfnriscvFSixFourSub}{}%
  \ifstrequal{#1}{riscv\_f64ToF32}{\sailRISCVfnriscvFSixFourToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f64ToI32}{\sailRISCVfnriscvFSixFourToIThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f64ToI64}{\sailRISCVfnriscvFSixFourToISixFour}{}%
  \ifstrequal{#1}{riscv\_f64ToUi32}{\sailRISCVfnriscvFSixFourToUiThreeTwo}{}%
  \ifstrequal{#1}{riscv\_f64ToUi64}{\sailRISCVfnriscvFSixFourToUiSixFour}{}%
  \ifstrequal{#1}{riscv\_i32ToF32}{\sailRISCVfnriscvIThreeTwoToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_i32ToF64}{\sailRISCVfnriscvIThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{riscv\_i64ToF32}{\sailRISCVfnriscvISixFourToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_i64ToF64}{\sailRISCVfnriscvISixFourToFSixFour}{}%
  \ifstrequal{#1}{riscv\_ui32ToF32}{\sailRISCVfnriscvUiThreeTwoToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_ui32ToF64}{\sailRISCVfnriscvUiThreeTwoToFSixFour}{}%
  \ifstrequal{#1}{riscv\_ui64ToF32}{\sailRISCVfnriscvUiSixFourToFThreeTwo}{}%
  \ifstrequal{#1}{riscv\_ui64ToF64}{\sailRISCVfnriscvUiSixFourToFSixFour}{}%
  \ifstrequal{#1}{rop\_of\_num}{\sailRISCVfnropOfNum}{}%
  \ifstrequal{#1}{ropw\_of\_num}{\sailRISCVfnropwOfNum}{}%
  \ifstrequal{#1}{rounding\_mode\_of\_num}{\sailRISCVfnroundingModeOfNum}{}%
  \ifstrequal{#1}{rvfi\_read}{\sailRISCVfnrvfiRead}{}%
  \ifstrequal{#1}{rvfi\_trap}{\sailRISCVfnrvfiTrap}{}%
  \ifstrequal{#1}{rvfi\_wX}{\sailRISCVfnrvfiWX}{}%
  \ifstrequal{#1}{rvfi\_write}{\sailRISCVfnrvfiWrite}{}%
  \ifstrequal{#1}{sail\_mask}{\sailRISCVfnsailMask}{}%
  \ifstrequal{#1}{sail\_ones}{\sailRISCVfnsailOnes}{}%
  \ifstrequal{#1}{satp64Mode\_of\_bits}{\sailRISCVfnsatpSixFourModeOfBits}{}%
  \ifstrequal{#1}{sealCap}{\sailRISCVfnsealCap}{}%
  \ifstrequal{#1}{select\_instr\_or\_fcsr\_rm}{\sailRISCVfnselectInstrOrFcsrRm}{}%
  \ifstrequal{#1}{setCapAddr}{\sailRISCVfnsetCapAddr}{}%
  \ifstrequal{#1}{setCapBounds}{\sailRISCVfnsetCapBounds}{}%
  \ifstrequal{#1}{setCapFlags}{\sailRISCVfnsetCapFlags}{}%
  \ifstrequal{#1}{setCapOffset}{\sailRISCVfnsetCapOffset}{}%
  \ifstrequal{#1}{setCapOffsetOrNull}{\sailRISCVfnsetCapOffsetOrNull}{}%
  \ifstrequal{#1}{setCapPerms}{\sailRISCVfnsetCapPerms}{}%
  \ifstrequal{#1}{set\_mstatus\_SXL}{\sailRISCVfnsetMstatusSXL}{}%
  \ifstrequal{#1}{set\_mstatus\_UXL}{\sailRISCVfnsetMstatusUXL}{}%
  \ifstrequal{#1}{set\_mtvec}{\sailRISCVfnsetMtvec}{}%
  \ifstrequal{#1}{set\_next\_pc}{\sailRISCVfnsetNextPc}{}%
  \ifstrequal{#1}{set\_sstatus\_UXL}{\sailRISCVfnsetSstatusUXL}{}%
  \ifstrequal{#1}{set\_stvec}{\sailRISCVfnsetStvec}{}%
  \ifstrequal{#1}{set\_utvec}{\sailRISCVfnsetUtvec}{}%
  \ifstrequal{#1}{set\_xret\_target}{\sailRISCVfnsetXretTarget}{}%
  \ifstrequal{#1}{shift\_right\_arith32}{\sailRISCVfnshiftRightArithThreeTwo}{}%
  \ifstrequal{#1}{shift\_right\_arith64}{\sailRISCVfnshiftRightArithSixFour}{}%
  \ifstrequal{#1}{slice\_mask}{\sailRISCVfnsliceMask}{}%
  \ifstrequal{#1}{sop\_of\_num}{\sailRISCVfnsopOfNum}{}%
  \ifstrequal{#1}{sopw\_of\_num}{\sailRISCVfnsopwOfNum}{}%
  \ifstrequal{#1}{spc\_backwards}{\sailRISCVfnspcBackwards}{}%
  \ifstrequal{#1}{spc\_forwards}{\sailRISCVfnspcForwards}{}%
  \ifstrequal{#1}{spc\_matches\_prefix}{\sailRISCVfnspcMatchesPrefix}{}%
  \ifstrequal{#1}{step}{\sailRISCVfnstep}{}%
  \ifstrequal{#1}{string\_of\_bit}{\sailRISCVfnstringOfBit}{}%
  \ifstrequal{#1}{string\_of\_capex}{\sailRISCVfnstringOfCapex}{}%
  \ifstrequal{#1}{tag\_addr\_to\_addr}{\sailRISCVfntagAddrToAddr}{}%
  \ifstrequal{#1}{tick\_clock}{\sailRISCVfntickClock}{}%
  \ifstrequal{#1}{tick\_pc}{\sailRISCVfntickPc}{}%
  \ifstrequal{#1}{tick\_platform}{\sailRISCVfntickPlatform}{}%
  \ifstrequal{#1}{to\_bits}{\sailRISCVfntoBits}{}%
  \ifstrequal{#1}{trans\_kind\_of\_num}{\sailRISCVfntransKindOfNum}{}%
  \ifstrequal{#1}{translate39}{\sailRISCVfntranslateThreeNine}{}%
  \ifstrequal{#1}{translate48}{\sailRISCVfntranslateFourEight}{}%
  \ifstrequal{#1}{translateAddr}{\sailRISCVfntranslateAddr}{}%
  \ifstrequal{#1}{translationException}{\sailRISCVfntranslationException}{}%
  \ifstrequal{#1}{translationMode}{\sailRISCVfntranslationMode}{}%
  \ifstrequal{#1}{trapVectorMode\_of\_bits}{\sailRISCVfntrapVectorModeOfBits}{}%
  \ifstrequal{#1}{trap\_handler}{\sailRISCVfntrapHandler}{}%
  \ifstrequal{#1}{tval}{\sailRISCVfntval}{}%
  \ifstrequal{#1}{tvec\_addr}{\sailRISCVfntvecAddr}{}%
  \ifstrequal{#1}{ufFlag}{\sailRISCVfnufFlag}{}%
  \ifstrequal{#1}{unsealCap}{\sailRISCVfnunsealCap}{}%
  \ifstrequal{#1}{uop\_of\_num}{\sailRISCVfnuopOfNum}{}%
  \ifstrequal{#1}{update\_PTE\_Bits}{\sailRISCVfnupdatePTEBits}{}%
  \ifstrequal{#1}{update\_softfloat\_fflags}{\sailRISCVfnupdateSoftfloatFflags}{}%
  \ifstrequal{#1}{wC}{\sailRISCVfnwC}{}%
  \ifstrequal{#1}{wC\_bits}{\sailRISCVfnwCBits}{}%
  \ifstrequal{#1}{wF}{\sailRISCVfnwF}{}%
  \ifstrequal{#1}{wF\_bits}{\sailRISCVfnwFBits}{}%
  \ifstrequal{#1}{wX}{\sailRISCVfnwX}{}%
  \ifstrequal{#1}{wX\_bits}{\sailRISCVfnwXBits}{}%
  \ifstrequal{#1}{walk39}{\sailRISCVfnwalkThreeNine}{}%
  \ifstrequal{#1}{walk48}{\sailRISCVfnwalkFourEight}{}%
  \ifstrequal{#1}{within\_clint}{\sailRISCVfnwithinClint}{}%
  \ifstrequal{#1}{within\_htif\_readable}{\sailRISCVfnwithinHtifReadable}{}%
  \ifstrequal{#1}{within\_htif\_writable}{\sailRISCVfnwithinHtifWritable}{}%
  \ifstrequal{#1}{within\_mmio\_readable}{\sailRISCVfnwithinMmioReadable}{}%
  \ifstrequal{#1}{within\_mmio\_writable}{\sailRISCVfnwithinMmioWritable}{}%
  \ifstrequal{#1}{within\_phys\_mem}{\sailRISCVfnwithinPhysMem}{}%
  \ifstrequal{#1}{word\_width\_bytes}{\sailRISCVfnwordWidthBytes}{}%
  \ifstrequal{#1}{word\_width\_of\_num}{\sailRISCVfnwordWidthOfNum}{}%
  \ifstrequal{#1}{writeCSR}{\sailRISCVfnwriteCSR}{}%
  \ifstrequal{#1}{write\_TLB39}{\sailRISCVfnwriteTLBThreeNine}{}%
  \ifstrequal{#1}{write\_TLB48}{\sailRISCVfnwriteTLBFourEight}{}%
  \ifstrequal{#1}{write\_fflags}{\sailRISCVfnwriteFflags}{}%
  \ifstrequal{#1}{write\_kind\_of\_num}{\sailRISCVfnwriteKindOfNum}{}%
  \ifstrequal{#1}{write\_ram}{\sailRISCVfnwriteRam}{}%
  \ifstrequal{#1}{write\_ram\_ea}{\sailRISCVfnwriteRamEa}{}%
  \ifstrequal{#1}{zeros\_implicit}{\sailRISCVfnzzerosImplicit}{}%
  \ifstrequal{#1}{(operator $>$=\_u)}{\sailRISCVfnzEightoperatorzZerozIzJUzNine}{}%
  \ifstrequal{#1}{(operator $>$\_s)}{\sailRISCVfnzEightoperatorzZerozISzNine}{}%
  \ifstrequal{#1}{(operator $>$\_u)}{\sailRISCVfnzEightoperatorzZerozIUzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_s)}{\sailRISCVfnzEightoperatorzZerozKzJSzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_u)}{\sailRISCVfnzEightoperatorzZerozKzJUzNine}{}}

\newcommand{\sailRISCVreffn}[2]{
  \ifstrequal{#1}{Architecture_of_num}{\hyperref[sailRISCVfnzArchitecturezyofzynum]{#2}}{}%
  \ifstrequal{#1}{CPtrCmpOp_of_num}{\hyperref[sailRISCVfnzCPtrCmpOpzyofzynum]{#2}}{}%
  \ifstrequal{#1}{CapExCode}{\hyperref[sailRISCVfnzCapExCode]{#2}}{}%
  \ifstrequal{#1}{CapEx_of_num}{\hyperref[sailRISCVfnzCapExzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ClearRegSet_of_num}{\hyperref[sailRISCVfnzClearRegSetzyofzynum]{#2}}{}%
  \ifstrequal{#1}{EXTS}{\hyperref[sailRISCVfnzEXTS]{#2}}{}%
  \ifstrequal{#1}{EXTZ}{\hyperref[sailRISCVfnzEXTZ]{#2}}{}%
  \ifstrequal{#1}{ExtStatus_of_num}{\hyperref[sailRISCVfnzExtStatuszyofzynum]{#2}}{}%
  \ifstrequal{#1}{FRegStr}{\hyperref[sailRISCVfnzFRegStr]{#2}}{}%
  \ifstrequal{#1}{GPRstr}{\hyperref[sailRISCVfnzGPRstr]{#2}}{}%
  \ifstrequal{#1}{InterruptType_of_num}{\hyperref[sailRISCVfnzInterruptTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{MAX}{\hyperref[sailRISCVfnzMAX]{#2}}{}%
  \ifstrequal{#1}{MemoryOpResult_add_meta}{\hyperref[sailRISCVfnzMemoryOpResultzyaddzymeta]{#2}}{}%
  \ifstrequal{#1}{MemoryOpResult_drop_meta}{\hyperref[sailRISCVfnzMemoryOpResultzydropzymeta]{#2}}{}%
  \ifstrequal{#1}{Mk_Counteren}{\hyperref[sailRISCVfnzMkzyCounteren]{#2}}{}%
  \ifstrequal{#1}{Mk_Counterin}{\hyperref[sailRISCVfnzMkzyCounterin]{#2}}{}%
  \ifstrequal{#1}{Mk_Ext_PTE_Bits}{\hyperref[sailRISCVfnzMkzyExtzyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{Mk_Fcsr}{\hyperref[sailRISCVfnzMkzyFcsr]{#2}}{}%
  \ifstrequal{#1}{Mk_Mcause}{\hyperref[sailRISCVfnzMkzyMcause]{#2}}{}%
  \ifstrequal{#1}{Mk_Medeleg}{\hyperref[sailRISCVfnzMkzyMedeleg]{#2}}{}%
  \ifstrequal{#1}{Mk_Minterrupts}{\hyperref[sailRISCVfnzMkzyMinterrupts]{#2}}{}%
  \ifstrequal{#1}{Mk_Misa}{\hyperref[sailRISCVfnzMkzyMisa]{#2}}{}%
  \ifstrequal{#1}{Mk_Mstatus}{\hyperref[sailRISCVfnzMkzyMstatus]{#2}}{}%
  \ifstrequal{#1}{Mk_Mtvec}{\hyperref[sailRISCVfnzMkzyMtvec]{#2}}{}%
  \ifstrequal{#1}{Mk_PTE_Bits}{\hyperref[sailRISCVfnzMkzyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{Mk_Pmpcfg_ent}{\hyperref[sailRISCVfnzMkzyPmpcfgzyent]{#2}}{}%
  \ifstrequal{#1}{Mk_SV32_PTE}{\hyperref[sailRISCVfnzMkzySV32zyPTE]{#2}}{}%
  \ifstrequal{#1}{Mk_SV32_Paddr}{\hyperref[sailRISCVfnzMkzySV32zyPaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV32_Vaddr}{\hyperref[sailRISCVfnzMkzySV32zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV39_PTE}{\hyperref[sailRISCVfnzMkzySV39zyPTE]{#2}}{}%
  \ifstrequal{#1}{Mk_SV39_Paddr}{\hyperref[sailRISCVfnzMkzySV39zyPaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV39_Vaddr}{\hyperref[sailRISCVfnzMkzySV39zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV48_PTE}{\hyperref[sailRISCVfnzMkzySV48zyPTE]{#2}}{}%
  \ifstrequal{#1}{Mk_SV48_Paddr}{\hyperref[sailRISCVfnzMkzySV48zyPaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_SV48_Vaddr}{\hyperref[sailRISCVfnzMkzySV48zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Mk_Satp32}{\hyperref[sailRISCVfnzMkzySatp32]{#2}}{}%
  \ifstrequal{#1}{Mk_Satp64}{\hyperref[sailRISCVfnzMkzySatp64]{#2}}{}%
  \ifstrequal{#1}{Mk_Sedeleg}{\hyperref[sailRISCVfnzMkzySedeleg]{#2}}{}%
  \ifstrequal{#1}{Mk_Sinterrupts}{\hyperref[sailRISCVfnzMkzySinterrupts]{#2}}{}%
  \ifstrequal{#1}{Mk_Sstatus}{\hyperref[sailRISCVfnzMkzySstatus]{#2}}{}%
  \ifstrequal{#1}{Mk_Uinterrupts}{\hyperref[sailRISCVfnzMkzyUinterrupts]{#2}}{}%
  \ifstrequal{#1}{Mk_Ustatus}{\hyperref[sailRISCVfnzMkzyUstatus]{#2}}{}%
  \ifstrequal{#1}{Mk_ccsr}{\hyperref[sailRISCVfnzMkzyccsr]{#2}}{}%
  \ifstrequal{#1}{Mk_htif_cmd}{\hyperref[sailRISCVfnzMkzyhtifzycmd]{#2}}{}%
  \ifstrequal{#1}{PmpAddrMatchType_of_num}{\hyperref[sailRISCVfnzPmpAddrMatchTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{Privilege_of_num}{\hyperref[sailRISCVfnzPrivilegezyofzynum]{#2}}{}%
  \ifstrequal{#1}{RegStr}{\hyperref[sailRISCVfnzRegStr]{#2}}{}%
  \ifstrequal{#1}{Retired_of_num}{\hyperref[sailRISCVfnzRetiredzyofzynum]{#2}}{}%
  \ifstrequal{#1}{SATPMode_of_num}{\hyperref[sailRISCVfnzSATPModezyofzynum]{#2}}{}%
  \ifstrequal{#1}{TrapVectorMode_of_num}{\hyperref[sailRISCVfnzTrapVectorModezyofzynum]{#2}}{}%
  \ifstrequal{#1}{__ReadRAM_Meta}{\hyperref[sailRISCVfnzzyzyReadRAMzyMeta]{#2}}{}%
  \ifstrequal{#1}{__WriteRAM_Meta}{\hyperref[sailRISCVfnzzyzyWriteRAMzyMeta]{#2}}{}%
  \ifstrequal{#1}{__id}{\hyperref[sailRISCVfnzzyzyid]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_CY}{\hyperref[sailRISCVfnzzygetzyCounterenzyCY]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_HPM}{\hyperref[sailRISCVfnzzygetzyCounterenzyHPM]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_IR}{\hyperref[sailRISCVfnzzygetzyCounterenzyIR]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_TM}{\hyperref[sailRISCVfnzzygetzyCounterenzyTM]{#2}}{}%
  \ifstrequal{#1}{_get_Counteren_bits}{\hyperref[sailRISCVfnzzygetzyCounterenzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Counterin_CY}{\hyperref[sailRISCVfnzzygetzyCounterinzyCY]{#2}}{}%
  \ifstrequal{#1}{_get_Counterin_IR}{\hyperref[sailRISCVfnzzygetzyCounterinzyIR]{#2}}{}%
  \ifstrequal{#1}{_get_Counterin_bits}{\hyperref[sailRISCVfnzzygetzyCounterinzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Ext_PTE_Bits_CapRead}{\hyperref[sailRISCVfnzzygetzyExtzyPTEzyBitszyCapRead]{#2}}{}%
  \ifstrequal{#1}{_get_Ext_PTE_Bits_CapWrite}{\hyperref[sailRISCVfnzzygetzyExtzyPTEzyBitszyCapWrite]{#2}}{}%
  \ifstrequal{#1}{_get_Ext_PTE_Bits_bits}{\hyperref[sailRISCVfnzzygetzyExtzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Fcsr_FFLAGS}{\hyperref[sailRISCVfnzzygetzyFcsrzyFFLAGS]{#2}}{}%
  \ifstrequal{#1}{_get_Fcsr_FRM}{\hyperref[sailRISCVfnzzygetzyFcsrzyFRM]{#2}}{}%
  \ifstrequal{#1}{_get_Fcsr_bits}{\hyperref[sailRISCVfnzzygetzyFcsrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Mcause_Cause}{\hyperref[sailRISCVfnzzygetzyMcausezyCause]{#2}}{}%
  \ifstrequal{#1}{_get_Mcause_IsInterrupt}{\hyperref[sailRISCVfnzzygetzyMcausezyIsInterrupt]{#2}}{}%
  \ifstrequal{#1}{_get_Mcause_bits}{\hyperref[sailRISCVfnzzygetzyMcausezybits]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Breakpoint}{\hyperref[sailRISCVfnzzygetzyMedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Fetch_Access_Fault}{\hyperref[sailRISCVfnzzygetzyMedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Fetch_Addr_Align}{\hyperref[sailRISCVfnzzygetzyMedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Fetch_Page_Fault}{\hyperref[sailRISCVfnzzygetzyMedelegzyFetchzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Illegal_Instr}{\hyperref[sailRISCVfnzzygetzyMedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Load_Access_Fault}{\hyperref[sailRISCVfnzzygetzyMedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Load_Addr_Align}{\hyperref[sailRISCVfnzzygetzyMedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_Load_Page_Fault}{\hyperref[sailRISCVfnzzygetzyMedelegzyLoadzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_MEnvCall}{\hyperref[sailRISCVfnzzygetzyMedelegzyMEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SAMO_Access_Fault}{\hyperref[sailRISCVfnzzygetzyMedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SAMO_Addr_Align}{\hyperref[sailRISCVfnzzygetzyMedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SAMO_Page_Fault}{\hyperref[sailRISCVfnzzygetzyMedelegzySAMOzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_SEnvCall}{\hyperref[sailRISCVfnzzygetzyMedelegzySEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_UEnvCall}{\hyperref[sailRISCVfnzzygetzyMedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Medeleg_bits}{\hyperref[sailRISCVfnzzygetzyMedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_MEI}{\hyperref[sailRISCVfnzzygetzyMinterruptszyMEI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_MSI}{\hyperref[sailRISCVfnzzygetzyMinterruptszyMSI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_MTI}{\hyperref[sailRISCVfnzzygetzyMinterruptszyMTI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_SEI}{\hyperref[sailRISCVfnzzygetzyMinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_SSI}{\hyperref[sailRISCVfnzzygetzyMinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_STI}{\hyperref[sailRISCVfnzzygetzyMinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_UEI}{\hyperref[sailRISCVfnzzygetzyMinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_USI}{\hyperref[sailRISCVfnzzygetzyMinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_UTI}{\hyperref[sailRISCVfnzzygetzyMinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_get_Minterrupts_bits}{\hyperref[sailRISCVfnzzygetzyMinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_A}{\hyperref[sailRISCVfnzzygetzyMisazyA]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_B}{\hyperref[sailRISCVfnzzygetzyMisazyB]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_C}{\hyperref[sailRISCVfnzzygetzyMisazyC]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_D}{\hyperref[sailRISCVfnzzygetzyMisazyD]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_E}{\hyperref[sailRISCVfnzzygetzyMisazyE]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_F}{\hyperref[sailRISCVfnzzygetzyMisazyF]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_G}{\hyperref[sailRISCVfnzzygetzyMisazyG]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_H}{\hyperref[sailRISCVfnzzygetzyMisazyH]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_I}{\hyperref[sailRISCVfnzzygetzyMisazyI]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_J}{\hyperref[sailRISCVfnzzygetzyMisazyJ]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_K}{\hyperref[sailRISCVfnzzygetzyMisazyK]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_L}{\hyperref[sailRISCVfnzzygetzyMisazyL]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_M}{\hyperref[sailRISCVfnzzygetzyMisazyM]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_MXL}{\hyperref[sailRISCVfnzzygetzyMisazyMXL]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_N}{\hyperref[sailRISCVfnzzygetzyMisazyN]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_O}{\hyperref[sailRISCVfnzzygetzyMisazyO]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_P}{\hyperref[sailRISCVfnzzygetzyMisazyP]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_Q}{\hyperref[sailRISCVfnzzygetzyMisazyQ]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_R}{\hyperref[sailRISCVfnzzygetzyMisazyR]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_S}{\hyperref[sailRISCVfnzzygetzyMisazyS]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_T}{\hyperref[sailRISCVfnzzygetzyMisazyT]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_U}{\hyperref[sailRISCVfnzzygetzyMisazyU]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_V}{\hyperref[sailRISCVfnzzygetzyMisazyV]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_W}{\hyperref[sailRISCVfnzzygetzyMisazyW]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_X}{\hyperref[sailRISCVfnzzygetzyMisazyX]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_Y}{\hyperref[sailRISCVfnzzygetzyMisazyY]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_Z}{\hyperref[sailRISCVfnzzygetzyMisazyZ]{#2}}{}%
  \ifstrequal{#1}{_get_Misa_bits}{\hyperref[sailRISCVfnzzygetzyMisazybits]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_FS}{\hyperref[sailRISCVfnzzygetzyMstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MIE}{\hyperref[sailRISCVfnzzygetzyMstatuszyMIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MPIE}{\hyperref[sailRISCVfnzzygetzyMstatuszyMPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MPP}{\hyperref[sailRISCVfnzzygetzyMstatuszyMPP]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MPRV}{\hyperref[sailRISCVfnzzygetzyMstatuszyMPRV]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_MXR}{\hyperref[sailRISCVfnzzygetzyMstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SD}{\hyperref[sailRISCVfnzzygetzyMstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SIE}{\hyperref[sailRISCVfnzzygetzyMstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SPIE}{\hyperref[sailRISCVfnzzygetzyMstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SPP}{\hyperref[sailRISCVfnzzygetzyMstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_SUM}{\hyperref[sailRISCVfnzzygetzyMstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_TSR}{\hyperref[sailRISCVfnzzygetzyMstatuszyTSR]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_TVM}{\hyperref[sailRISCVfnzzygetzyMstatuszyTVM]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_TW}{\hyperref[sailRISCVfnzzygetzyMstatuszyTW]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_UIE}{\hyperref[sailRISCVfnzzygetzyMstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_UPIE}{\hyperref[sailRISCVfnzzygetzyMstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_XS}{\hyperref[sailRISCVfnzzygetzyMstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_get_Mstatus_bits}{\hyperref[sailRISCVfnzzygetzyMstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Mtvec_Base}{\hyperref[sailRISCVfnzzygetzyMtveczyBase]{#2}}{}%
  \ifstrequal{#1}{_get_Mtvec_Mode}{\hyperref[sailRISCVfnzzygetzyMtveczyMode]{#2}}{}%
  \ifstrequal{#1}{_get_Mtvec_bits}{\hyperref[sailRISCVfnzzygetzyMtveczybits]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_A}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyA]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_D}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyD]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_G}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyG]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_R}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyR]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_U}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyU]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_V}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyV]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_W}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyW]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_X}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszyX]{#2}}{}%
  \ifstrequal{#1}{_get_PTE_Bits_bits}{\hyperref[sailRISCVfnzzygetzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_A}{\hyperref[sailRISCVfnzzygetzyPmpcfgzyentzyA]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_L}{\hyperref[sailRISCVfnzzygetzyPmpcfgzyentzyL]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_R}{\hyperref[sailRISCVfnzzygetzyPmpcfgzyentzyR]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_W}{\hyperref[sailRISCVfnzzygetzyPmpcfgzyentzyW]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_X}{\hyperref[sailRISCVfnzzygetzyPmpcfgzyentzyX]{#2}}{}%
  \ifstrequal{#1}{_get_Pmpcfg_ent_bits}{\hyperref[sailRISCVfnzzygetzyPmpcfgzyentzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_BITS}{\hyperref[sailRISCVfnzzygetzySV32zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_PPNi}{\hyperref[sailRISCVfnzzygetzySV32zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_RSW}{\hyperref[sailRISCVfnzzygetzySV32zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_PTE_bits}{\hyperref[sailRISCVfnzzygetzySV32zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Paddr_PPNi}{\hyperref[sailRISCVfnzzygetzySV32zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Paddr_PgOfs}{\hyperref[sailRISCVfnzzygetzySV32zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Paddr_bits}{\hyperref[sailRISCVfnzzygetzySV32zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzygetzySV32zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Vaddr_VPNi}{\hyperref[sailRISCVfnzzygetzySV32zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV32_Vaddr_bits}{\hyperref[sailRISCVfnzzygetzySV32zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_BITS}{\hyperref[sailRISCVfnzzygetzySV39zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_Ext}{\hyperref[sailRISCVfnzzygetzySV39zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_PPNi}{\hyperref[sailRISCVfnzzygetzySV39zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_RSW}{\hyperref[sailRISCVfnzzygetzySV39zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_PTE_bits}{\hyperref[sailRISCVfnzzygetzySV39zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Paddr_PPNi}{\hyperref[sailRISCVfnzzygetzySV39zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Paddr_PgOfs}{\hyperref[sailRISCVfnzzygetzySV39zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Paddr_bits}{\hyperref[sailRISCVfnzzygetzySV39zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzygetzySV39zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Vaddr_VPNi}{\hyperref[sailRISCVfnzzygetzySV39zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV39_Vaddr_bits}{\hyperref[sailRISCVfnzzygetzySV39zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_BITS}{\hyperref[sailRISCVfnzzygetzySV48zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_Ext}{\hyperref[sailRISCVfnzzygetzySV48zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_PPNi}{\hyperref[sailRISCVfnzzygetzySV48zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_RSW}{\hyperref[sailRISCVfnzzygetzySV48zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_PTE_bits}{\hyperref[sailRISCVfnzzygetzySV48zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Paddr_PPNi}{\hyperref[sailRISCVfnzzygetzySV48zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Paddr_PgOfs}{\hyperref[sailRISCVfnzzygetzySV48zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Paddr_bits}{\hyperref[sailRISCVfnzzygetzySV48zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzygetzySV48zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Vaddr_VPNi}{\hyperref[sailRISCVfnzzygetzySV48zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_get_SV48_Vaddr_bits}{\hyperref[sailRISCVfnzzygetzySV48zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_Asid}{\hyperref[sailRISCVfnzzygetzySatp32zyAsid]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_Mode}{\hyperref[sailRISCVfnzzygetzySatp32zyMode]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_PPN}{\hyperref[sailRISCVfnzzygetzySatp32zyPPN]{#2}}{}%
  \ifstrequal{#1}{_get_Satp32_bits}{\hyperref[sailRISCVfnzzygetzySatp32zybits]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_Asid}{\hyperref[sailRISCVfnzzygetzySatp64zyAsid]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_Mode}{\hyperref[sailRISCVfnzzygetzySatp64zyMode]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_PPN}{\hyperref[sailRISCVfnzzygetzySatp64zyPPN]{#2}}{}%
  \ifstrequal{#1}{_get_Satp64_bits}{\hyperref[sailRISCVfnzzygetzySatp64zybits]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Breakpoint}{\hyperref[sailRISCVfnzzygetzySedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Fetch_Access_Fault}{\hyperref[sailRISCVfnzzygetzySedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Fetch_Addr_Align}{\hyperref[sailRISCVfnzzygetzySedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Illegal_Instr}{\hyperref[sailRISCVfnzzygetzySedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Load_Access_Fault}{\hyperref[sailRISCVfnzzygetzySedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_Load_Addr_Align}{\hyperref[sailRISCVfnzzygetzySedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_SAMO_Access_Fault}{\hyperref[sailRISCVfnzzygetzySedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_SAMO_Addr_Align}{\hyperref[sailRISCVfnzzygetzySedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_UEnvCall}{\hyperref[sailRISCVfnzzygetzySedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_get_Sedeleg_bits}{\hyperref[sailRISCVfnzzygetzySedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_SEI}{\hyperref[sailRISCVfnzzygetzySinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_SSI}{\hyperref[sailRISCVfnzzygetzySinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_STI}{\hyperref[sailRISCVfnzzygetzySinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_UEI}{\hyperref[sailRISCVfnzzygetzySinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_USI}{\hyperref[sailRISCVfnzzygetzySinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_UTI}{\hyperref[sailRISCVfnzzygetzySinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_get_Sinterrupts_bits}{\hyperref[sailRISCVfnzzygetzySinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_FS}{\hyperref[sailRISCVfnzzygetzySstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_MXR}{\hyperref[sailRISCVfnzzygetzySstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SD}{\hyperref[sailRISCVfnzzygetzySstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SIE}{\hyperref[sailRISCVfnzzygetzySstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SPIE}{\hyperref[sailRISCVfnzzygetzySstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SPP}{\hyperref[sailRISCVfnzzygetzySstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_SUM}{\hyperref[sailRISCVfnzzygetzySstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_UIE}{\hyperref[sailRISCVfnzzygetzySstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_UPIE}{\hyperref[sailRISCVfnzzygetzySstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_XS}{\hyperref[sailRISCVfnzzygetzySstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_get_Sstatus_bits}{\hyperref[sailRISCVfnzzygetzySstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_UEI}{\hyperref[sailRISCVfnzzygetzyUinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_USI}{\hyperref[sailRISCVfnzzygetzyUinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_UTI}{\hyperref[sailRISCVfnzzygetzyUinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_get_Uinterrupts_bits}{\hyperref[sailRISCVfnzzygetzyUinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_get_Ustatus_UIE}{\hyperref[sailRISCVfnzzygetzyUstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_get_Ustatus_UPIE}{\hyperref[sailRISCVfnzzygetzyUstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_get_Ustatus_bits}{\hyperref[sailRISCVfnzzygetzyUstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_get_ccsr_bits}{\hyperref[sailRISCVfnzzygetzyccsrzybits]{#2}}{}%
  \ifstrequal{#1}{_get_ccsr_d}{\hyperref[sailRISCVfnzzygetzyccsrzyd]{#2}}{}%
  \ifstrequal{#1}{_get_ccsr_e}{\hyperref[sailRISCVfnzzygetzyccsrzye]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_bits}{\hyperref[sailRISCVfnzzygetzyhtifzycmdzybits]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_cmd}{\hyperref[sailRISCVfnzzygetzyhtifzycmdzycmd]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_device}{\hyperref[sailRISCVfnzzygetzyhtifzycmdzydevice]{#2}}{}%
  \ifstrequal{#1}{_get_htif_cmd_payload}{\hyperref[sailRISCVfnzzygetzyhtifzycmdzypayload]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_CY}{\hyperref[sailRISCVfnzzysetzyCounterenzyCY]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_HPM}{\hyperref[sailRISCVfnzzysetzyCounterenzyHPM]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_IR}{\hyperref[sailRISCVfnzzysetzyCounterenzyIR]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_TM}{\hyperref[sailRISCVfnzzysetzyCounterenzyTM]{#2}}{}%
  \ifstrequal{#1}{_set_Counteren_bits}{\hyperref[sailRISCVfnzzysetzyCounterenzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Counterin_CY}{\hyperref[sailRISCVfnzzysetzyCounterinzyCY]{#2}}{}%
  \ifstrequal{#1}{_set_Counterin_IR}{\hyperref[sailRISCVfnzzysetzyCounterinzyIR]{#2}}{}%
  \ifstrequal{#1}{_set_Counterin_bits}{\hyperref[sailRISCVfnzzysetzyCounterinzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Ext_PTE_Bits_CapRead}{\hyperref[sailRISCVfnzzysetzyExtzyPTEzyBitszyCapRead]{#2}}{}%
  \ifstrequal{#1}{_set_Ext_PTE_Bits_CapWrite}{\hyperref[sailRISCVfnzzysetzyExtzyPTEzyBitszyCapWrite]{#2}}{}%
  \ifstrequal{#1}{_set_Ext_PTE_Bits_bits}{\hyperref[sailRISCVfnzzysetzyExtzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Fcsr_FFLAGS}{\hyperref[sailRISCVfnzzysetzyFcsrzyFFLAGS]{#2}}{}%
  \ifstrequal{#1}{_set_Fcsr_FRM}{\hyperref[sailRISCVfnzzysetzyFcsrzyFRM]{#2}}{}%
  \ifstrequal{#1}{_set_Fcsr_bits}{\hyperref[sailRISCVfnzzysetzyFcsrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Mcause_Cause}{\hyperref[sailRISCVfnzzysetzyMcausezyCause]{#2}}{}%
  \ifstrequal{#1}{_set_Mcause_IsInterrupt}{\hyperref[sailRISCVfnzzysetzyMcausezyIsInterrupt]{#2}}{}%
  \ifstrequal{#1}{_set_Mcause_bits}{\hyperref[sailRISCVfnzzysetzyMcausezybits]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Breakpoint}{\hyperref[sailRISCVfnzzysetzyMedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Fetch_Access_Fault}{\hyperref[sailRISCVfnzzysetzyMedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Fetch_Addr_Align}{\hyperref[sailRISCVfnzzysetzyMedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Fetch_Page_Fault}{\hyperref[sailRISCVfnzzysetzyMedelegzyFetchzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Illegal_Instr}{\hyperref[sailRISCVfnzzysetzyMedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Load_Access_Fault}{\hyperref[sailRISCVfnzzysetzyMedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Load_Addr_Align}{\hyperref[sailRISCVfnzzysetzyMedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_Load_Page_Fault}{\hyperref[sailRISCVfnzzysetzyMedelegzyLoadzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_MEnvCall}{\hyperref[sailRISCVfnzzysetzyMedelegzyMEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SAMO_Access_Fault}{\hyperref[sailRISCVfnzzysetzyMedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SAMO_Addr_Align}{\hyperref[sailRISCVfnzzysetzyMedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SAMO_Page_Fault}{\hyperref[sailRISCVfnzzysetzyMedelegzySAMOzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_SEnvCall}{\hyperref[sailRISCVfnzzysetzyMedelegzySEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_UEnvCall}{\hyperref[sailRISCVfnzzysetzyMedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Medeleg_bits}{\hyperref[sailRISCVfnzzysetzyMedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_MEI}{\hyperref[sailRISCVfnzzysetzyMinterruptszyMEI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_MSI}{\hyperref[sailRISCVfnzzysetzyMinterruptszyMSI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_MTI}{\hyperref[sailRISCVfnzzysetzyMinterruptszyMTI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_SEI}{\hyperref[sailRISCVfnzzysetzyMinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_SSI}{\hyperref[sailRISCVfnzzysetzyMinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_STI}{\hyperref[sailRISCVfnzzysetzyMinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_UEI}{\hyperref[sailRISCVfnzzysetzyMinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_USI}{\hyperref[sailRISCVfnzzysetzyMinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_UTI}{\hyperref[sailRISCVfnzzysetzyMinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_set_Minterrupts_bits}{\hyperref[sailRISCVfnzzysetzyMinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_A}{\hyperref[sailRISCVfnzzysetzyMisazyA]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_B}{\hyperref[sailRISCVfnzzysetzyMisazyB]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_C}{\hyperref[sailRISCVfnzzysetzyMisazyC]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_D}{\hyperref[sailRISCVfnzzysetzyMisazyD]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_E}{\hyperref[sailRISCVfnzzysetzyMisazyE]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_F}{\hyperref[sailRISCVfnzzysetzyMisazyF]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_G}{\hyperref[sailRISCVfnzzysetzyMisazyG]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_H}{\hyperref[sailRISCVfnzzysetzyMisazyH]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_I}{\hyperref[sailRISCVfnzzysetzyMisazyI]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_J}{\hyperref[sailRISCVfnzzysetzyMisazyJ]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_K}{\hyperref[sailRISCVfnzzysetzyMisazyK]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_L}{\hyperref[sailRISCVfnzzysetzyMisazyL]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_M}{\hyperref[sailRISCVfnzzysetzyMisazyM]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_MXL}{\hyperref[sailRISCVfnzzysetzyMisazyMXL]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_N}{\hyperref[sailRISCVfnzzysetzyMisazyN]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_O}{\hyperref[sailRISCVfnzzysetzyMisazyO]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_P}{\hyperref[sailRISCVfnzzysetzyMisazyP]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_Q}{\hyperref[sailRISCVfnzzysetzyMisazyQ]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_R}{\hyperref[sailRISCVfnzzysetzyMisazyR]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_S}{\hyperref[sailRISCVfnzzysetzyMisazyS]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_T}{\hyperref[sailRISCVfnzzysetzyMisazyT]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_U}{\hyperref[sailRISCVfnzzysetzyMisazyU]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_V}{\hyperref[sailRISCVfnzzysetzyMisazyV]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_W}{\hyperref[sailRISCVfnzzysetzyMisazyW]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_X}{\hyperref[sailRISCVfnzzysetzyMisazyX]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_Y}{\hyperref[sailRISCVfnzzysetzyMisazyY]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_Z}{\hyperref[sailRISCVfnzzysetzyMisazyZ]{#2}}{}%
  \ifstrequal{#1}{_set_Misa_bits}{\hyperref[sailRISCVfnzzysetzyMisazybits]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_FS}{\hyperref[sailRISCVfnzzysetzyMstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MIE}{\hyperref[sailRISCVfnzzysetzyMstatuszyMIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MPIE}{\hyperref[sailRISCVfnzzysetzyMstatuszyMPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MPP}{\hyperref[sailRISCVfnzzysetzyMstatuszyMPP]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MPRV}{\hyperref[sailRISCVfnzzysetzyMstatuszyMPRV]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_MXR}{\hyperref[sailRISCVfnzzysetzyMstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SD}{\hyperref[sailRISCVfnzzysetzyMstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SIE}{\hyperref[sailRISCVfnzzysetzyMstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SPIE}{\hyperref[sailRISCVfnzzysetzyMstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SPP}{\hyperref[sailRISCVfnzzysetzyMstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_SUM}{\hyperref[sailRISCVfnzzysetzyMstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_TSR}{\hyperref[sailRISCVfnzzysetzyMstatuszyTSR]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_TVM}{\hyperref[sailRISCVfnzzysetzyMstatuszyTVM]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_TW}{\hyperref[sailRISCVfnzzysetzyMstatuszyTW]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_UIE}{\hyperref[sailRISCVfnzzysetzyMstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_UPIE}{\hyperref[sailRISCVfnzzysetzyMstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_XS}{\hyperref[sailRISCVfnzzysetzyMstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_set_Mstatus_bits}{\hyperref[sailRISCVfnzzysetzyMstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Mtvec_Base}{\hyperref[sailRISCVfnzzysetzyMtveczyBase]{#2}}{}%
  \ifstrequal{#1}{_set_Mtvec_Mode}{\hyperref[sailRISCVfnzzysetzyMtveczyMode]{#2}}{}%
  \ifstrequal{#1}{_set_Mtvec_bits}{\hyperref[sailRISCVfnzzysetzyMtveczybits]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_A}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyA]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_D}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyD]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_G}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyG]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_R}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyR]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_U}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyU]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_V}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyV]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_W}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyW]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_X}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszyX]{#2}}{}%
  \ifstrequal{#1}{_set_PTE_Bits_bits}{\hyperref[sailRISCVfnzzysetzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_A}{\hyperref[sailRISCVfnzzysetzyPmpcfgzyentzyA]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_L}{\hyperref[sailRISCVfnzzysetzyPmpcfgzyentzyL]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_R}{\hyperref[sailRISCVfnzzysetzyPmpcfgzyentzyR]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_W}{\hyperref[sailRISCVfnzzysetzyPmpcfgzyentzyW]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_X}{\hyperref[sailRISCVfnzzysetzyPmpcfgzyentzyX]{#2}}{}%
  \ifstrequal{#1}{_set_Pmpcfg_ent_bits}{\hyperref[sailRISCVfnzzysetzyPmpcfgzyentzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_BITS}{\hyperref[sailRISCVfnzzysetzySV32zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_PPNi}{\hyperref[sailRISCVfnzzysetzySV32zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_RSW}{\hyperref[sailRISCVfnzzysetzySV32zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_PTE_bits}{\hyperref[sailRISCVfnzzysetzySV32zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Paddr_PPNi}{\hyperref[sailRISCVfnzzysetzySV32zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Paddr_PgOfs}{\hyperref[sailRISCVfnzzysetzySV32zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Paddr_bits}{\hyperref[sailRISCVfnzzysetzySV32zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzysetzySV32zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Vaddr_VPNi}{\hyperref[sailRISCVfnzzysetzySV32zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV32_Vaddr_bits}{\hyperref[sailRISCVfnzzysetzySV32zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_BITS}{\hyperref[sailRISCVfnzzysetzySV39zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_Ext}{\hyperref[sailRISCVfnzzysetzySV39zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_PPNi}{\hyperref[sailRISCVfnzzysetzySV39zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_RSW}{\hyperref[sailRISCVfnzzysetzySV39zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_PTE_bits}{\hyperref[sailRISCVfnzzysetzySV39zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Paddr_PPNi}{\hyperref[sailRISCVfnzzysetzySV39zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Paddr_PgOfs}{\hyperref[sailRISCVfnzzysetzySV39zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Paddr_bits}{\hyperref[sailRISCVfnzzysetzySV39zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzysetzySV39zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Vaddr_VPNi}{\hyperref[sailRISCVfnzzysetzySV39zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV39_Vaddr_bits}{\hyperref[sailRISCVfnzzysetzySV39zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_BITS}{\hyperref[sailRISCVfnzzysetzySV48zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_Ext}{\hyperref[sailRISCVfnzzysetzySV48zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_PPNi}{\hyperref[sailRISCVfnzzysetzySV48zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_RSW}{\hyperref[sailRISCVfnzzysetzySV48zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_PTE_bits}{\hyperref[sailRISCVfnzzysetzySV48zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Paddr_PPNi}{\hyperref[sailRISCVfnzzysetzySV48zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Paddr_PgOfs}{\hyperref[sailRISCVfnzzysetzySV48zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Paddr_bits}{\hyperref[sailRISCVfnzzysetzySV48zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzysetzySV48zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Vaddr_VPNi}{\hyperref[sailRISCVfnzzysetzySV48zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_set_SV48_Vaddr_bits}{\hyperref[sailRISCVfnzzysetzySV48zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_Asid}{\hyperref[sailRISCVfnzzysetzySatp32zyAsid]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_Mode}{\hyperref[sailRISCVfnzzysetzySatp32zyMode]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_PPN}{\hyperref[sailRISCVfnzzysetzySatp32zyPPN]{#2}}{}%
  \ifstrequal{#1}{_set_Satp32_bits}{\hyperref[sailRISCVfnzzysetzySatp32zybits]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_Asid}{\hyperref[sailRISCVfnzzysetzySatp64zyAsid]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_Mode}{\hyperref[sailRISCVfnzzysetzySatp64zyMode]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_PPN}{\hyperref[sailRISCVfnzzysetzySatp64zyPPN]{#2}}{}%
  \ifstrequal{#1}{_set_Satp64_bits}{\hyperref[sailRISCVfnzzysetzySatp64zybits]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Breakpoint}{\hyperref[sailRISCVfnzzysetzySedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Fetch_Access_Fault}{\hyperref[sailRISCVfnzzysetzySedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Fetch_Addr_Align}{\hyperref[sailRISCVfnzzysetzySedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Illegal_Instr}{\hyperref[sailRISCVfnzzysetzySedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Load_Access_Fault}{\hyperref[sailRISCVfnzzysetzySedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_Load_Addr_Align}{\hyperref[sailRISCVfnzzysetzySedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_SAMO_Access_Fault}{\hyperref[sailRISCVfnzzysetzySedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_SAMO_Addr_Align}{\hyperref[sailRISCVfnzzysetzySedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_UEnvCall}{\hyperref[sailRISCVfnzzysetzySedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_set_Sedeleg_bits}{\hyperref[sailRISCVfnzzysetzySedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_SEI}{\hyperref[sailRISCVfnzzysetzySinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_SSI}{\hyperref[sailRISCVfnzzysetzySinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_STI}{\hyperref[sailRISCVfnzzysetzySinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_UEI}{\hyperref[sailRISCVfnzzysetzySinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_USI}{\hyperref[sailRISCVfnzzysetzySinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_UTI}{\hyperref[sailRISCVfnzzysetzySinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_set_Sinterrupts_bits}{\hyperref[sailRISCVfnzzysetzySinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_FS}{\hyperref[sailRISCVfnzzysetzySstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_MXR}{\hyperref[sailRISCVfnzzysetzySstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SD}{\hyperref[sailRISCVfnzzysetzySstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SIE}{\hyperref[sailRISCVfnzzysetzySstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SPIE}{\hyperref[sailRISCVfnzzysetzySstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SPP}{\hyperref[sailRISCVfnzzysetzySstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_SUM}{\hyperref[sailRISCVfnzzysetzySstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_UIE}{\hyperref[sailRISCVfnzzysetzySstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_UPIE}{\hyperref[sailRISCVfnzzysetzySstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_XS}{\hyperref[sailRISCVfnzzysetzySstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_set_Sstatus_bits}{\hyperref[sailRISCVfnzzysetzySstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_UEI}{\hyperref[sailRISCVfnzzysetzyUinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_USI}{\hyperref[sailRISCVfnzzysetzyUinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_UTI}{\hyperref[sailRISCVfnzzysetzyUinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_set_Uinterrupts_bits}{\hyperref[sailRISCVfnzzysetzyUinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_set_Ustatus_UIE}{\hyperref[sailRISCVfnzzysetzyUstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_set_Ustatus_UPIE}{\hyperref[sailRISCVfnzzysetzyUstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_set_Ustatus_bits}{\hyperref[sailRISCVfnzzysetzyUstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_set_ccsr_bits}{\hyperref[sailRISCVfnzzysetzyccsrzybits]{#2}}{}%
  \ifstrequal{#1}{_set_ccsr_d}{\hyperref[sailRISCVfnzzysetzyccsrzyd]{#2}}{}%
  \ifstrequal{#1}{_set_ccsr_e}{\hyperref[sailRISCVfnzzysetzyccsrzye]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_bits}{\hyperref[sailRISCVfnzzysetzyhtifzycmdzybits]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_cmd}{\hyperref[sailRISCVfnzzysetzyhtifzycmdzycmd]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_device}{\hyperref[sailRISCVfnzzysetzyhtifzycmdzydevice]{#2}}{}%
  \ifstrequal{#1}{_set_htif_cmd_payload}{\hyperref[sailRISCVfnzzysetzyhtifzycmdzypayload]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_CY}{\hyperref[sailRISCVfnzzyupdatezyCounterenzyCY]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_HPM}{\hyperref[sailRISCVfnzzyupdatezyCounterenzyHPM]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_IR}{\hyperref[sailRISCVfnzzyupdatezyCounterenzyIR]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_TM}{\hyperref[sailRISCVfnzzyupdatezyCounterenzyTM]{#2}}{}%
  \ifstrequal{#1}{_update_Counteren_bits}{\hyperref[sailRISCVfnzzyupdatezyCounterenzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Counterin_CY}{\hyperref[sailRISCVfnzzyupdatezyCounterinzyCY]{#2}}{}%
  \ifstrequal{#1}{_update_Counterin_IR}{\hyperref[sailRISCVfnzzyupdatezyCounterinzyIR]{#2}}{}%
  \ifstrequal{#1}{_update_Counterin_bits}{\hyperref[sailRISCVfnzzyupdatezyCounterinzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Ext_PTE_Bits_CapRead}{\hyperref[sailRISCVfnzzyupdatezyExtzyPTEzyBitszyCapRead]{#2}}{}%
  \ifstrequal{#1}{_update_Ext_PTE_Bits_CapWrite}{\hyperref[sailRISCVfnzzyupdatezyExtzyPTEzyBitszyCapWrite]{#2}}{}%
  \ifstrequal{#1}{_update_Ext_PTE_Bits_bits}{\hyperref[sailRISCVfnzzyupdatezyExtzyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Fcsr_FFLAGS}{\hyperref[sailRISCVfnzzyupdatezyFcsrzyFFLAGS]{#2}}{}%
  \ifstrequal{#1}{_update_Fcsr_FRM}{\hyperref[sailRISCVfnzzyupdatezyFcsrzyFRM]{#2}}{}%
  \ifstrequal{#1}{_update_Fcsr_bits}{\hyperref[sailRISCVfnzzyupdatezyFcsrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Mcause_Cause}{\hyperref[sailRISCVfnzzyupdatezyMcausezyCause]{#2}}{}%
  \ifstrequal{#1}{_update_Mcause_IsInterrupt}{\hyperref[sailRISCVfnzzyupdatezyMcausezyIsInterrupt]{#2}}{}%
  \ifstrequal{#1}{_update_Mcause_bits}{\hyperref[sailRISCVfnzzyupdatezyMcausezybits]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Breakpoint}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Fetch_Access_Fault}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Fetch_Addr_Align}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Fetch_Page_Fault}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyFetchzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Illegal_Instr}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Load_Access_Fault}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Load_Addr_Align}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_Load_Page_Fault}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyLoadzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_MEnvCall}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyMEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SAMO_Access_Fault}{\hyperref[sailRISCVfnzzyupdatezyMedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SAMO_Addr_Align}{\hyperref[sailRISCVfnzzyupdatezyMedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SAMO_Page_Fault}{\hyperref[sailRISCVfnzzyupdatezyMedelegzySAMOzyPagezyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_SEnvCall}{\hyperref[sailRISCVfnzzyupdatezyMedelegzySEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_UEnvCall}{\hyperref[sailRISCVfnzzyupdatezyMedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Medeleg_bits}{\hyperref[sailRISCVfnzzyupdatezyMedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_MEI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszyMEI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_MSI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszyMSI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_MTI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszyMTI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_SEI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_SSI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_STI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_UEI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_USI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_UTI}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_update_Minterrupts_bits}{\hyperref[sailRISCVfnzzyupdatezyMinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_A}{\hyperref[sailRISCVfnzzyupdatezyMisazyA]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_B}{\hyperref[sailRISCVfnzzyupdatezyMisazyB]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_C}{\hyperref[sailRISCVfnzzyupdatezyMisazyC]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_D}{\hyperref[sailRISCVfnzzyupdatezyMisazyD]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_E}{\hyperref[sailRISCVfnzzyupdatezyMisazyE]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_F}{\hyperref[sailRISCVfnzzyupdatezyMisazyF]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_G}{\hyperref[sailRISCVfnzzyupdatezyMisazyG]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_H}{\hyperref[sailRISCVfnzzyupdatezyMisazyH]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_I}{\hyperref[sailRISCVfnzzyupdatezyMisazyI]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_J}{\hyperref[sailRISCVfnzzyupdatezyMisazyJ]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_K}{\hyperref[sailRISCVfnzzyupdatezyMisazyK]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_L}{\hyperref[sailRISCVfnzzyupdatezyMisazyL]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_M}{\hyperref[sailRISCVfnzzyupdatezyMisazyM]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_MXL}{\hyperref[sailRISCVfnzzyupdatezyMisazyMXL]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_N}{\hyperref[sailRISCVfnzzyupdatezyMisazyN]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_O}{\hyperref[sailRISCVfnzzyupdatezyMisazyO]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_P}{\hyperref[sailRISCVfnzzyupdatezyMisazyP]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_Q}{\hyperref[sailRISCVfnzzyupdatezyMisazyQ]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_R}{\hyperref[sailRISCVfnzzyupdatezyMisazyR]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_S}{\hyperref[sailRISCVfnzzyupdatezyMisazyS]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_T}{\hyperref[sailRISCVfnzzyupdatezyMisazyT]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_U}{\hyperref[sailRISCVfnzzyupdatezyMisazyU]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_V}{\hyperref[sailRISCVfnzzyupdatezyMisazyV]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_W}{\hyperref[sailRISCVfnzzyupdatezyMisazyW]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_X}{\hyperref[sailRISCVfnzzyupdatezyMisazyX]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_Y}{\hyperref[sailRISCVfnzzyupdatezyMisazyY]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_Z}{\hyperref[sailRISCVfnzzyupdatezyMisazyZ]{#2}}{}%
  \ifstrequal{#1}{_update_Misa_bits}{\hyperref[sailRISCVfnzzyupdatezyMisazybits]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_FS}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MIE}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyMIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MPIE}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyMPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MPP}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyMPP]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MPRV}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyMPRV]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_MXR}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SD}{\hyperref[sailRISCVfnzzyupdatezyMstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SIE}{\hyperref[sailRISCVfnzzyupdatezyMstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SPIE}{\hyperref[sailRISCVfnzzyupdatezyMstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SPP}{\hyperref[sailRISCVfnzzyupdatezyMstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_SUM}{\hyperref[sailRISCVfnzzyupdatezyMstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_TSR}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyTSR]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_TVM}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyTVM]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_TW}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyTW]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_UIE}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_UPIE}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_XS}{\hyperref[sailRISCVfnzzyupdatezyMstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_update_Mstatus_bits}{\hyperref[sailRISCVfnzzyupdatezyMstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Mtvec_Base}{\hyperref[sailRISCVfnzzyupdatezyMtveczyBase]{#2}}{}%
  \ifstrequal{#1}{_update_Mtvec_Mode}{\hyperref[sailRISCVfnzzyupdatezyMtveczyMode]{#2}}{}%
  \ifstrequal{#1}{_update_Mtvec_bits}{\hyperref[sailRISCVfnzzyupdatezyMtveczybits]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_A}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyA]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_D}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyD]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_G}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyG]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_R}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyR]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_U}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyU]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_V}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyV]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_W}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyW]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_X}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszyX]{#2}}{}%
  \ifstrequal{#1}{_update_PTE_Bits_bits}{\hyperref[sailRISCVfnzzyupdatezyPTEzyBitszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_A}{\hyperref[sailRISCVfnzzyupdatezyPmpcfgzyentzyA]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_L}{\hyperref[sailRISCVfnzzyupdatezyPmpcfgzyentzyL]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_R}{\hyperref[sailRISCVfnzzyupdatezyPmpcfgzyentzyR]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_W}{\hyperref[sailRISCVfnzzyupdatezyPmpcfgzyentzyW]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_X}{\hyperref[sailRISCVfnzzyupdatezyPmpcfgzyentzyX]{#2}}{}%
  \ifstrequal{#1}{_update_Pmpcfg_ent_bits}{\hyperref[sailRISCVfnzzyupdatezyPmpcfgzyentzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_BITS}{\hyperref[sailRISCVfnzzyupdatezySV32zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_PPNi}{\hyperref[sailRISCVfnzzyupdatezySV32zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_RSW}{\hyperref[sailRISCVfnzzyupdatezySV32zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_PTE_bits}{\hyperref[sailRISCVfnzzyupdatezySV32zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Paddr_PPNi}{\hyperref[sailRISCVfnzzyupdatezySV32zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Paddr_PgOfs}{\hyperref[sailRISCVfnzzyupdatezySV32zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Paddr_bits}{\hyperref[sailRISCVfnzzyupdatezySV32zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzyupdatezySV32zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Vaddr_VPNi}{\hyperref[sailRISCVfnzzyupdatezySV32zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV32_Vaddr_bits}{\hyperref[sailRISCVfnzzyupdatezySV32zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_BITS}{\hyperref[sailRISCVfnzzyupdatezySV39zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_Ext}{\hyperref[sailRISCVfnzzyupdatezySV39zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_PPNi}{\hyperref[sailRISCVfnzzyupdatezySV39zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_RSW}{\hyperref[sailRISCVfnzzyupdatezySV39zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_PTE_bits}{\hyperref[sailRISCVfnzzyupdatezySV39zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Paddr_PPNi}{\hyperref[sailRISCVfnzzyupdatezySV39zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Paddr_PgOfs}{\hyperref[sailRISCVfnzzyupdatezySV39zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Paddr_bits}{\hyperref[sailRISCVfnzzyupdatezySV39zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzyupdatezySV39zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Vaddr_VPNi}{\hyperref[sailRISCVfnzzyupdatezySV39zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV39_Vaddr_bits}{\hyperref[sailRISCVfnzzyupdatezySV39zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_BITS}{\hyperref[sailRISCVfnzzyupdatezySV48zyPTEzyBITS]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_Ext}{\hyperref[sailRISCVfnzzyupdatezySV48zyPTEzyExt]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_PPNi}{\hyperref[sailRISCVfnzzyupdatezySV48zyPTEzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_RSW}{\hyperref[sailRISCVfnzzyupdatezySV48zyPTEzyRSW]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_PTE_bits}{\hyperref[sailRISCVfnzzyupdatezySV48zyPTEzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Paddr_PPNi}{\hyperref[sailRISCVfnzzyupdatezySV48zyPaddrzyPPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Paddr_PgOfs}{\hyperref[sailRISCVfnzzyupdatezySV48zyPaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Paddr_bits}{\hyperref[sailRISCVfnzzyupdatezySV48zyPaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Vaddr_PgOfs}{\hyperref[sailRISCVfnzzyupdatezySV48zyVaddrzyPgOfs]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Vaddr_VPNi}{\hyperref[sailRISCVfnzzyupdatezySV48zyVaddrzyVPNi]{#2}}{}%
  \ifstrequal{#1}{_update_SV48_Vaddr_bits}{\hyperref[sailRISCVfnzzyupdatezySV48zyVaddrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_Asid}{\hyperref[sailRISCVfnzzyupdatezySatp32zyAsid]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_Mode}{\hyperref[sailRISCVfnzzyupdatezySatp32zyMode]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_PPN}{\hyperref[sailRISCVfnzzyupdatezySatp32zyPPN]{#2}}{}%
  \ifstrequal{#1}{_update_Satp32_bits}{\hyperref[sailRISCVfnzzyupdatezySatp32zybits]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_Asid}{\hyperref[sailRISCVfnzzyupdatezySatp64zyAsid]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_Mode}{\hyperref[sailRISCVfnzzyupdatezySatp64zyMode]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_PPN}{\hyperref[sailRISCVfnzzyupdatezySatp64zyPPN]{#2}}{}%
  \ifstrequal{#1}{_update_Satp64_bits}{\hyperref[sailRISCVfnzzyupdatezySatp64zybits]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Breakpoint}{\hyperref[sailRISCVfnzzyupdatezySedelegzyBreakpoint]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Fetch_Access_Fault}{\hyperref[sailRISCVfnzzyupdatezySedelegzyFetchzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Fetch_Addr_Align}{\hyperref[sailRISCVfnzzyupdatezySedelegzyFetchzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Illegal_Instr}{\hyperref[sailRISCVfnzzyupdatezySedelegzyIllegalzyInstr]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Load_Access_Fault}{\hyperref[sailRISCVfnzzyupdatezySedelegzyLoadzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_Load_Addr_Align}{\hyperref[sailRISCVfnzzyupdatezySedelegzyLoadzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_SAMO_Access_Fault}{\hyperref[sailRISCVfnzzyupdatezySedelegzySAMOzyAccesszyFault]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_SAMO_Addr_Align}{\hyperref[sailRISCVfnzzyupdatezySedelegzySAMOzyAddrzyAlign]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_UEnvCall}{\hyperref[sailRISCVfnzzyupdatezySedelegzyUEnvCall]{#2}}{}%
  \ifstrequal{#1}{_update_Sedeleg_bits}{\hyperref[sailRISCVfnzzyupdatezySedelegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_SEI}{\hyperref[sailRISCVfnzzyupdatezySinterruptszySEI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_SSI}{\hyperref[sailRISCVfnzzyupdatezySinterruptszySSI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_STI}{\hyperref[sailRISCVfnzzyupdatezySinterruptszySTI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_UEI}{\hyperref[sailRISCVfnzzyupdatezySinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_USI}{\hyperref[sailRISCVfnzzyupdatezySinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_UTI}{\hyperref[sailRISCVfnzzyupdatezySinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_update_Sinterrupts_bits}{\hyperref[sailRISCVfnzzyupdatezySinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_FS}{\hyperref[sailRISCVfnzzyupdatezySstatuszyFS]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_MXR}{\hyperref[sailRISCVfnzzyupdatezySstatuszyMXR]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SD}{\hyperref[sailRISCVfnzzyupdatezySstatuszySD]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SIE}{\hyperref[sailRISCVfnzzyupdatezySstatuszySIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SPIE}{\hyperref[sailRISCVfnzzyupdatezySstatuszySPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SPP}{\hyperref[sailRISCVfnzzyupdatezySstatuszySPP]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_SUM}{\hyperref[sailRISCVfnzzyupdatezySstatuszySUM]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_UIE}{\hyperref[sailRISCVfnzzyupdatezySstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_UPIE}{\hyperref[sailRISCVfnzzyupdatezySstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_XS}{\hyperref[sailRISCVfnzzyupdatezySstatuszyXS]{#2}}{}%
  \ifstrequal{#1}{_update_Sstatus_bits}{\hyperref[sailRISCVfnzzyupdatezySstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_UEI}{\hyperref[sailRISCVfnzzyupdatezyUinterruptszyUEI]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_USI}{\hyperref[sailRISCVfnzzyupdatezyUinterruptszyUSI]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_UTI}{\hyperref[sailRISCVfnzzyupdatezyUinterruptszyUTI]{#2}}{}%
  \ifstrequal{#1}{_update_Uinterrupts_bits}{\hyperref[sailRISCVfnzzyupdatezyUinterruptszybits]{#2}}{}%
  \ifstrequal{#1}{_update_Ustatus_UIE}{\hyperref[sailRISCVfnzzyupdatezyUstatuszyUIE]{#2}}{}%
  \ifstrequal{#1}{_update_Ustatus_UPIE}{\hyperref[sailRISCVfnzzyupdatezyUstatuszyUPIE]{#2}}{}%
  \ifstrequal{#1}{_update_Ustatus_bits}{\hyperref[sailRISCVfnzzyupdatezyUstatuszybits]{#2}}{}%
  \ifstrequal{#1}{_update_ccsr_bits}{\hyperref[sailRISCVfnzzyupdatezyccsrzybits]{#2}}{}%
  \ifstrequal{#1}{_update_ccsr_d}{\hyperref[sailRISCVfnzzyupdatezyccsrzyd]{#2}}{}%
  \ifstrequal{#1}{_update_ccsr_e}{\hyperref[sailRISCVfnzzyupdatezyccsrzye]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_bits}{\hyperref[sailRISCVfnzzyupdatezyhtifzycmdzybits]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_cmd}{\hyperref[sailRISCVfnzzyupdatezyhtifzycmdzycmd]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_device}{\hyperref[sailRISCVfnzzyupdatezyhtifzycmdzydevice]{#2}}{}%
  \ifstrequal{#1}{_update_htif_cmd_payload}{\hyperref[sailRISCVfnzzyupdatezyhtifzycmdzypayload]{#2}}{}%
  \ifstrequal{#1}{a64_barrier_domain_of_num}{\hyperref[sailRISCVfnza64zybarrierzydomainzyofzynum]{#2}}{}%
  \ifstrequal{#1}{a64_barrier_type_of_num}{\hyperref[sailRISCVfnza64zybarrierzytypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{accessType_to_str}{\hyperref[sailRISCVfnzaccessTypezytozystr]{#2}}{}%
  \ifstrequal{#1}{accrue_fflags}{\hyperref[sailRISCVfnzaccruezyfflags]{#2}}{}%
  \ifstrequal{#1}{add_to_TLB39}{\hyperref[sailRISCVfnzaddzytozyTLB39]{#2}}{}%
  \ifstrequal{#1}{add_to_TLB48}{\hyperref[sailRISCVfnzaddzytozyTLB48]{#2}}{}%
  \ifstrequal{#1}{addr_to_tag_addr}{\hyperref[sailRISCVfnzaddrzytozytagzyaddr]{#2}}{}%
  \ifstrequal{#1}{amoop_of_num}{\hyperref[sailRISCVfnzamoopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{aqrl_str}{\hyperref[sailRISCVfnzaqrlzystr]{#2}}{}%
  \ifstrequal{#1}{arch_to_bits}{\hyperref[sailRISCVfnzarchzytozybits]{#2}}{}%
  \ifstrequal{#1}{architecture}{\hyperref[sailRISCVfnzarchitecture]{#2}}{}%
  \ifstrequal{#1}{bit_to_bool}{\hyperref[sailRISCVfnzbitzytozybool]{#2}}{}%
  \ifstrequal{#1}{bool_to_bit}{\hyperref[sailRISCVfnzboolzytozybit]{#2}}{}%
  \ifstrequal{#1}{bool_to_bits}{\hyperref[sailRISCVfnzboolzytozybits]{#2}}{}%
  \ifstrequal{#1}{bop_of_num}{\hyperref[sailRISCVfnzbopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{cache_op_kind_of_num}{\hyperref[sailRISCVfnzcachezyopzykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{canonical_NaN_D}{\hyperref[sailRISCVfnzcanonicalzyNaNzyD]{#2}}{}%
  \ifstrequal{#1}{canonical_NaN_S}{\hyperref[sailRISCVfnzcanonicalzyNaNzyS]{#2}}{}%
  \ifstrequal{#1}{capBitsToCapability}{\hyperref[sailRISCVfnzcapBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{capBitsToEncCapability}{\hyperref[sailRISCVfnzcapBitsToEncCapability]{#2}}{}%
  \ifstrequal{#1}{capBoundsEqual}{\hyperref[sailRISCVfnzcapBoundsEqual]{#2}}{}%
  \ifstrequal{#1}{capToBits}{\hyperref[sailRISCVfnzcapToBits]{#2}}{}%
  \ifstrequal{#1}{capToEncCap}{\hyperref[sailRISCVfnzcapToEncCap]{#2}}{}%
  \ifstrequal{#1}{capToMemBits}{\hyperref[sailRISCVfnzcapToMemBits]{#2}}{}%
  \ifstrequal{#1}{capToString}{\hyperref[sailRISCVfnzcapToString]{#2}}{}%
  \ifstrequal{#1}{cap_reg_name_abi}{\hyperref[sailRISCVfnzcapzyregzynamezyabi]{#2}}{}%
  \ifstrequal{#1}{checkPTEPermission}{\hyperref[sailRISCVfnzcheckPTEPermission]{#2}}{}%
  \ifstrequal{#1}{check_CSR}{\hyperref[sailRISCVfnzcheckzyCSR]{#2}}{}%
  \ifstrequal{#1}{check_CSR_access}{\hyperref[sailRISCVfnzcheckzyCSRzyaccess]{#2}}{}%
  \ifstrequal{#1}{check_Counteren}{\hyperref[sailRISCVfnzcheckzyCounteren]{#2}}{}%
  \ifstrequal{#1}{check_TVM_SATP}{\hyperref[sailRISCVfnzcheckzyTVMzySATP]{#2}}{}%
  \ifstrequal{#1}{check_misaligned}{\hyperref[sailRISCVfnzcheckzymisaligned]{#2}}{}%
  \ifstrequal{#1}{check_res_misaligned}{\hyperref[sailRISCVfnzcheckzyreszymisaligned]{#2}}{}%
  \ifstrequal{#1}{checked_mem_read}{\hyperref[sailRISCVfnzcheckedzymemzyread]{#2}}{}%
  \ifstrequal{#1}{checked_mem_write}{\hyperref[sailRISCVfnzcheckedzymemzywrite]{#2}}{}%
  \ifstrequal{#1}{clint_dispatch}{\hyperref[sailRISCVfnzclintzydispatch]{#2}}{}%
  \ifstrequal{#1}{clint_load}{\hyperref[sailRISCVfnzclintzyload]{#2}}{}%
  \ifstrequal{#1}{clint_store}{\hyperref[sailRISCVfnzclintzystore]{#2}}{}%
  \ifstrequal{#1}{concat_str_bits}{\hyperref[sailRISCVfnzconcatzystrzybits]{#2}}{}%
  \ifstrequal{#1}{concat_str_dec}{\hyperref[sailRISCVfnzconcatzystrzydec]{#2}}{}%
  \ifstrequal{#1}{creg2reg_idx}{\hyperref[sailRISCVfnzcreg2regzyidx]{#2}}{}%
  \ifstrequal{#1}{csrAccess}{\hyperref[sailRISCVfnzcsrAccess]{#2}}{}%
  \ifstrequal{#1}{csrPriv}{\hyperref[sailRISCVfnzcsrPriv]{#2}}{}%
  \ifstrequal{#1}{csr_name}{\hyperref[sailRISCVfnzcsrzyname]{#2}}{}%
  \ifstrequal{#1}{csrop_of_num}{\hyperref[sailRISCVfnzcsropzyofzynum]{#2}}{}%
  \ifstrequal{#1}{curAsid32}{\hyperref[sailRISCVfnzcurAsid32]{#2}}{}%
  \ifstrequal{#1}{curAsid64}{\hyperref[sailRISCVfnzcurAsid64]{#2}}{}%
  \ifstrequal{#1}{curPTB32}{\hyperref[sailRISCVfnzcurPTB32]{#2}}{}%
  \ifstrequal{#1}{curPTB64}{\hyperref[sailRISCVfnzcurPTB64]{#2}}{}%
  \ifstrequal{#1}{cur_Architecture}{\hyperref[sailRISCVfnzcurzyArchitecture]{#2}}{}%
  \ifstrequal{#1}{decode}{\hyperref[sailRISCVfnzdecode]{#2}}{}%
  \ifstrequal{#1}{decodeCompressed}{\hyperref[sailRISCVfnzdecodeCompressed]{#2}}{}%
  \ifstrequal{#1}{def_spc_backwards}{\hyperref[sailRISCVfnzdefzyspczybackwards]{#2}}{}%
  \ifstrequal{#1}{def_spc_forwards}{\hyperref[sailRISCVfnzdefzyspczyforwards]{#2}}{}%
  \ifstrequal{#1}{def_spc_matches_prefix}{\hyperref[sailRISCVfnzdefzyspczymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{dirty_fd_context}{\hyperref[sailRISCVfnzdirtyzyfdzycontext]{#2}}{}%
  \ifstrequal{#1}{dispatchInterrupt}{\hyperref[sailRISCVfnzdispatchInterrupt]{#2}}{}%
  \ifstrequal{#1}{dzFlag}{\hyperref[sailRISCVfnzdzzFlag]{#2}}{}%
  \ifstrequal{#1}{effectivePrivilege}{\hyperref[sailRISCVfnzeffectivePrivilege]{#2}}{}%
  \ifstrequal{#1}{encCapToBits}{\hyperref[sailRISCVfnzencCapToBits]{#2}}{}%
  \ifstrequal{#1}{encCapabilityToCapability}{\hyperref[sailRISCVfnzencCapabilityToCapability]{#2}}{}%
  \ifstrequal{#1}{eq_unit}{\hyperref[sailRISCVfnzeqzyunit]{#2}}{}%
  \ifstrequal{#1}{exceptionType_to_bits}{\hyperref[sailRISCVfnzexceptionTypezytozybits]{#2}}{}%
  \ifstrequal{#1}{exceptionType_to_str}{\hyperref[sailRISCVfnzexceptionTypezytozystr]{#2}}{}%
  \ifstrequal{#1}{exception_delegatee}{\hyperref[sailRISCVfnzexceptionzydelegatee]{#2}}{}%
  \ifstrequal{#1}{exception_handler}{\hyperref[sailRISCVfnzexceptionzyhandler]{#2}}{}%
  \ifstrequal{#1}{extStatus_of_bits}{\hyperref[sailRISCVfnzextStatuszyofzybits]{#2}}{}%
  \ifstrequal{#1}{extStatus_to_bits}{\hyperref[sailRISCVfnzextStatuszytozybits]{#2}}{}%
  \ifstrequal{#1}{ext_access_type_of_num}{\hyperref[sailRISCVfnzextzyaccesszytypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_check_CSR}{\hyperref[sailRISCVfnzextzycheckzyCSR]{#2}}{}%
  \ifstrequal{#1}{ext_check_CSR_fail}{\hyperref[sailRISCVfnzextzycheckzyCSRzyfail]{#2}}{}%
  \ifstrequal{#1}{ext_check_xret_priv}{\hyperref[sailRISCVfnzextzycheckzyxretzypriv]{#2}}{}%
  \ifstrequal{#1}{ext_control_check_addr}{\hyperref[sailRISCVfnzextzycontrolzycheckzyaddr]{#2}}{}%
  \ifstrequal{#1}{ext_control_check_pc}{\hyperref[sailRISCVfnzextzycontrolzycheckzypc]{#2}}{}%
  \ifstrequal{#1}{ext_data_get_addr}{\hyperref[sailRISCVfnzextzydatazygetzyaddr]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type_of_num}{\hyperref[sailRISCVfnzextzyexczytypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type_to_bits}{\hyperref[sailRISCVfnzextzyexczytypezytozybits]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type_to_str}{\hyperref[sailRISCVfnzextzyexczytypezytozystr]{#2}}{}%
  \ifstrequal{#1}{ext_fail_xret_priv}{\hyperref[sailRISCVfnzextzyfailzyxretzypriv]{#2}}{}%
  \ifstrequal{#1}{ext_fetch_check_pc}{\hyperref[sailRISCVfnzextzyfetchzycheckzypc]{#2}}{}%
  \ifstrequal{#1}{ext_fetch_hook}{\hyperref[sailRISCVfnzextzyfetchzyhook]{#2}}{}%
  \ifstrequal{#1}{ext_get_ptw_error}{\hyperref[sailRISCVfnzextzygetzyptwzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_handle_control_check_error}{\hyperref[sailRISCVfnzextzyhandlezycontrolzycheckzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_handle_data_check_error}{\hyperref[sailRISCVfnzextzyhandlezydatazycheckzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_handle_fetch_check_error}{\hyperref[sailRISCVfnzextzyhandlezyfetchzycheckzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_init}{\hyperref[sailRISCVfnzextzyinit]{#2}}{}%
  \ifstrequal{#1}{ext_init_regs}{\hyperref[sailRISCVfnzextzyinitzyregs]{#2}}{}%
  \ifstrequal{#1}{ext_post_decode_hook}{\hyperref[sailRISCVfnzextzypostzydecodezyhook]{#2}}{}%
  \ifstrequal{#1}{ext_post_step_hook}{\hyperref[sailRISCVfnzextzypostzystepzyhook]{#2}}{}%
  \ifstrequal{#1}{ext_pre_step_hook}{\hyperref[sailRISCVfnzextzyprezystepzyhook]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_error_of_num}{\hyperref[sailRISCVfnzextzyptwzyerrorzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_fail_of_num}{\hyperref[sailRISCVfnzextzyptwzyfailzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_lc_join}{\hyperref[sailRISCVfnzextzyptwzylczyjoin]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_lc_of_num}{\hyperref[sailRISCVfnzextzyptwzylczyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_sc_join}{\hyperref[sailRISCVfnzextzyptwzysczyjoin]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_sc_of_num}{\hyperref[sailRISCVfnzextzyptwzysczyofzynum]{#2}}{}%
  \ifstrequal{#1}{ext_rvfi_init}{\hyperref[sailRISCVfnzextzyrvfizyinit]{#2}}{}%
  \ifstrequal{#1}{ext_veto_disable_C}{\hyperref[sailRISCVfnzextzyvetozydisablezyC]{#2}}{}%
  \ifstrequal{#1}{ext_write_fcsr}{\hyperref[sailRISCVfnzextzywritezyfcsr]{#2}}{}%
  \ifstrequal{#1}{extend_value}{\hyperref[sailRISCVfnzextendzyvalue]{#2}}{}%
  \ifstrequal{#1}{f_bin_op_D_of_num}{\hyperref[sailRISCVfnzfzybinzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_op_S_of_num}{\hyperref[sailRISCVfnzfzybinzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_op_D_of_num}{\hyperref[sailRISCVfnzfzybinzyrmzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_op_S_of_num}{\hyperref[sailRISCVfnzfzybinzyrmzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_is_NaN_D}{\hyperref[sailRISCVfnzfzyiszyNaNzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_NaN_S}{\hyperref[sailRISCVfnzfzyiszyNaNzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_QNaN_D}{\hyperref[sailRISCVfnzfzyiszyQNaNzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_QNaN_S}{\hyperref[sailRISCVfnzfzyiszyQNaNzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_SNaN_D}{\hyperref[sailRISCVfnzfzyiszySNaNzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_SNaN_S}{\hyperref[sailRISCVfnzfzyiszySNaNzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_inf_D}{\hyperref[sailRISCVfnzfzyiszynegzyinfzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_inf_S}{\hyperref[sailRISCVfnzfzyiszynegzyinfzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_norm_D}{\hyperref[sailRISCVfnzfzyiszynegzynormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_norm_S}{\hyperref[sailRISCVfnzfzyiszynegzynormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_subnorm_D}{\hyperref[sailRISCVfnzfzyiszynegzysubnormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_subnorm_S}{\hyperref[sailRISCVfnzfzyiszynegzysubnormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_zero_D}{\hyperref[sailRISCVfnzfzyiszynegzyzzerozyD]{#2}}{}%
  \ifstrequal{#1}{f_is_neg_zero_S}{\hyperref[sailRISCVfnzfzyiszynegzyzzerozyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_inf_D}{\hyperref[sailRISCVfnzfzyiszyposzyinfzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_inf_S}{\hyperref[sailRISCVfnzfzyiszyposzyinfzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_norm_D}{\hyperref[sailRISCVfnzfzyiszyposzynormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_norm_S}{\hyperref[sailRISCVfnzfzyiszyposzynormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_subnorm_D}{\hyperref[sailRISCVfnzfzyiszyposzysubnormzyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_subnorm_S}{\hyperref[sailRISCVfnzfzyiszyposzysubnormzyS]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_zero_D}{\hyperref[sailRISCVfnzfzyiszyposzyzzerozyD]{#2}}{}%
  \ifstrequal{#1}{f_is_pos_zero_S}{\hyperref[sailRISCVfnzfzyiszyposzyzzerozyS]{#2}}{}%
  \ifstrequal{#1}{f_madd_op_D_of_num}{\hyperref[sailRISCVfnzfzymaddzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_madd_op_S_of_num}{\hyperref[sailRISCVfnzfzymaddzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_op_D_of_num}{\hyperref[sailRISCVfnzfzyunzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_op_S_of_num}{\hyperref[sailRISCVfnzfzyunzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_op_D_of_num}{\hyperref[sailRISCVfnzfzyunzyrmzyopzyDzyofzynum]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_op_S_of_num}{\hyperref[sailRISCVfnzfzyunzyrmzyopzySzyofzynum]{#2}}{}%
  \ifstrequal{#1}{fastRepCheck}{\hyperref[sailRISCVfnzfastRepCheck]{#2}}{}%
  \ifstrequal{#1}{fdiv_int}{\hyperref[sailRISCVfnzfdivzyint]{#2}}{}%
  \ifstrequal{#1}{feq_quiet_D}{\hyperref[sailRISCVfnzfeqzyquietzyD]{#2}}{}%
  \ifstrequal{#1}{feq_quiet_S}{\hyperref[sailRISCVfnzfeqzyquietzyS]{#2}}{}%
  \ifstrequal{#1}{fetch}{\hyperref[sailRISCVfnzfetch]{#2}}{}%
  \ifstrequal{#1}{findPendingInterrupt}{\hyperref[sailRISCVfnzfindPendingInterrupt]{#2}}{}%
  \ifstrequal{#1}{fle_D}{\hyperref[sailRISCVfnzflezyD]{#2}}{}%
  \ifstrequal{#1}{fle_S}{\hyperref[sailRISCVfnzflezyS]{#2}}{}%
  \ifstrequal{#1}{flt_D}{\hyperref[sailRISCVfnzfltzyD]{#2}}{}%
  \ifstrequal{#1}{flt_S}{\hyperref[sailRISCVfnzfltzyS]{#2}}{}%
  \ifstrequal{#1}{flush_TLB}{\hyperref[sailRISCVfnzflushzyTLB]{#2}}{}%
  \ifstrequal{#1}{flush_TLB39}{\hyperref[sailRISCVfnzflushzyTLB39]{#2}}{}%
  \ifstrequal{#1}{flush_TLB48}{\hyperref[sailRISCVfnzflushzyTLB48]{#2}}{}%
  \ifstrequal{#1}{flush_TLB_Entry}{\hyperref[sailRISCVfnzflushzyTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{fmake_D}{\hyperref[sailRISCVfnzfmakezyD]{#2}}{}%
  \ifstrequal{#1}{fmake_S}{\hyperref[sailRISCVfnzfmakezyS]{#2}}{}%
  \ifstrequal{#1}{fmod_int}{\hyperref[sailRISCVfnzfmodzyint]{#2}}{}%
  \ifstrequal{#1}{fregval_from_freg}{\hyperref[sailRISCVfnzfregvalzyfromzyfreg]{#2}}{}%
  \ifstrequal{#1}{fregval_into_freg}{\hyperref[sailRISCVfnzfregvalzyintozyfreg]{#2}}{}%
  \ifstrequal{#1}{fsplit_D}{\hyperref[sailRISCVfnzfsplitzyD]{#2}}{}%
  \ifstrequal{#1}{fsplit_S}{\hyperref[sailRISCVfnzfsplitzyS]{#2}}{}%
  \ifstrequal{#1}{getCapBase}{\hyperref[sailRISCVfnzgetCapBase]{#2}}{}%
  \ifstrequal{#1}{getCapBaseBits}{\hyperref[sailRISCVfnzgetCapBaseBits]{#2}}{}%
  \ifstrequal{#1}{getCapBounds}{\hyperref[sailRISCVfnzgetCapBounds]{#2}}{}%
  \ifstrequal{#1}{getCapBoundsBits}{\hyperref[sailRISCVfnzgetCapBoundsBits]{#2}}{}%
  \ifstrequal{#1}{getCapCursor}{\hyperref[sailRISCVfnzgetCapCursor]{#2}}{}%
  \ifstrequal{#1}{getCapFlags}{\hyperref[sailRISCVfnzgetCapFlags]{#2}}{}%
  \ifstrequal{#1}{getCapHardPerms}{\hyperref[sailRISCVfnzgetCapHardPerms]{#2}}{}%
  \ifstrequal{#1}{getCapLength}{\hyperref[sailRISCVfnzgetCapLength]{#2}}{}%
  \ifstrequal{#1}{getCapOffset}{\hyperref[sailRISCVfnzgetCapOffset]{#2}}{}%
  \ifstrequal{#1}{getCapOffsetBits}{\hyperref[sailRISCVfnzgetCapOffsetBits]{#2}}{}%
  \ifstrequal{#1}{getCapPerms}{\hyperref[sailRISCVfnzgetCapPerms]{#2}}{}%
  \ifstrequal{#1}{getCapTop}{\hyperref[sailRISCVfnzgetCapTop]{#2}}{}%
  \ifstrequal{#1}{getCapTopBits}{\hyperref[sailRISCVfnzgetCapTopBits]{#2}}{}%
  \ifstrequal{#1}{getPendingSet}{\hyperref[sailRISCVfnzgetPendingSet]{#2}}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\hyperref[sailRISCVfnzgetRepresentableAlignmentMask]{#2}}{}%
  \ifstrequal{#1}{getRepresentableLength}{\hyperref[sailRISCVfnzgetRepresentableLength]{#2}}{}%
  \ifstrequal{#1}{get_arch_pc}{\hyperref[sailRISCVfnzgetzyarchzypc]{#2}}{}%
  \ifstrequal{#1}{get_cheri_mode_cap_addr}{\hyperref[sailRISCVfnzgetzycherizymodezycapzyaddr]{#2}}{}%
  \ifstrequal{#1}{get_config_print_instr}{\hyperref[sailRISCVfnzgetzyconfigzyprintzyinstr]{#2}}{}%
  \ifstrequal{#1}{get_config_print_mem}{\hyperref[sailRISCVfnzgetzyconfigzyprintzymem]{#2}}{}%
  \ifstrequal{#1}{get_config_print_platform}{\hyperref[sailRISCVfnzgetzyconfigzyprintzyplatform]{#2}}{}%
  \ifstrequal{#1}{get_config_print_reg}{\hyperref[sailRISCVfnzgetzyconfigzyprintzyreg]{#2}}{}%
  \ifstrequal{#1}{get_mstatus_SXL}{\hyperref[sailRISCVfnzgetzymstatuszySXL]{#2}}{}%
  \ifstrequal{#1}{get_mstatus_UXL}{\hyperref[sailRISCVfnzgetzymstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{get_mtvec}{\hyperref[sailRISCVfnzgetzymtvec]{#2}}{}%
  \ifstrequal{#1}{get_next_pc}{\hyperref[sailRISCVfnzgetzynextzypc]{#2}}{}%
  \ifstrequal{#1}{get_sstatus_UXL}{\hyperref[sailRISCVfnzgetzysstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{get_stvec}{\hyperref[sailRISCVfnzgetzystvec]{#2}}{}%
  \ifstrequal{#1}{get_utvec}{\hyperref[sailRISCVfnzgetzyutvec]{#2}}{}%
  \ifstrequal{#1}{get_xret_target}{\hyperref[sailRISCVfnzgetzyxretzytarget]{#2}}{}%
  \ifstrequal{#1}{handle_cheri_cap_exception}{\hyperref[sailRISCVfnzhandlezycherizycapzyexception]{#2}}{}%
  \ifstrequal{#1}{handle_cheri_pcc_exception}{\hyperref[sailRISCVfnzhandlezycherizypcczyexception]{#2}}{}%
  \ifstrequal{#1}{handle_cheri_reg_exception}{\hyperref[sailRISCVfnzhandlezycherizyregzyexception]{#2}}{}%
  \ifstrequal{#1}{handle_exception}{\hyperref[sailRISCVfnzhandlezyexception]{#2}}{}%
  \ifstrequal{#1}{handle_illegal}{\hyperref[sailRISCVfnzhandlezyillegal]{#2}}{}%
  \ifstrequal{#1}{handle_interrupt}{\hyperref[sailRISCVfnzhandlezyinterrupt]{#2}}{}%
  \ifstrequal{#1}{handle_load_cap_via_cap}{\hyperref[sailRISCVfnzhandlezyloadzycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_load_data_via_cap}{\hyperref[sailRISCVfnzhandlezyloadzydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_loadres_cap_via_cap}{\hyperref[sailRISCVfnzhandlezyloadreszycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_loadres_data_via_cap}{\hyperref[sailRISCVfnzhandlezyloadreszydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_mem_exception}{\hyperref[sailRISCVfnzhandlezymemzyexception]{#2}}{}%
  \ifstrequal{#1}{handle_store_cap_via_cap}{\hyperref[sailRISCVfnzhandlezystorezycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_store_cond_cap_via_cap}{\hyperref[sailRISCVfnzhandlezystorezycondzycapzyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_store_cond_data_via_cap}{\hyperref[sailRISCVfnzhandlezystorezycondzydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_store_data_via_cap}{\hyperref[sailRISCVfnzhandlezystorezydatazyviazycap]{#2}}{}%
  \ifstrequal{#1}{handle_trap_extension}{\hyperref[sailRISCVfnzhandlezytrapzyextension]{#2}}{}%
  \ifstrequal{#1}{hasReservedOType}{\hyperref[sailRISCVfnzhasReservedOType]{#2}}{}%
  \ifstrequal{#1}{haveAtomics}{\hyperref[sailRISCVfnzhaveAtomics]{#2}}{}%
  \ifstrequal{#1}{haveDExt}{\hyperref[sailRISCVfnzhaveDExt]{#2}}{}%
  \ifstrequal{#1}{haveFExt}{\hyperref[sailRISCVfnzhaveFExt]{#2}}{}%
  \ifstrequal{#1}{haveMulDiv}{\hyperref[sailRISCVfnzhaveMulDiv]{#2}}{}%
  \ifstrequal{#1}{haveNExt}{\hyperref[sailRISCVfnzhaveNExt]{#2}}{}%
  \ifstrequal{#1}{haveRVC}{\hyperref[sailRISCVfnzhaveRVC]{#2}}{}%
  \ifstrequal{#1}{haveSupMode}{\hyperref[sailRISCVfnzhaveSupMode]{#2}}{}%
  \ifstrequal{#1}{haveUsrMode}{\hyperref[sailRISCVfnzhaveUsrMode]{#2}}{}%
  \ifstrequal{#1}{haveXcheri}{\hyperref[sailRISCVfnzhaveXcheri]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_backwards}{\hyperref[sailRISCVfnzhexzybitszy10zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy10zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_10_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy10zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_backwards}{\hyperref[sailRISCVfnzhexzybitszy11zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy11zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_11_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy11zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_backwards}{\hyperref[sailRISCVfnzhexzybitszy12zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy12zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy12zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_12_matches_prefix}{\hyperref[sailRISCVfnzhexzybitszy12zymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_backwards}{\hyperref[sailRISCVfnzhexzybitszy13zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy13zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_13_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy13zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_backwards}{\hyperref[sailRISCVfnzhexzybitszy14zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy14zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_14_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy14zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_backwards}{\hyperref[sailRISCVfnzhexzybitszy15zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy15zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_15_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy15zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_backwards}{\hyperref[sailRISCVfnzhexzybitszy16zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy16zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_16_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy16zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_backwards}{\hyperref[sailRISCVfnzhexzybitszy17zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy17zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_17_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy17zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_backwards}{\hyperref[sailRISCVfnzhexzybitszy18zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy18zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_18_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy18zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_backwards}{\hyperref[sailRISCVfnzhexzybitszy19zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy19zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_19_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy19zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_backwards}{\hyperref[sailRISCVfnzhexzybitszy1zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy1zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_1_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy1zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_backwards}{\hyperref[sailRISCVfnzhexzybitszy20zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy20zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_20_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy20zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_backwards}{\hyperref[sailRISCVfnzhexzybitszy21zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy21zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_21_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy21zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_backwards}{\hyperref[sailRISCVfnzhexzybitszy22zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy22zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_22_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy22zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_backwards}{\hyperref[sailRISCVfnzhexzybitszy23zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy23zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_23_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy23zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_backwards}{\hyperref[sailRISCVfnzhexzybitszy24zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy24zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_24_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy24zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_backwards}{\hyperref[sailRISCVfnzhexzybitszy25zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy25zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_25_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy25zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_backwards}{\hyperref[sailRISCVfnzhexzybitszy26zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy26zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_26_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy26zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_backwards}{\hyperref[sailRISCVfnzhexzybitszy27zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy27zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_27_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy27zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_backwards}{\hyperref[sailRISCVfnzhexzybitszy28zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy28zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_28_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy28zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_backwards}{\hyperref[sailRISCVfnzhexzybitszy29zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy29zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_29_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy29zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_backwards}{\hyperref[sailRISCVfnzhexzybitszy2zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy2zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_2_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy2zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_backwards}{\hyperref[sailRISCVfnzhexzybitszy30zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy30zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_30_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy30zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_backwards}{\hyperref[sailRISCVfnzhexzybitszy31zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy31zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_31_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy31zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_backwards}{\hyperref[sailRISCVfnzhexzybitszy32zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy32zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_32_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy32zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_backwards}{\hyperref[sailRISCVfnzhexzybitszy33zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy33zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_33_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy33zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_backwards}{\hyperref[sailRISCVfnzhexzybitszy3zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy3zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_3_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy3zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_backwards}{\hyperref[sailRISCVfnzhexzybitszy48zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy48zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_48_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy48zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_backwards}{\hyperref[sailRISCVfnzhexzybitszy4zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy4zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_4_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy4zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_backwards}{\hyperref[sailRISCVfnzhexzybitszy5zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy5zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_5_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy5zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_backwards}{\hyperref[sailRISCVfnzhexzybitszy64zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy64zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_64_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy64zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_backwards}{\hyperref[sailRISCVfnzhexzybitszy6zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy6zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_6_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy6zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_backwards}{\hyperref[sailRISCVfnzhexzybitszy7zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy7zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_7_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy7zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_backwards}{\hyperref[sailRISCVfnzhexzybitszy8zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy8zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_8_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy8zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_backwards}{\hyperref[sailRISCVfnzhexzybitszy9zybackwards]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_backwards_matches}{\hyperref[sailRISCVfnzhexzybitszy9zybackwardszymatches]{#2}}{}%
  \ifstrequal{#1}{hex_bits_9_forwards_matches}{\hyperref[sailRISCVfnzhexzybitszy9zyforwardszymatches]{#2}}{}%
  \ifstrequal{#1}{htif_load}{\hyperref[sailRISCVfnzhtifzyload]{#2}}{}%
  \ifstrequal{#1}{htif_store}{\hyperref[sailRISCVfnzhtifzystore]{#2}}{}%
  \ifstrequal{#1}{htif_tick}{\hyperref[sailRISCVfnzhtifzytick]{#2}}{}%
  \ifstrequal{#1}{in32BitMode}{\hyperref[sailRISCVfnzin32BitMode]{#2}}{}%
  \ifstrequal{#1}{inCapBounds}{\hyperref[sailRISCVfnzinCapBounds]{#2}}{}%
  \ifstrequal{#1}{incCapOffset}{\hyperref[sailRISCVfnzincCapOffset]{#2}}{}%
  \ifstrequal{#1}{init_base_regs}{\hyperref[sailRISCVfnzinitzybasezyregs]{#2}}{}%
  \ifstrequal{#1}{init_fdext_regs}{\hyperref[sailRISCVfnzinitzyfdextzyregs]{#2}}{}%
  \ifstrequal{#1}{init_model}{\hyperref[sailRISCVfnzinitzymodel]{#2}}{}%
  \ifstrequal{#1}{init_platform}{\hyperref[sailRISCVfnzinitzyplatform]{#2}}{}%
  \ifstrequal{#1}{init_pmp}{\hyperref[sailRISCVfnzinitzypmp]{#2}}{}%
  \ifstrequal{#1}{init_sys}{\hyperref[sailRISCVfnzinitzysys]{#2}}{}%
  \ifstrequal{#1}{init_vmem}{\hyperref[sailRISCVfnzinitzyvmem]{#2}}{}%
  \ifstrequal{#1}{init_vmem_sv39}{\hyperref[sailRISCVfnzinitzyvmemzysv39]{#2}}{}%
  \ifstrequal{#1}{init_vmem_sv48}{\hyperref[sailRISCVfnzinitzyvmemzysv48]{#2}}{}%
  \ifstrequal{#1}{initial_analysis}{\hyperref[sailRISCVfnzinitialzyanalysis]{#2}}{}%
  \ifstrequal{#1}{int_to_cap}{\hyperref[sailRISCVfnzintzytozycap]{#2}}{}%
  \ifstrequal{#1}{internal_error}{\hyperref[sailRISCVfnzinternalzyerror]{#2}}{}%
  \ifstrequal{#1}{interruptType_to_bits}{\hyperref[sailRISCVfnzinterruptTypezytozybits]{#2}}{}%
  \ifstrequal{#1}{invalidateCap}{\hyperref[sailRISCVfnzinvalidateCap]{#2}}{}%
  \ifstrequal{#1}{iop_of_num}{\hyperref[sailRISCVfnziopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{isCapSealed}{\hyperref[sailRISCVfnzisCapSealed]{#2}}{}%
  \ifstrequal{#1}{isInvalidPTE}{\hyperref[sailRISCVfnzisInvalidPTE]{#2}}{}%
  \ifstrequal{#1}{isPTEPtr}{\hyperref[sailRISCVfnzisPTEPtr]{#2}}{}%
  \ifstrequal{#1}{isRVC}{\hyperref[sailRISCVfnzisRVC]{#2}}{}%
  \ifstrequal{#1}{isValidSv39Addr}{\hyperref[sailRISCVfnzisValidSv39Addr]{#2}}{}%
  \ifstrequal{#1}{isValidSv48Addr}{\hyperref[sailRISCVfnzisValidSv48Addr]{#2}}{}%
  \ifstrequal{#1}{is_CSR_defined}{\hyperref[sailRISCVfnziszyCSRzydefined]{#2}}{}%
  \ifstrequal{#1}{is_RV32D_or_RV64D}{\hyperref[sailRISCVfnziszyRV32DzyorzyRV64D]{#2}}{}%
  \ifstrequal{#1}{is_RV32F_or_RV64F}{\hyperref[sailRISCVfnziszyRV32FzyorzyRV64F]{#2}}{}%
  \ifstrequal{#1}{is_RV64D}{\hyperref[sailRISCVfnziszyRV64D]{#2}}{}%
  \ifstrequal{#1}{is_RV64F}{\hyperref[sailRISCVfnziszyRV64F]{#2}}{}%
  \ifstrequal{#1}{is_aligned_addr}{\hyperref[sailRISCVfnziszyalignedzyaddr]{#2}}{}%
  \ifstrequal{#1}{is_none}{\hyperref[sailRISCVfnziszynone]{#2}}{}%
  \ifstrequal{#1}{is_some}{\hyperref[sailRISCVfnziszysome]{#2}}{}%
  \ifstrequal{#1}{legalize_ccsr}{\hyperref[sailRISCVfnzlegalizzezyccsr]{#2}}{}%
  \ifstrequal{#1}{legalize_epcc}{\hyperref[sailRISCVfnzlegalizzezyepcc]{#2}}{}%
  \ifstrequal{#1}{legalize_mcounteren}{\hyperref[sailRISCVfnzlegalizzezymcounteren]{#2}}{}%
  \ifstrequal{#1}{legalize_mcountinhibit}{\hyperref[sailRISCVfnzlegalizzezymcountinhibit]{#2}}{}%
  \ifstrequal{#1}{legalize_medeleg}{\hyperref[sailRISCVfnzlegalizzezymedeleg]{#2}}{}%
  \ifstrequal{#1}{legalize_mideleg}{\hyperref[sailRISCVfnzlegalizzezymideleg]{#2}}{}%
  \ifstrequal{#1}{legalize_mie}{\hyperref[sailRISCVfnzlegalizzezymie]{#2}}{}%
  \ifstrequal{#1}{legalize_mip}{\hyperref[sailRISCVfnzlegalizzezymip]{#2}}{}%
  \ifstrequal{#1}{legalize_misa}{\hyperref[sailRISCVfnzlegalizzezymisa]{#2}}{}%
  \ifstrequal{#1}{legalize_mstatus}{\hyperref[sailRISCVfnzlegalizzezymstatus]{#2}}{}%
  \ifstrequal{#1}{legalize_satp}{\hyperref[sailRISCVfnzlegalizzezysatp]{#2}}{}%
  \ifstrequal{#1}{legalize_satp32}{\hyperref[sailRISCVfnzlegalizzezysatp32]{#2}}{}%
  \ifstrequal{#1}{legalize_satp64}{\hyperref[sailRISCVfnzlegalizzezysatp64]{#2}}{}%
  \ifstrequal{#1}{legalize_scounteren}{\hyperref[sailRISCVfnzlegalizzezyscounteren]{#2}}{}%
  \ifstrequal{#1}{legalize_sedeleg}{\hyperref[sailRISCVfnzlegalizzezysedeleg]{#2}}{}%
  \ifstrequal{#1}{legalize_sie}{\hyperref[sailRISCVfnzlegalizzezysie]{#2}}{}%
  \ifstrequal{#1}{legalize_sip}{\hyperref[sailRISCVfnzlegalizzezysip]{#2}}{}%
  \ifstrequal{#1}{legalize_sstatus}{\hyperref[sailRISCVfnzlegalizzezysstatus]{#2}}{}%
  \ifstrequal{#1}{legalize_tcc}{\hyperref[sailRISCVfnzlegalizzezytcc]{#2}}{}%
  \ifstrequal{#1}{legalize_tvec}{\hyperref[sailRISCVfnzlegalizzezytvec]{#2}}{}%
  \ifstrequal{#1}{legalize_uie}{\hyperref[sailRISCVfnzlegalizzezyuie]{#2}}{}%
  \ifstrequal{#1}{legalize_uip}{\hyperref[sailRISCVfnzlegalizzezyuip]{#2}}{}%
  \ifstrequal{#1}{legalize_ustatus}{\hyperref[sailRISCVfnzlegalizzezyustatus]{#2}}{}%
  \ifstrequal{#1}{legalize_xepc}{\hyperref[sailRISCVfnzlegalizzezyxepc]{#2}}{}%
  \ifstrequal{#1}{lift_sie}{\hyperref[sailRISCVfnzliftzysie]{#2}}{}%
  \ifstrequal{#1}{lift_sip}{\hyperref[sailRISCVfnzliftzysip]{#2}}{}%
  \ifstrequal{#1}{lift_sstatus}{\hyperref[sailRISCVfnzliftzysstatus]{#2}}{}%
  \ifstrequal{#1}{lift_uie}{\hyperref[sailRISCVfnzliftzyuie]{#2}}{}%
  \ifstrequal{#1}{lift_uip}{\hyperref[sailRISCVfnzliftzyuip]{#2}}{}%
  \ifstrequal{#1}{lift_ustatus}{\hyperref[sailRISCVfnzliftzyustatus]{#2}}{}%
  \ifstrequal{#1}{lookup_TLB39}{\hyperref[sailRISCVfnzlookupzyTLB39]{#2}}{}%
  \ifstrequal{#1}{lookup_TLB48}{\hyperref[sailRISCVfnzlookupzyTLB48]{#2}}{}%
  \ifstrequal{#1}{loop}{\hyperref[sailRISCVfnzloop]{#2}}{}%
  \ifstrequal{#1}{lower_mie}{\hyperref[sailRISCVfnzlowerzymie]{#2}}{}%
  \ifstrequal{#1}{lower_mip}{\hyperref[sailRISCVfnzlowerzymip]{#2}}{}%
  \ifstrequal{#1}{lower_mstatus}{\hyperref[sailRISCVfnzlowerzymstatus]{#2}}{}%
  \ifstrequal{#1}{lower_sie}{\hyperref[sailRISCVfnzlowerzysie]{#2}}{}%
  \ifstrequal{#1}{lower_sip}{\hyperref[sailRISCVfnzlowerzysip]{#2}}{}%
  \ifstrequal{#1}{lower_sstatus}{\hyperref[sailRISCVfnzlowerzysstatus]{#2}}{}%
  \ifstrequal{#1}{lrsc_width_str}{\hyperref[sailRISCVfnzlrsczywidthzystr]{#2}}{}%
  \ifstrequal{#1}{make_TLB_Entry}{\hyperref[sailRISCVfnzmakezyTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{match_TLB_Entry}{\hyperref[sailRISCVfnzmatchzyTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{memBitsToCapability}{\hyperref[sailRISCVfnzmemBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{mem_read}{\hyperref[sailRISCVfnzmemzyread]{#2}}{}%
  \ifstrequal{#1}{mem_read_cap}{\hyperref[sailRISCVfnzmemzyreadzycap]{#2}}{}%
  \ifstrequal{#1}{mem_read_meta}{\hyperref[sailRISCVfnzmemzyreadzymeta]{#2}}{}%
  \ifstrequal{#1}{mem_write_cap}{\hyperref[sailRISCVfnzmemzywritezycap]{#2}}{}%
  \ifstrequal{#1}{mem_write_ea}{\hyperref[sailRISCVfnzmemzywritezyea]{#2}}{}%
  \ifstrequal{#1}{mem_write_ea_cap}{\hyperref[sailRISCVfnzmemzywritezyeazycap]{#2}}{}%
  \ifstrequal{#1}{mem_write_value}{\hyperref[sailRISCVfnzmemzywritezyvalue]{#2}}{}%
  \ifstrequal{#1}{mem_write_value_meta}{\hyperref[sailRISCVfnzmemzywritezyvaluezymeta]{#2}}{}%
  \ifstrequal{#1}{min_instruction_bytes}{\hyperref[sailRISCVfnzminzyinstructionzybytes]{#2}}{}%
  \ifstrequal{#1}{mmio_read}{\hyperref[sailRISCVfnzmmiozyread]{#2}}{}%
  \ifstrequal{#1}{mmio_write}{\hyperref[sailRISCVfnzmmiozywrite]{#2}}{}%
  \ifstrequal{#1}{n_leading_spaces}{\hyperref[sailRISCVfnznzyleadingzyspaces]{#2}}{}%
  \ifstrequal{#1}{nan_box}{\hyperref[sailRISCVfnznanzybox]{#2}}{}%
  \ifstrequal{#1}{nan_unbox}{\hyperref[sailRISCVfnznanzyunbox]{#2}}{}%
  \ifstrequal{#1}{negate_D}{\hyperref[sailRISCVfnznegatezyD]{#2}}{}%
  \ifstrequal{#1}{negate_S}{\hyperref[sailRISCVfnznegatezyS]{#2}}{}%
  \ifstrequal{#1}{neq_anything}{\hyperref[sailRISCVfnzneqzyanything]{#2}}{}%
  \ifstrequal{#1}{neq_bits}{\hyperref[sailRISCVfnzneqzybits]{#2}}{}%
  \ifstrequal{#1}{neq_bool}{\hyperref[sailRISCVfnzneqzybool]{#2}}{}%
  \ifstrequal{#1}{neq_int}{\hyperref[sailRISCVfnzneqzyint]{#2}}{}%
  \ifstrequal{#1}{neq_vec}{\hyperref[sailRISCVfnzneqzyvec]{#2}}{}%
  \ifstrequal{#1}{not_bit}{\hyperref[sailRISCVfnznotzybit]{#2}}{}%
  \ifstrequal{#1}{not_implemented}{\hyperref[sailRISCVfnznotzyimplemented]{#2}}{}%
  \ifstrequal{#1}{num_of_Architecture}{\hyperref[sailRISCVfnznumzyofzyArchitecture]{#2}}{}%
  \ifstrequal{#1}{num_of_CPtrCmpOp}{\hyperref[sailRISCVfnznumzyofzyCPtrCmpOp]{#2}}{}%
  \ifstrequal{#1}{num_of_CapEx}{\hyperref[sailRISCVfnznumzyofzyCapEx]{#2}}{}%
  \ifstrequal{#1}{num_of_ClearRegSet}{\hyperref[sailRISCVfnznumzyofzyClearRegSet]{#2}}{}%
  \ifstrequal{#1}{num_of_ExceptionType}{\hyperref[sailRISCVfnznumzyofzyExceptionType]{#2}}{}%
  \ifstrequal{#1}{num_of_ExtStatus}{\hyperref[sailRISCVfnznumzyofzyExtStatus]{#2}}{}%
  \ifstrequal{#1}{num_of_InterruptType}{\hyperref[sailRISCVfnznumzyofzyInterruptType]{#2}}{}%
  \ifstrequal{#1}{num_of_PmpAddrMatchType}{\hyperref[sailRISCVfnznumzyofzyPmpAddrMatchType]{#2}}{}%
  \ifstrequal{#1}{num_of_Privilege}{\hyperref[sailRISCVfnznumzyofzyPrivilege]{#2}}{}%
  \ifstrequal{#1}{num_of_Retired}{\hyperref[sailRISCVfnznumzyofzyRetired]{#2}}{}%
  \ifstrequal{#1}{num_of_SATPMode}{\hyperref[sailRISCVfnznumzyofzySATPMode]{#2}}{}%
  \ifstrequal{#1}{num_of_TrapVectorMode}{\hyperref[sailRISCVfnznumzyofzyTrapVectorMode]{#2}}{}%
  \ifstrequal{#1}{num_of_a64_barrier_domain}{\hyperref[sailRISCVfnznumzyofzya64zybarrierzydomain]{#2}}{}%
  \ifstrequal{#1}{num_of_a64_barrier_type}{\hyperref[sailRISCVfnznumzyofzya64zybarrierzytype]{#2}}{}%
  \ifstrequal{#1}{num_of_amoop}{\hyperref[sailRISCVfnznumzyofzyamoop]{#2}}{}%
  \ifstrequal{#1}{num_of_bop}{\hyperref[sailRISCVfnznumzyofzybop]{#2}}{}%
  \ifstrequal{#1}{num_of_cache_op_kind}{\hyperref[sailRISCVfnznumzyofzycachezyopzykind]{#2}}{}%
  \ifstrequal{#1}{num_of_csrop}{\hyperref[sailRISCVfnznumzyofzycsrop]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_access_type}{\hyperref[sailRISCVfnznumzyofzyextzyaccesszytype]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_exc_type}{\hyperref[sailRISCVfnznumzyofzyextzyexczytype]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_error}{\hyperref[sailRISCVfnznumzyofzyextzyptwzyerror]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_fail}{\hyperref[sailRISCVfnznumzyofzyextzyptwzyfail]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_lc}{\hyperref[sailRISCVfnznumzyofzyextzyptwzylc]{#2}}{}%
  \ifstrequal{#1}{num_of_ext_ptw_sc}{\hyperref[sailRISCVfnznumzyofzyextzyptwzysc]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_op_D}{\hyperref[sailRISCVfnznumzyofzyfzybinzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_op_S}{\hyperref[sailRISCVfnznumzyofzyfzybinzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_rm_op_D}{\hyperref[sailRISCVfnznumzyofzyfzybinzyrmzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_bin_rm_op_S}{\hyperref[sailRISCVfnznumzyofzyfzybinzyrmzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_madd_op_D}{\hyperref[sailRISCVfnznumzyofzyfzymaddzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_madd_op_S}{\hyperref[sailRISCVfnznumzyofzyfzymaddzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_op_D}{\hyperref[sailRISCVfnznumzyofzyfzyunzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_op_S}{\hyperref[sailRISCVfnznumzyofzyfzyunzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_rm_op_D}{\hyperref[sailRISCVfnznumzyofzyfzyunzyrmzyopzyD]{#2}}{}%
  \ifstrequal{#1}{num_of_f_un_rm_op_S}{\hyperref[sailRISCVfnznumzyofzyfzyunzyrmzyopzyS]{#2}}{}%
  \ifstrequal{#1}{num_of_iop}{\hyperref[sailRISCVfnznumzyofzyiop]{#2}}{}%
  \ifstrequal{#1}{num_of_pmpAddrMatch}{\hyperref[sailRISCVfnznumzyofzypmpAddrMatch]{#2}}{}%
  \ifstrequal{#1}{num_of_pmpMatch}{\hyperref[sailRISCVfnznumzyofzypmpMatch]{#2}}{}%
  \ifstrequal{#1}{num_of_read_kind}{\hyperref[sailRISCVfnznumzyofzyreadzykind]{#2}}{}%
  \ifstrequal{#1}{num_of_rop}{\hyperref[sailRISCVfnznumzyofzyrop]{#2}}{}%
  \ifstrequal{#1}{num_of_ropw}{\hyperref[sailRISCVfnznumzyofzyropw]{#2}}{}%
  \ifstrequal{#1}{num_of_rounding_mode}{\hyperref[sailRISCVfnznumzyofzyroundingzymode]{#2}}{}%
  \ifstrequal{#1}{num_of_sop}{\hyperref[sailRISCVfnznumzyofzysop]{#2}}{}%
  \ifstrequal{#1}{num_of_sopw}{\hyperref[sailRISCVfnznumzyofzysopw]{#2}}{}%
  \ifstrequal{#1}{num_of_trans_kind}{\hyperref[sailRISCVfnznumzyofzytranszykind]{#2}}{}%
  \ifstrequal{#1}{num_of_uop}{\hyperref[sailRISCVfnznumzyofzyuop]{#2}}{}%
  \ifstrequal{#1}{num_of_word_width}{\hyperref[sailRISCVfnznumzyofzywordzywidth]{#2}}{}%
  \ifstrequal{#1}{num_of_write_kind}{\hyperref[sailRISCVfnznumzyofzywritezykind]{#2}}{}%
  \ifstrequal{#1}{nvFlag}{\hyperref[sailRISCVfnznvFlag]{#2}}{}%
  \ifstrequal{#1}{nxFlag}{\hyperref[sailRISCVfnznxFlag]{#2}}{}%
  \ifstrequal{#1}{ofFlag}{\hyperref[sailRISCVfnzofFlag]{#2}}{}%
  \ifstrequal{#1}{ones}{\hyperref[sailRISCVfnzones]{#2}}{}%
  \ifstrequal{#1}{opt_spc_backwards}{\hyperref[sailRISCVfnzoptzyspczybackwards]{#2}}{}%
  \ifstrequal{#1}{opt_spc_forwards}{\hyperref[sailRISCVfnzoptzyspczyforwards]{#2}}{}%
  \ifstrequal{#1}{opt_spc_matches_prefix}{\hyperref[sailRISCVfnzoptzyspczymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{pc_alignment_mask}{\hyperref[sailRISCVfnzpczyalignmentzymask]{#2}}{}%
  \ifstrequal{#1}{pcc_access_system_regs}{\hyperref[sailRISCVfnzpcczyaccesszysystemzyregs]{#2}}{}%
  \ifstrequal{#1}{phys_mem_read}{\hyperref[sailRISCVfnzphyszymemzyread]{#2}}{}%
  \ifstrequal{#1}{phys_mem_segments}{\hyperref[sailRISCVfnzphyszymemzysegments]{#2}}{}%
  \ifstrequal{#1}{phys_mem_write}{\hyperref[sailRISCVfnzphyszymemzywrite]{#2}}{}%
  \ifstrequal{#1}{plat_htif_tohost}{\hyperref[sailRISCVfnzplatzyhtifzytohost]{#2}}{}%
  \ifstrequal{#1}{platform_wfi}{\hyperref[sailRISCVfnzplatformzywfi]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatchType_of_bits}{\hyperref[sailRISCVfnzpmpAddrMatchTypezyofzybits]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatchType_to_bits}{\hyperref[sailRISCVfnzpmpAddrMatchTypezytozybits]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatch_of_num}{\hyperref[sailRISCVfnzpmpAddrMatchzyofzynum]{#2}}{}%
  \ifstrequal{#1}{pmpAddrRange}{\hyperref[sailRISCVfnzpmpAddrRange]{#2}}{}%
  \ifstrequal{#1}{pmpCheck}{\hyperref[sailRISCVfnzpmpCheck]{#2}}{}%
  \ifstrequal{#1}{pmpCheckPerms}{\hyperref[sailRISCVfnzpmpCheckPerms]{#2}}{}%
  \ifstrequal{#1}{pmpCheckRWX}{\hyperref[sailRISCVfnzpmpCheckRWX]{#2}}{}%
  \ifstrequal{#1}{pmpLocked}{\hyperref[sailRISCVfnzpmpLocked]{#2}}{}%
  \ifstrequal{#1}{pmpMatchAddr}{\hyperref[sailRISCVfnzpmpMatchAddr]{#2}}{}%
  \ifstrequal{#1}{pmpMatchEntry}{\hyperref[sailRISCVfnzpmpMatchEntry]{#2}}{}%
  \ifstrequal{#1}{pmpMatch_of_num}{\hyperref[sailRISCVfnzpmpMatchzyofzynum]{#2}}{}%
  \ifstrequal{#1}{pmpReadCfgReg}{\hyperref[sailRISCVfnzpmpReadCfgReg]{#2}}{}%
  \ifstrequal{#1}{pmpTORLocked}{\hyperref[sailRISCVfnzpmpTORLocked]{#2}}{}%
  \ifstrequal{#1}{pmpWriteAddr}{\hyperref[sailRISCVfnzpmpWriteAddr]{#2}}{}%
  \ifstrequal{#1}{pmpWriteCfg}{\hyperref[sailRISCVfnzpmpWriteCfg]{#2}}{}%
  \ifstrequal{#1}{pmpWriteCfgReg}{\hyperref[sailRISCVfnzpmpWriteCfgReg]{#2}}{}%
  \ifstrequal{#1}{pmp_mem_read}{\hyperref[sailRISCVfnzpmpzymemzyread]{#2}}{}%
  \ifstrequal{#1}{pmp_mem_write}{\hyperref[sailRISCVfnzpmpzymemzywrite]{#2}}{}%
  \ifstrequal{#1}{prepare_trap_vector}{\hyperref[sailRISCVfnzpreparezytrapzyvector]{#2}}{}%
  \ifstrequal{#1}{prepare_xret_target}{\hyperref[sailRISCVfnzpreparezyxretzytarget]{#2}}{}%
  \ifstrequal{#1}{print_insn}{\hyperref[sailRISCVfnzprintzyinsn]{#2}}{}%
  \ifstrequal{#1}{privLevel_of_bits}{\hyperref[sailRISCVfnzprivLevelzyofzybits]{#2}}{}%
  \ifstrequal{#1}{privLevel_to_bits}{\hyperref[sailRISCVfnzprivLevelzytozybits]{#2}}{}%
  \ifstrequal{#1}{privLevel_to_str}{\hyperref[sailRISCVfnzprivLevelzytozystr]{#2}}{}%
  \ifstrequal{#1}{processPending}{\hyperref[sailRISCVfnzprocessPending]{#2}}{}%
  \ifstrequal{#1}{process_fload32}{\hyperref[sailRISCVfnzprocesszyfload32]{#2}}{}%
  \ifstrequal{#1}{process_fload64}{\hyperref[sailRISCVfnzprocesszyfload64]{#2}}{}%
  \ifstrequal{#1}{process_fstore}{\hyperref[sailRISCVfnzprocesszyfstore]{#2}}{}%
  \ifstrequal{#1}{process_load}{\hyperref[sailRISCVfnzprocesszyload]{#2}}{}%
  \ifstrequal{#1}{process_loadres}{\hyperref[sailRISCVfnzprocesszyloadres]{#2}}{}%
  \ifstrequal{#1}{ptw_error_to_str}{\hyperref[sailRISCVfnzptwzyerrorzytozystr]{#2}}{}%
  \ifstrequal{#1}{rC}{\hyperref[sailRISCVfnzrC]{#2}}{}%
  \ifstrequal{#1}{rC_bits}{\hyperref[sailRISCVfnzrCzybits]{#2}}{}%
  \ifstrequal{#1}{rF}{\hyperref[sailRISCVfnzrF]{#2}}{}%
  \ifstrequal{#1}{rF_bits}{\hyperref[sailRISCVfnzrFzybits]{#2}}{}%
  \ifstrequal{#1}{rX}{\hyperref[sailRISCVfnzrX]{#2}}{}%
  \ifstrequal{#1}{rX_bits}{\hyperref[sailRISCVfnzrXzybits]{#2}}{}%
  \ifstrequal{#1}{readCSR}{\hyperref[sailRISCVfnzreadCSR]{#2}}{}%
  \ifstrequal{#1}{read_kind_of_flags}{\hyperref[sailRISCVfnzreadzykindzyofzyflags]{#2}}{}%
  \ifstrequal{#1}{read_kind_of_num}{\hyperref[sailRISCVfnzreadzykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{read_ram}{\hyperref[sailRISCVfnzreadzyram]{#2}}{}%
  \ifstrequal{#1}{reg_name_abi}{\hyperref[sailRISCVfnzregzynamezyabi]{#2}}{}%
  \ifstrequal{#1}{regidx_to_regno}{\hyperref[sailRISCVfnzregidxzytozyregno]{#2}}{}%
  \ifstrequal{#1}{regval_from_reg}{\hyperref[sailRISCVfnzregvalzyfromzyreg]{#2}}{}%
  \ifstrequal{#1}{regval_into_reg}{\hyperref[sailRISCVfnzregvalzyintozyreg]{#2}}{}%
  \ifstrequal{#1}{retire_instruction}{\hyperref[sailRISCVfnzretirezyinstruction]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Add}{\hyperref[sailRISCVfnzriscvzyf32Add]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Div}{\hyperref[sailRISCVfnzriscvzyf32Div]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Eq}{\hyperref[sailRISCVfnzriscvzyf32Eq]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Le}{\hyperref[sailRISCVfnzriscvzyf32Le]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Lt}{\hyperref[sailRISCVfnzriscvzyf32Lt]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Mul}{\hyperref[sailRISCVfnzriscvzyf32Mul]{#2}}{}%
  \ifstrequal{#1}{riscv_f32MulAdd}{\hyperref[sailRISCVfnzriscvzyf32MulAdd]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Sqrt}{\hyperref[sailRISCVfnzriscvzyf32Sqrt]{#2}}{}%
  \ifstrequal{#1}{riscv_f32Sub}{\hyperref[sailRISCVfnzriscvzyf32Sub]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToF64}{\hyperref[sailRISCVfnzriscvzyf32ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToI32}{\hyperref[sailRISCVfnzriscvzyf32ToI32]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToI64}{\hyperref[sailRISCVfnzriscvzyf32ToI64]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToUi32}{\hyperref[sailRISCVfnzriscvzyf32ToUi32]{#2}}{}%
  \ifstrequal{#1}{riscv_f32ToUi64}{\hyperref[sailRISCVfnzriscvzyf32ToUi64]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Add}{\hyperref[sailRISCVfnzriscvzyf64Add]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Div}{\hyperref[sailRISCVfnzriscvzyf64Div]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Eq}{\hyperref[sailRISCVfnzriscvzyf64Eq]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Le}{\hyperref[sailRISCVfnzriscvzyf64Le]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Lt}{\hyperref[sailRISCVfnzriscvzyf64Lt]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Mul}{\hyperref[sailRISCVfnzriscvzyf64Mul]{#2}}{}%
  \ifstrequal{#1}{riscv_f64MulAdd}{\hyperref[sailRISCVfnzriscvzyf64MulAdd]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Sqrt}{\hyperref[sailRISCVfnzriscvzyf64Sqrt]{#2}}{}%
  \ifstrequal{#1}{riscv_f64Sub}{\hyperref[sailRISCVfnzriscvzyf64Sub]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToF32}{\hyperref[sailRISCVfnzriscvzyf64ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToI32}{\hyperref[sailRISCVfnzriscvzyf64ToI32]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToI64}{\hyperref[sailRISCVfnzriscvzyf64ToI64]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToUi32}{\hyperref[sailRISCVfnzriscvzyf64ToUi32]{#2}}{}%
  \ifstrequal{#1}{riscv_f64ToUi64}{\hyperref[sailRISCVfnzriscvzyf64ToUi64]{#2}}{}%
  \ifstrequal{#1}{riscv_i32ToF32}{\hyperref[sailRISCVfnzriscvzyi32ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_i32ToF64}{\hyperref[sailRISCVfnzriscvzyi32ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_i64ToF32}{\hyperref[sailRISCVfnzriscvzyi64ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_i64ToF64}{\hyperref[sailRISCVfnzriscvzyi64ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_ui32ToF32}{\hyperref[sailRISCVfnzriscvzyui32ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_ui32ToF64}{\hyperref[sailRISCVfnzriscvzyui32ToF64]{#2}}{}%
  \ifstrequal{#1}{riscv_ui64ToF32}{\hyperref[sailRISCVfnzriscvzyui64ToF32]{#2}}{}%
  \ifstrequal{#1}{riscv_ui64ToF64}{\hyperref[sailRISCVfnzriscvzyui64ToF64]{#2}}{}%
  \ifstrequal{#1}{rop_of_num}{\hyperref[sailRISCVfnzropzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ropw_of_num}{\hyperref[sailRISCVfnzropwzyofzynum]{#2}}{}%
  \ifstrequal{#1}{rounding_mode_of_num}{\hyperref[sailRISCVfnzroundingzymodezyofzynum]{#2}}{}%
  \ifstrequal{#1}{rvfi_read}{\hyperref[sailRISCVfnzrvfizyread]{#2}}{}%
  \ifstrequal{#1}{rvfi_trap}{\hyperref[sailRISCVfnzrvfizytrap]{#2}}{}%
  \ifstrequal{#1}{rvfi_wX}{\hyperref[sailRISCVfnzrvfizywX]{#2}}{}%
  \ifstrequal{#1}{rvfi_write}{\hyperref[sailRISCVfnzrvfizywrite]{#2}}{}%
  \ifstrequal{#1}{sail_mask}{\hyperref[sailRISCVfnzsailzymask]{#2}}{}%
  \ifstrequal{#1}{sail_ones}{\hyperref[sailRISCVfnzsailzyones]{#2}}{}%
  \ifstrequal{#1}{satp64Mode_of_bits}{\hyperref[sailRISCVfnzsatp64Modezyofzybits]{#2}}{}%
  \ifstrequal{#1}{sealCap}{\hyperref[sailRISCVfnzsealCap]{#2}}{}%
  \ifstrequal{#1}{select_instr_or_fcsr_rm}{\hyperref[sailRISCVfnzselectzyinstrzyorzyfcsrzyrm]{#2}}{}%
  \ifstrequal{#1}{setCapAddr}{\hyperref[sailRISCVfnzsetCapAddr]{#2}}{}%
  \ifstrequal{#1}{setCapBounds}{\hyperref[sailRISCVfnzsetCapBounds]{#2}}{}%
  \ifstrequal{#1}{setCapFlags}{\hyperref[sailRISCVfnzsetCapFlags]{#2}}{}%
  \ifstrequal{#1}{setCapOffset}{\hyperref[sailRISCVfnzsetCapOffset]{#2}}{}%
  \ifstrequal{#1}{setCapOffsetOrNull}{\hyperref[sailRISCVfnzsetCapOffsetOrNull]{#2}}{}%
  \ifstrequal{#1}{setCapPerms}{\hyperref[sailRISCVfnzsetCapPerms]{#2}}{}%
  \ifstrequal{#1}{set_mstatus_SXL}{\hyperref[sailRISCVfnzsetzymstatuszySXL]{#2}}{}%
  \ifstrequal{#1}{set_mstatus_UXL}{\hyperref[sailRISCVfnzsetzymstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{set_mtvec}{\hyperref[sailRISCVfnzsetzymtvec]{#2}}{}%
  \ifstrequal{#1}{set_next_pc}{\hyperref[sailRISCVfnzsetzynextzypc]{#2}}{}%
  \ifstrequal{#1}{set_sstatus_UXL}{\hyperref[sailRISCVfnzsetzysstatuszyUXL]{#2}}{}%
  \ifstrequal{#1}{set_stvec}{\hyperref[sailRISCVfnzsetzystvec]{#2}}{}%
  \ifstrequal{#1}{set_utvec}{\hyperref[sailRISCVfnzsetzyutvec]{#2}}{}%
  \ifstrequal{#1}{set_xret_target}{\hyperref[sailRISCVfnzsetzyxretzytarget]{#2}}{}%
  \ifstrequal{#1}{shift_right_arith32}{\hyperref[sailRISCVfnzshiftzyrightzyarith32]{#2}}{}%
  \ifstrequal{#1}{shift_right_arith64}{\hyperref[sailRISCVfnzshiftzyrightzyarith64]{#2}}{}%
  \ifstrequal{#1}{slice_mask}{\hyperref[sailRISCVfnzslicezymask]{#2}}{}%
  \ifstrequal{#1}{sop_of_num}{\hyperref[sailRISCVfnzsopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{sopw_of_num}{\hyperref[sailRISCVfnzsopwzyofzynum]{#2}}{}%
  \ifstrequal{#1}{spc_backwards}{\hyperref[sailRISCVfnzspczybackwards]{#2}}{}%
  \ifstrequal{#1}{spc_forwards}{\hyperref[sailRISCVfnzspczyforwards]{#2}}{}%
  \ifstrequal{#1}{spc_matches_prefix}{\hyperref[sailRISCVfnzspczymatcheszyprefix]{#2}}{}%
  \ifstrequal{#1}{step}{\hyperref[sailRISCVfnzstep]{#2}}{}%
  \ifstrequal{#1}{string_of_bit}{\hyperref[sailRISCVfnzstringzyofzybit]{#2}}{}%
  \ifstrequal{#1}{string_of_capex}{\hyperref[sailRISCVfnzstringzyofzycapex]{#2}}{}%
  \ifstrequal{#1}{tag_addr_to_addr}{\hyperref[sailRISCVfnztagzyaddrzytozyaddr]{#2}}{}%
  \ifstrequal{#1}{tick_clock}{\hyperref[sailRISCVfnztickzyclock]{#2}}{}%
  \ifstrequal{#1}{tick_pc}{\hyperref[sailRISCVfnztickzypc]{#2}}{}%
  \ifstrequal{#1}{tick_platform}{\hyperref[sailRISCVfnztickzyplatform]{#2}}{}%
  \ifstrequal{#1}{to_bits}{\hyperref[sailRISCVfnztozybits]{#2}}{}%
  \ifstrequal{#1}{trans_kind_of_num}{\hyperref[sailRISCVfnztranszykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{translate39}{\hyperref[sailRISCVfnztranslate39]{#2}}{}%
  \ifstrequal{#1}{translate48}{\hyperref[sailRISCVfnztranslate48]{#2}}{}%
  \ifstrequal{#1}{translateAddr}{\hyperref[sailRISCVfnztranslateAddr]{#2}}{}%
  \ifstrequal{#1}{translationException}{\hyperref[sailRISCVfnztranslationException]{#2}}{}%
  \ifstrequal{#1}{translationMode}{\hyperref[sailRISCVfnztranslationMode]{#2}}{}%
  \ifstrequal{#1}{trapVectorMode_of_bits}{\hyperref[sailRISCVfnztrapVectorModezyofzybits]{#2}}{}%
  \ifstrequal{#1}{trap_handler}{\hyperref[sailRISCVfnztrapzyhandler]{#2}}{}%
  \ifstrequal{#1}{tval}{\hyperref[sailRISCVfnztval]{#2}}{}%
  \ifstrequal{#1}{tvec_addr}{\hyperref[sailRISCVfnztveczyaddr]{#2}}{}%
  \ifstrequal{#1}{ufFlag}{\hyperref[sailRISCVfnzufFlag]{#2}}{}%
  \ifstrequal{#1}{unsealCap}{\hyperref[sailRISCVfnzunsealCap]{#2}}{}%
  \ifstrequal{#1}{uop_of_num}{\hyperref[sailRISCVfnzuopzyofzynum]{#2}}{}%
  \ifstrequal{#1}{update_PTE_Bits}{\hyperref[sailRISCVfnzupdatezyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{update_softfloat_fflags}{\hyperref[sailRISCVfnzupdatezysoftfloatzyfflags]{#2}}{}%
  \ifstrequal{#1}{wC}{\hyperref[sailRISCVfnzwC]{#2}}{}%
  \ifstrequal{#1}{wC_bits}{\hyperref[sailRISCVfnzwCzybits]{#2}}{}%
  \ifstrequal{#1}{wF}{\hyperref[sailRISCVfnzwF]{#2}}{}%
  \ifstrequal{#1}{wF_bits}{\hyperref[sailRISCVfnzwFzybits]{#2}}{}%
  \ifstrequal{#1}{wX}{\hyperref[sailRISCVfnzwX]{#2}}{}%
  \ifstrequal{#1}{wX_bits}{\hyperref[sailRISCVfnzwXzybits]{#2}}{}%
  \ifstrequal{#1}{walk39}{\hyperref[sailRISCVfnzwalk39]{#2}}{}%
  \ifstrequal{#1}{walk48}{\hyperref[sailRISCVfnzwalk48]{#2}}{}%
  \ifstrequal{#1}{within_clint}{\hyperref[sailRISCVfnzwithinzyclint]{#2}}{}%
  \ifstrequal{#1}{within_htif_readable}{\hyperref[sailRISCVfnzwithinzyhtifzyreadable]{#2}}{}%
  \ifstrequal{#1}{within_htif_writable}{\hyperref[sailRISCVfnzwithinzyhtifzywritable]{#2}}{}%
  \ifstrequal{#1}{within_mmio_readable}{\hyperref[sailRISCVfnzwithinzymmiozyreadable]{#2}}{}%
  \ifstrequal{#1}{within_mmio_writable}{\hyperref[sailRISCVfnzwithinzymmiozywritable]{#2}}{}%
  \ifstrequal{#1}{within_phys_mem}{\hyperref[sailRISCVfnzwithinzyphyszymem]{#2}}{}%
  \ifstrequal{#1}{word_width_bytes}{\hyperref[sailRISCVfnzwordzywidthzybytes]{#2}}{}%
  \ifstrequal{#1}{word_width_of_num}{\hyperref[sailRISCVfnzwordzywidthzyofzynum]{#2}}{}%
  \ifstrequal{#1}{writeCSR}{\hyperref[sailRISCVfnzwriteCSR]{#2}}{}%
  \ifstrequal{#1}{write_TLB39}{\hyperref[sailRISCVfnzwritezyTLB39]{#2}}{}%
  \ifstrequal{#1}{write_TLB48}{\hyperref[sailRISCVfnzwritezyTLB48]{#2}}{}%
  \ifstrequal{#1}{write_fflags}{\hyperref[sailRISCVfnzwritezyfflags]{#2}}{}%
  \ifstrequal{#1}{write_kind_of_num}{\hyperref[sailRISCVfnzwritezykindzyofzynum]{#2}}{}%
  \ifstrequal{#1}{write_ram}{\hyperref[sailRISCVfnzwritezyram]{#2}}{}%
  \ifstrequal{#1}{write_ram_ea}{\hyperref[sailRISCVfnzwritezyramzyea]{#2}}{}%
  \ifstrequal{#1}{zeros_implicit}{\hyperref[sailRISCVfnzzzeroszyimplicit]{#2}}{}%
  \ifstrequal{#1}{(operator <=_u)}{\hyperref[sailRISCVfnzz8operatorz0zIzJzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_s)}{\hyperref[sailRISCVfnzz8operatorz0zIzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_u)}{\hyperref[sailRISCVfnzz8operatorz0zIzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_s)}{\hyperref[sailRISCVfnzz8operatorz0zKzJzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_u)}{\hyperref[sailRISCVfnzz8operatorz0zKzJzyuz9]{#2}}{}}

\newcommand{\sailRISCVtype}[1]{
  \ifstrequal{#1}{AccessType}{\sailRISCVtypeAccessType}{}%
  \ifstrequal{#1}{Architecture}{\sailRISCVtypeArchitecture}{}%
  \ifstrequal{#1}{CPtrCmpOp}{\sailRISCVtypeCPtrCmpOp}{}%
  \ifstrequal{#1}{CapAddrBits}{\sailRISCVtypeCapAddrBits}{}%
  \ifstrequal{#1}{CapAddrInt}{\sailRISCVtypeCapAddrInt}{}%
  \ifstrequal{#1}{CapBits}{\sailRISCVtypeCapBits}{}%
  \ifstrequal{#1}{CapEx}{\sailRISCVtypeCapEx}{}%
  \ifstrequal{#1}{CapFlagsBits}{\sailRISCVtypeCapFlagsBits}{}%
  \ifstrequal{#1}{CapLen}{\sailRISCVtypeCapLen}{}%
  \ifstrequal{#1}{CapLenBits}{\sailRISCVtypeCapLenBits}{}%
  \ifstrequal{#1}{CapPermsBits}{\sailRISCVtypeCapPermsBits}{}%
  \ifstrequal{#1}{Capability}{\sailRISCVtypeCapability}{}%
  \ifstrequal{#1}{ClearRegSet}{\sailRISCVtypeClearRegSet}{}%
  \ifstrequal{#1}{Counteren}{\sailRISCVtypeCounteren}{}%
  \ifstrequal{#1}{Counterin}{\sailRISCVtypeCounterin}{}%
  \ifstrequal{#1}{EncCapability}{\sailRISCVtypeEncCapability}{}%
  \ifstrequal{#1}{ExceptionType}{\sailRISCVtypeExceptionType}{}%
  \ifstrequal{#1}{ExtStatus}{\sailRISCVtypeExtStatus}{}%
  \ifstrequal{#1}{Ext\_ControlAddr\_Check}{\sailRISCVtypeExtControlAddrCheck}{}%
  \ifstrequal{#1}{Ext\_DataAddr\_Check}{\sailRISCVtypeExtDataAddrCheck}{}%
  \ifstrequal{#1}{Ext\_FetchAddr\_Check}{\sailRISCVtypeExtFetchAddrCheck}{}%
  \ifstrequal{#1}{Ext\_PTE\_Bits}{\sailRISCVtypeExtPTEBits}{}%
  \ifstrequal{#1}{Fcsr}{\sailRISCVtypeFcsr}{}%
  \ifstrequal{#1}{FetchResult}{\sailRISCVtypeFetchResult}{}%
  \ifstrequal{#1}{InterruptType}{\sailRISCVtypeInterruptType}{}%
  \ifstrequal{#1}{Mcause}{\sailRISCVtypeMcause}{}%
  \ifstrequal{#1}{Medeleg}{\sailRISCVtypeMedeleg}{}%
  \ifstrequal{#1}{MemoryOpResult}{\sailRISCVtypeMemoryOpResult}{}%
  \ifstrequal{#1}{Minterrupts}{\sailRISCVtypeMinterrupts}{}%
  \ifstrequal{#1}{Misa}{\sailRISCVtypeMisa}{}%
  \ifstrequal{#1}{Mstatus}{\sailRISCVtypeMstatus}{}%
  \ifstrequal{#1}{Mtvec}{\sailRISCVtypeMtvec}{}%
  \ifstrequal{#1}{PTE\_Bits}{\sailRISCVtypePTEBits}{}%
  \ifstrequal{#1}{PTE\_Check}{\sailRISCVtypePTECheck}{}%
  \ifstrequal{#1}{PTW\_Error}{\sailRISCVtypePTWError}{}%
  \ifstrequal{#1}{PTW\_Result}{\sailRISCVtypePTWResult}{}%
  \ifstrequal{#1}{PmpAddrMatchType}{\sailRISCVtypePmpAddrMatchType}{}%
  \ifstrequal{#1}{Pmpcfg\_ent}{\sailRISCVtypePmpcfgEnt}{}%
  \ifstrequal{#1}{Privilege}{\sailRISCVtypePrivilege}{}%
  \ifstrequal{#1}{Retired}{\sailRISCVtypeRetired}{}%
  \ifstrequal{#1}{SATPMode}{\sailRISCVtypeSATPMode}{}%
  \ifstrequal{#1}{SV32\_PTE}{\sailRISCVtypeSVThreeTwoPTE}{}%
  \ifstrequal{#1}{SV32\_Paddr}{\sailRISCVtypeSVThreeTwoPaddr}{}%
  \ifstrequal{#1}{SV32\_Vaddr}{\sailRISCVtypeSVThreeTwoVaddr}{}%
  \ifstrequal{#1}{SV39\_PTE}{\sailRISCVtypeSVThreeNinePTE}{}%
  \ifstrequal{#1}{SV39\_Paddr}{\sailRISCVtypeSVThreeNinePaddr}{}%
  \ifstrequal{#1}{SV39\_Vaddr}{\sailRISCVtypeSVThreeNineVaddr}{}%
  \ifstrequal{#1}{SV48\_PTE}{\sailRISCVtypeSVFourEightPTE}{}%
  \ifstrequal{#1}{SV48\_Paddr}{\sailRISCVtypeSVFourEightPaddr}{}%
  \ifstrequal{#1}{SV48\_Vaddr}{\sailRISCVtypeSVFourEightVaddr}{}%
  \ifstrequal{#1}{Satp32}{\sailRISCVtypeSatpThreeTwo}{}%
  \ifstrequal{#1}{Satp64}{\sailRISCVtypeSatpSixFour}{}%
  \ifstrequal{#1}{Sedeleg}{\sailRISCVtypeSedeleg}{}%
  \ifstrequal{#1}{Sinterrupts}{\sailRISCVtypeSinterrupts}{}%
  \ifstrequal{#1}{Sstatus}{\sailRISCVtypeSstatus}{}%
  \ifstrequal{#1}{TLB39\_Entry}{\sailRISCVtypeTLBThreeNineEntry}{}%
  \ifstrequal{#1}{TLB48\_Entry}{\sailRISCVtypeTLBFourEightEntry}{}%
  \ifstrequal{#1}{TLB\_Entry}{\sailRISCVtypeTLBEntry}{}%
  \ifstrequal{#1}{TR\_Result}{\sailRISCVtypeTRResult}{}%
  \ifstrequal{#1}{TrapVectorMode}{\sailRISCVtypeTrapVectorMode}{}%
  \ifstrequal{#1}{Uinterrupts}{\sailRISCVtypeUinterrupts}{}%
  \ifstrequal{#1}{Ustatus}{\sailRISCVtypeUstatus}{}%
  \ifstrequal{#1}{a64\_barrier\_domain}{\sailRISCVtypeaSixFourBarrierDomain}{}%
  \ifstrequal{#1}{a64\_barrier\_type}{\sailRISCVtypeaSixFourBarrierType}{}%
  \ifstrequal{#1}{amo}{\sailRISCVtypeamo}{}%
  \ifstrequal{#1}{amoop}{\sailRISCVtypeamoop}{}%
  \ifstrequal{#1}{arch\_xlen}{\sailRISCVtypearchXlen}{}%
  \ifstrequal{#1}{asid32}{\sailRISCVtypeasidThreeTwo}{}%
  \ifstrequal{#1}{asid64}{\sailRISCVtypeasidSixFour}{}%
  \ifstrequal{#1}{ast}{\sailRISCVtypeast}{}%
  \ifstrequal{#1}{barrier\_kind}{\sailRISCVtypebarrierKind}{}%
  \ifstrequal{#1}{bits}{\sailRISCVtypebits}{}%
  \ifstrequal{#1}{bits\_D}{\sailRISCVtypebitsD}{}%
  \ifstrequal{#1}{bits\_L}{\sailRISCVtypebitsL}{}%
  \ifstrequal{#1}{bits\_LU}{\sailRISCVtypebitsLU}{}%
  \ifstrequal{#1}{bits\_S}{\sailRISCVtypebitsS}{}%
  \ifstrequal{#1}{bits\_W}{\sailRISCVtypebitsW}{}%
  \ifstrequal{#1}{bits\_WU}{\sailRISCVtypebitsWU}{}%
  \ifstrequal{#1}{bits\_fflags}{\sailRISCVtypebitsFflags}{}%
  \ifstrequal{#1}{bits\_rm}{\sailRISCVtypebitsRm}{}%
  \ifstrequal{#1}{bop}{\sailRISCVtypebop}{}%
  \ifstrequal{#1}{cache\_op\_kind}{\sailRISCVtypecacheOpKind}{}%
  \ifstrequal{#1}{cap\_E\_width}{\sailRISCVtypecapEWidth}{}%
  \ifstrequal{#1}{cap\_addr\_width}{\sailRISCVtypecapAddrWidth}{}%
  \ifstrequal{#1}{cap\_flags\_width}{\sailRISCVtypecapFlagsWidth}{}%
  \ifstrequal{#1}{cap\_hperms\_width}{\sailRISCVtypecapHpermsWidth}{}%
  \ifstrequal{#1}{cap\_len\_width}{\sailRISCVtypecapLenWidth}{}%
  \ifstrequal{#1}{cap\_mantissa\_width}{\sailRISCVtypecapMantissaWidth}{}%
  \ifstrequal{#1}{cap\_otype\_width}{\sailRISCVtypecapOtypeWidth}{}%
  \ifstrequal{#1}{cap\_perms\_width}{\sailRISCVtypecapPermsWidth}{}%
  \ifstrequal{#1}{cap\_reserved\_width}{\sailRISCVtypecapReservedWidth}{}%
  \ifstrequal{#1}{cap\_size}{\sailRISCVtypecapSizze}{}%
  \ifstrequal{#1}{cap\_uperms\_shift}{\sailRISCVtypecapUpermsShift}{}%
  \ifstrequal{#1}{cap\_uperms\_width}{\sailRISCVtypecapUpermsWidth}{}%
  \ifstrequal{#1}{capreg\_idx}{\sailRISCVtypecapregIdx}{}%
  \ifstrequal{#1}{caps\_per\_cache\_line}{\sailRISCVtypecapsPerCacheLine}{}%
  \ifstrequal{#1}{ccsr}{\sailRISCVtypeccsr}{}%
  \ifstrequal{#1}{cregidx}{\sailRISCVtypecregidx}{}%
  \ifstrequal{#1}{csrRW}{\sailRISCVtypecsrRW}{}%
  \ifstrequal{#1}{csreg}{\sailRISCVtypecsreg}{}%
  \ifstrequal{#1}{csrop}{\sailRISCVtypecsrop}{}%
  \ifstrequal{#1}{ctl\_result}{\sailRISCVtypectlResult}{}%
  \ifstrequal{#1}{diafp}{\sailRISCVtypediafp}{}%
  \ifstrequal{#1}{exc\_code}{\sailRISCVtypeexcCode}{}%
  \ifstrequal{#1}{exception}{\sailRISCVtypeexception}{}%
  \ifstrequal{#1}{extPte}{\sailRISCVtypeextPte}{}%
  \ifstrequal{#1}{ext\_access\_type}{\sailRISCVtypeextAccessType}{}%
  \ifstrequal{#1}{ext\_control\_addr\_error}{\sailRISCVtypeextControlAddrError}{}%
  \ifstrequal{#1}{ext\_data\_addr\_error}{\sailRISCVtypeextDataAddrError}{}%
  \ifstrequal{#1}{ext\_exc\_type}{\sailRISCVtypeextExcType}{}%
  \ifstrequal{#1}{ext\_exception}{\sailRISCVtypeextException}{}%
  \ifstrequal{#1}{ext\_fetch\_addr\_error}{\sailRISCVtypeextFetchAddrError}{}%
  \ifstrequal{#1}{ext\_ptw}{\sailRISCVtypeextPtw}{}%
  \ifstrequal{#1}{ext\_ptw\_error}{\sailRISCVtypeextPtwError}{}%
  \ifstrequal{#1}{ext\_ptw\_fail}{\sailRISCVtypeextPtwFail}{}%
  \ifstrequal{#1}{ext\_ptw\_lc}{\sailRISCVtypeextPtwLc}{}%
  \ifstrequal{#1}{ext\_ptw\_sc}{\sailRISCVtypeextPtwSc}{}%
  \ifstrequal{#1}{ext\_status}{\sailRISCVtypeextStatus}{}%
  \ifstrequal{#1}{f\_bin\_op\_D}{\sailRISCVtypefBinOpD}{}%
  \ifstrequal{#1}{f\_bin\_op\_S}{\sailRISCVtypefBinOpS}{}%
  \ifstrequal{#1}{f\_bin\_rm\_op\_D}{\sailRISCVtypefBinRmOpD}{}%
  \ifstrequal{#1}{f\_bin\_rm\_op\_S}{\sailRISCVtypefBinRmOpS}{}%
  \ifstrequal{#1}{f\_madd\_op\_D}{\sailRISCVtypefMaddOpD}{}%
  \ifstrequal{#1}{f\_madd\_op\_S}{\sailRISCVtypefMaddOpS}{}%
  \ifstrequal{#1}{f\_un\_op\_D}{\sailRISCVtypefUnOpD}{}%
  \ifstrequal{#1}{f\_un\_op\_S}{\sailRISCVtypefUnOpS}{}%
  \ifstrequal{#1}{f\_un\_rm\_op\_D}{\sailRISCVtypefUnRmOpD}{}%
  \ifstrequal{#1}{f\_un\_rm\_op\_S}{\sailRISCVtypefUnRmOpS}{}%
  \ifstrequal{#1}{flen}{\sailRISCVtypeflen}{}%
  \ifstrequal{#1}{flen\_bytes}{\sailRISCVtypeflenBytes}{}%
  \ifstrequal{#1}{flenbits}{\sailRISCVtypeflenbits}{}%
  \ifstrequal{#1}{fregtype}{\sailRISCVtypefregtype}{}%
  \ifstrequal{#1}{half}{\sailRISCVtypehalf}{}%
  \ifstrequal{#1}{htif\_cmd}{\sailRISCVtypehtifCmd}{}%
  \ifstrequal{#1}{imm12}{\sailRISCVtypeimmOneTwo}{}%
  \ifstrequal{#1}{imm20}{\sailRISCVtypeimmTwoZero}{}%
  \ifstrequal{#1}{instruction\_kind}{\sailRISCVtypeinstructionKind}{}%
  \ifstrequal{#1}{internal\_E\_take\_bits}{\sailRISCVtypeinternalETakeBits}{}%
  \ifstrequal{#1}{interrupt\_set}{\sailRISCVtypeinterruptSet}{}%
  \ifstrequal{#1}{iop}{\sailRISCVtypeiop}{}%
  \ifstrequal{#1}{log2\_cap\_size}{\sailRISCVtypelogTwoCapSizze}{}%
  \ifstrequal{#1}{max\_mem\_access}{\sailRISCVtypemaxMemAccess}{}%
  \ifstrequal{#1}{mem\_meta}{\sailRISCVtypememMeta}{}%
  \ifstrequal{#1}{niafp}{\sailRISCVtypeniafp}{}%
  \ifstrequal{#1}{niafps}{\sailRISCVtypeniafps}{}%
  \ifstrequal{#1}{opcode}{\sailRISCVtypeopcode}{}%
  \ifstrequal{#1}{option}{\sailRISCVtypeoption}{}%
  \ifstrequal{#1}{paddr32}{\sailRISCVtypepaddrThreeTwo}{}%
  \ifstrequal{#1}{paddr64}{\sailRISCVtypepaddrSixFour}{}%
  \ifstrequal{#1}{pmpAddrMatch}{\sailRISCVtypepmpAddrMatch}{}%
  \ifstrequal{#1}{pmpMatch}{\sailRISCVtypepmpMatch}{}%
  \ifstrequal{#1}{pmp\_addr\_range}{\sailRISCVtypepmpAddrRange}{}%
  \ifstrequal{#1}{priv\_level}{\sailRISCVtypeprivLevel}{}%
  \ifstrequal{#1}{pte32}{\sailRISCVtypepteThreeTwo}{}%
  \ifstrequal{#1}{pte48}{\sailRISCVtypepteFourEight}{}%
  \ifstrequal{#1}{pte64}{\sailRISCVtypepteSixFour}{}%
  \ifstrequal{#1}{pteAttribs}{\sailRISCVtypepteAttribs}{}%
  \ifstrequal{#1}{read\_kind}{\sailRISCVtypereadKind}{}%
  \ifstrequal{#1}{regfp}{\sailRISCVtyperegfp}{}%
  \ifstrequal{#1}{regfps}{\sailRISCVtyperegfps}{}%
  \ifstrequal{#1}{regidx}{\sailRISCVtyperegidx}{}%
  \ifstrequal{#1}{regno}{\sailRISCVtyperegno}{}%
  \ifstrequal{#1}{regtype}{\sailRISCVtyperegtype}{}%
  \ifstrequal{#1}{rop}{\sailRISCVtyperop}{}%
  \ifstrequal{#1}{ropw}{\sailRISCVtyperopw}{}%
  \ifstrequal{#1}{rounding\_mode}{\sailRISCVtyperoundingMode}{}%
  \ifstrequal{#1}{satp\_mode}{\sailRISCVtypesatpMode}{}%
  \ifstrequal{#1}{screg}{\sailRISCVtypescreg}{}%
  \ifstrequal{#1}{sop}{\sailRISCVtypesop}{}%
  \ifstrequal{#1}{sopw}{\sailRISCVtypesopw}{}%
  \ifstrequal{#1}{sync\_exception}{\sailRISCVtypesyncException}{}%
  \ifstrequal{#1}{tagaddrbits}{\sailRISCVtypetagaddrbits}{}%
  \ifstrequal{#1}{trans\_kind}{\sailRISCVtypetransKind}{}%
  \ifstrequal{#1}{tv\_mode}{\sailRISCVtypetvMode}{}%
  \ifstrequal{#1}{uop}{\sailRISCVtypeuop}{}%
  \ifstrequal{#1}{vaddr32}{\sailRISCVtypevaddrThreeTwo}{}%
  \ifstrequal{#1}{vaddr39}{\sailRISCVtypevaddrThreeNine}{}%
  \ifstrequal{#1}{vaddr48}{\sailRISCVtypevaddrFourEight}{}%
  \ifstrequal{#1}{word}{\sailRISCVtypeword}{}%
  \ifstrequal{#1}{word\_width}{\sailRISCVtypewordWidth}{}%
  \ifstrequal{#1}{write\_kind}{\sailRISCVtypewriteKind}{}%
  \ifstrequal{#1}{xlen}{\sailRISCVtypexlen}{}%
  \ifstrequal{#1}{xlen\_bytes}{\sailRISCVtypexlenBytes}{}%
  \ifstrequal{#1}{xlenbits}{\sailRISCVtypexlenbits}{}}

\newcommand{\sailRISCVreftype}[2]{
  \ifstrequal{#1}{AccessType}{\hyperref[sailRISCVtypezAccessType]{#2}}{}%
  \ifstrequal{#1}{Architecture}{\hyperref[sailRISCVtypezArchitecture]{#2}}{}%
  \ifstrequal{#1}{CPtrCmpOp}{\hyperref[sailRISCVtypezCPtrCmpOp]{#2}}{}%
  \ifstrequal{#1}{CapAddrBits}{\hyperref[sailRISCVtypezCapAddrBits]{#2}}{}%
  \ifstrequal{#1}{CapAddrInt}{\hyperref[sailRISCVtypezCapAddrInt]{#2}}{}%
  \ifstrequal{#1}{CapBits}{\hyperref[sailRISCVtypezCapBits]{#2}}{}%
  \ifstrequal{#1}{CapEx}{\hyperref[sailRISCVtypezCapEx]{#2}}{}%
  \ifstrequal{#1}{CapFlagsBits}{\hyperref[sailRISCVtypezCapFlagsBits]{#2}}{}%
  \ifstrequal{#1}{CapLen}{\hyperref[sailRISCVtypezCapLen]{#2}}{}%
  \ifstrequal{#1}{CapLenBits}{\hyperref[sailRISCVtypezCapLenBits]{#2}}{}%
  \ifstrequal{#1}{CapPermsBits}{\hyperref[sailRISCVtypezCapPermsBits]{#2}}{}%
  \ifstrequal{#1}{Capability}{\hyperref[sailRISCVtypezCapability]{#2}}{}%
  \ifstrequal{#1}{ClearRegSet}{\hyperref[sailRISCVtypezClearRegSet]{#2}}{}%
  \ifstrequal{#1}{Counteren}{\hyperref[sailRISCVtypezCounteren]{#2}}{}%
  \ifstrequal{#1}{Counterin}{\hyperref[sailRISCVtypezCounterin]{#2}}{}%
  \ifstrequal{#1}{EncCapability}{\hyperref[sailRISCVtypezEncCapability]{#2}}{}%
  \ifstrequal{#1}{ExceptionType}{\hyperref[sailRISCVtypezExceptionType]{#2}}{}%
  \ifstrequal{#1}{ExtStatus}{\hyperref[sailRISCVtypezExtStatus]{#2}}{}%
  \ifstrequal{#1}{Ext_ControlAddr_Check}{\hyperref[sailRISCVtypezExtzyControlAddrzyCheck]{#2}}{}%
  \ifstrequal{#1}{Ext_DataAddr_Check}{\hyperref[sailRISCVtypezExtzyDataAddrzyCheck]{#2}}{}%
  \ifstrequal{#1}{Ext_FetchAddr_Check}{\hyperref[sailRISCVtypezExtzyFetchAddrzyCheck]{#2}}{}%
  \ifstrequal{#1}{Ext_PTE_Bits}{\hyperref[sailRISCVtypezExtzyPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{Fcsr}{\hyperref[sailRISCVtypezFcsr]{#2}}{}%
  \ifstrequal{#1}{FetchResult}{\hyperref[sailRISCVtypezFetchResult]{#2}}{}%
  \ifstrequal{#1}{InterruptType}{\hyperref[sailRISCVtypezInterruptType]{#2}}{}%
  \ifstrequal{#1}{Mcause}{\hyperref[sailRISCVtypezMcause]{#2}}{}%
  \ifstrequal{#1}{Medeleg}{\hyperref[sailRISCVtypezMedeleg]{#2}}{}%
  \ifstrequal{#1}{MemoryOpResult}{\hyperref[sailRISCVtypezMemoryOpResult]{#2}}{}%
  \ifstrequal{#1}{Minterrupts}{\hyperref[sailRISCVtypezMinterrupts]{#2}}{}%
  \ifstrequal{#1}{Misa}{\hyperref[sailRISCVtypezMisa]{#2}}{}%
  \ifstrequal{#1}{Mstatus}{\hyperref[sailRISCVtypezMstatus]{#2}}{}%
  \ifstrequal{#1}{Mtvec}{\hyperref[sailRISCVtypezMtvec]{#2}}{}%
  \ifstrequal{#1}{PTE_Bits}{\hyperref[sailRISCVtypezPTEzyBits]{#2}}{}%
  \ifstrequal{#1}{PTE_Check}{\hyperref[sailRISCVtypezPTEzyCheck]{#2}}{}%
  \ifstrequal{#1}{PTW_Error}{\hyperref[sailRISCVtypezPTWzyError]{#2}}{}%
  \ifstrequal{#1}{PTW_Result}{\hyperref[sailRISCVtypezPTWzyResult]{#2}}{}%
  \ifstrequal{#1}{PmpAddrMatchType}{\hyperref[sailRISCVtypezPmpAddrMatchType]{#2}}{}%
  \ifstrequal{#1}{Pmpcfg_ent}{\hyperref[sailRISCVtypezPmpcfgzyent]{#2}}{}%
  \ifstrequal{#1}{Privilege}{\hyperref[sailRISCVtypezPrivilege]{#2}}{}%
  \ifstrequal{#1}{Retired}{\hyperref[sailRISCVtypezRetired]{#2}}{}%
  \ifstrequal{#1}{SATPMode}{\hyperref[sailRISCVtypezSATPMode]{#2}}{}%
  \ifstrequal{#1}{SV32_PTE}{\hyperref[sailRISCVtypezSV32zyPTE]{#2}}{}%
  \ifstrequal{#1}{SV32_Paddr}{\hyperref[sailRISCVtypezSV32zyPaddr]{#2}}{}%
  \ifstrequal{#1}{SV32_Vaddr}{\hyperref[sailRISCVtypezSV32zyVaddr]{#2}}{}%
  \ifstrequal{#1}{SV39_PTE}{\hyperref[sailRISCVtypezSV39zyPTE]{#2}}{}%
  \ifstrequal{#1}{SV39_Paddr}{\hyperref[sailRISCVtypezSV39zyPaddr]{#2}}{}%
  \ifstrequal{#1}{SV39_Vaddr}{\hyperref[sailRISCVtypezSV39zyVaddr]{#2}}{}%
  \ifstrequal{#1}{SV48_PTE}{\hyperref[sailRISCVtypezSV48zyPTE]{#2}}{}%
  \ifstrequal{#1}{SV48_Paddr}{\hyperref[sailRISCVtypezSV48zyPaddr]{#2}}{}%
  \ifstrequal{#1}{SV48_Vaddr}{\hyperref[sailRISCVtypezSV48zyVaddr]{#2}}{}%
  \ifstrequal{#1}{Satp32}{\hyperref[sailRISCVtypezSatp32]{#2}}{}%
  \ifstrequal{#1}{Satp64}{\hyperref[sailRISCVtypezSatp64]{#2}}{}%
  \ifstrequal{#1}{Sedeleg}{\hyperref[sailRISCVtypezSedeleg]{#2}}{}%
  \ifstrequal{#1}{Sinterrupts}{\hyperref[sailRISCVtypezSinterrupts]{#2}}{}%
  \ifstrequal{#1}{Sstatus}{\hyperref[sailRISCVtypezSstatus]{#2}}{}%
  \ifstrequal{#1}{TLB39_Entry}{\hyperref[sailRISCVtypezTLB39zyEntry]{#2}}{}%
  \ifstrequal{#1}{TLB48_Entry}{\hyperref[sailRISCVtypezTLB48zyEntry]{#2}}{}%
  \ifstrequal{#1}{TLB_Entry}{\hyperref[sailRISCVtypezTLBzyEntry]{#2}}{}%
  \ifstrequal{#1}{TR_Result}{\hyperref[sailRISCVtypezTRzyResult]{#2}}{}%
  \ifstrequal{#1}{TrapVectorMode}{\hyperref[sailRISCVtypezTrapVectorMode]{#2}}{}%
  \ifstrequal{#1}{Uinterrupts}{\hyperref[sailRISCVtypezUinterrupts]{#2}}{}%
  \ifstrequal{#1}{Ustatus}{\hyperref[sailRISCVtypezUstatus]{#2}}{}%
  \ifstrequal{#1}{a64_barrier_domain}{\hyperref[sailRISCVtypeza64zybarrierzydomain]{#2}}{}%
  \ifstrequal{#1}{a64_barrier_type}{\hyperref[sailRISCVtypeza64zybarrierzytype]{#2}}{}%
  \ifstrequal{#1}{amo}{\hyperref[sailRISCVtypezamo]{#2}}{}%
  \ifstrequal{#1}{amoop}{\hyperref[sailRISCVtypezamoop]{#2}}{}%
  \ifstrequal{#1}{arch_xlen}{\hyperref[sailRISCVtypezarchzyxlen]{#2}}{}%
  \ifstrequal{#1}{asid32}{\hyperref[sailRISCVtypezasid32]{#2}}{}%
  \ifstrequal{#1}{asid64}{\hyperref[sailRISCVtypezasid64]{#2}}{}%
  \ifstrequal{#1}{ast}{\hyperref[sailRISCVtypezast]{#2}}{}%
  \ifstrequal{#1}{barrier_kind}{\hyperref[sailRISCVtypezbarrierzykind]{#2}}{}%
  \ifstrequal{#1}{bits}{\hyperref[sailRISCVtypezbits]{#2}}{}%
  \ifstrequal{#1}{bits_D}{\hyperref[sailRISCVtypezbitszyD]{#2}}{}%
  \ifstrequal{#1}{bits_L}{\hyperref[sailRISCVtypezbitszyL]{#2}}{}%
  \ifstrequal{#1}{bits_LU}{\hyperref[sailRISCVtypezbitszyLU]{#2}}{}%
  \ifstrequal{#1}{bits_S}{\hyperref[sailRISCVtypezbitszyS]{#2}}{}%
  \ifstrequal{#1}{bits_W}{\hyperref[sailRISCVtypezbitszyW]{#2}}{}%
  \ifstrequal{#1}{bits_WU}{\hyperref[sailRISCVtypezbitszyWU]{#2}}{}%
  \ifstrequal{#1}{bits_fflags}{\hyperref[sailRISCVtypezbitszyfflags]{#2}}{}%
  \ifstrequal{#1}{bits_rm}{\hyperref[sailRISCVtypezbitszyrm]{#2}}{}%
  \ifstrequal{#1}{bop}{\hyperref[sailRISCVtypezbop]{#2}}{}%
  \ifstrequal{#1}{cache_op_kind}{\hyperref[sailRISCVtypezcachezyopzykind]{#2}}{}%
  \ifstrequal{#1}{cap_E_width}{\hyperref[sailRISCVtypezcapzyEzywidth]{#2}}{}%
  \ifstrequal{#1}{cap_addr_width}{\hyperref[sailRISCVtypezcapzyaddrzywidth]{#2}}{}%
  \ifstrequal{#1}{cap_flags_width}{\hyperref[sailRISCVtypezcapzyflagszywidth]{#2}}{}%
  \ifstrequal{#1}{cap_hperms_width}{\hyperref[sailRISCVtypezcapzyhpermszywidth]{#2}}{}%
  \ifstrequal{#1}{cap_len_width}{\hyperref[sailRISCVtypezcapzylenzywidth]{#2}}{}%
  \ifstrequal{#1}{cap_mantissa_width}{\hyperref[sailRISCVtypezcapzymantissazywidth]{#2}}{}%
  \ifstrequal{#1}{cap_otype_width}{\hyperref[sailRISCVtypezcapzyotypezywidth]{#2}}{}%
  \ifstrequal{#1}{cap_perms_width}{\hyperref[sailRISCVtypezcapzypermszywidth]{#2}}{}%
  \ifstrequal{#1}{cap_reserved_width}{\hyperref[sailRISCVtypezcapzyreservedzywidth]{#2}}{}%
  \ifstrequal{#1}{cap_size}{\hyperref[sailRISCVtypezcapzysizze]{#2}}{}%
  \ifstrequal{#1}{cap_uperms_shift}{\hyperref[sailRISCVtypezcapzyupermszyshift]{#2}}{}%
  \ifstrequal{#1}{cap_uperms_width}{\hyperref[sailRISCVtypezcapzyupermszywidth]{#2}}{}%
  \ifstrequal{#1}{capreg_idx}{\hyperref[sailRISCVtypezcapregzyidx]{#2}}{}%
  \ifstrequal{#1}{caps_per_cache_line}{\hyperref[sailRISCVtypezcapszyperzycachezyline]{#2}}{}%
  \ifstrequal{#1}{ccsr}{\hyperref[sailRISCVtypezccsr]{#2}}{}%
  \ifstrequal{#1}{cregidx}{\hyperref[sailRISCVtypezcregidx]{#2}}{}%
  \ifstrequal{#1}{csrRW}{\hyperref[sailRISCVtypezcsrRW]{#2}}{}%
  \ifstrequal{#1}{csreg}{\hyperref[sailRISCVtypezcsreg]{#2}}{}%
  \ifstrequal{#1}{csrop}{\hyperref[sailRISCVtypezcsrop]{#2}}{}%
  \ifstrequal{#1}{ctl_result}{\hyperref[sailRISCVtypezctlzyresult]{#2}}{}%
  \ifstrequal{#1}{diafp}{\hyperref[sailRISCVtypezdiafp]{#2}}{}%
  \ifstrequal{#1}{exc_code}{\hyperref[sailRISCVtypezexczycode]{#2}}{}%
  \ifstrequal{#1}{exception}{\hyperref[sailRISCVtypezexception]{#2}}{}%
  \ifstrequal{#1}{extPte}{\hyperref[sailRISCVtypezextPte]{#2}}{}%
  \ifstrequal{#1}{ext_access_type}{\hyperref[sailRISCVtypezextzyaccesszytype]{#2}}{}%
  \ifstrequal{#1}{ext_control_addr_error}{\hyperref[sailRISCVtypezextzycontrolzyaddrzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_data_addr_error}{\hyperref[sailRISCVtypezextzydatazyaddrzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_exc_type}{\hyperref[sailRISCVtypezextzyexczytype]{#2}}{}%
  \ifstrequal{#1}{ext_exception}{\hyperref[sailRISCVtypezextzyexception]{#2}}{}%
  \ifstrequal{#1}{ext_fetch_addr_error}{\hyperref[sailRISCVtypezextzyfetchzyaddrzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_ptw}{\hyperref[sailRISCVtypezextzyptw]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_error}{\hyperref[sailRISCVtypezextzyptwzyerror]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_fail}{\hyperref[sailRISCVtypezextzyptwzyfail]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_lc}{\hyperref[sailRISCVtypezextzyptwzylc]{#2}}{}%
  \ifstrequal{#1}{ext_ptw_sc}{\hyperref[sailRISCVtypezextzyptwzysc]{#2}}{}%
  \ifstrequal{#1}{ext_status}{\hyperref[sailRISCVtypezextzystatus]{#2}}{}%
  \ifstrequal{#1}{f_bin_op_D}{\hyperref[sailRISCVtypezfzybinzyopzyD]{#2}}{}%
  \ifstrequal{#1}{f_bin_op_S}{\hyperref[sailRISCVtypezfzybinzyopzyS]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_op_D}{\hyperref[sailRISCVtypezfzybinzyrmzyopzyD]{#2}}{}%
  \ifstrequal{#1}{f_bin_rm_op_S}{\hyperref[sailRISCVtypezfzybinzyrmzyopzyS]{#2}}{}%
  \ifstrequal{#1}{f_madd_op_D}{\hyperref[sailRISCVtypezfzymaddzyopzyD]{#2}}{}%
  \ifstrequal{#1}{f_madd_op_S}{\hyperref[sailRISCVtypezfzymaddzyopzyS]{#2}}{}%
  \ifstrequal{#1}{f_un_op_D}{\hyperref[sailRISCVtypezfzyunzyopzyD]{#2}}{}%
  \ifstrequal{#1}{f_un_op_S}{\hyperref[sailRISCVtypezfzyunzyopzyS]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_op_D}{\hyperref[sailRISCVtypezfzyunzyrmzyopzyD]{#2}}{}%
  \ifstrequal{#1}{f_un_rm_op_S}{\hyperref[sailRISCVtypezfzyunzyrmzyopzyS]{#2}}{}%
  \ifstrequal{#1}{flen}{\hyperref[sailRISCVtypezflen]{#2}}{}%
  \ifstrequal{#1}{flen_bytes}{\hyperref[sailRISCVtypezflenzybytes]{#2}}{}%
  \ifstrequal{#1}{flenbits}{\hyperref[sailRISCVtypezflenbits]{#2}}{}%
  \ifstrequal{#1}{fregtype}{\hyperref[sailRISCVtypezfregtype]{#2}}{}%
  \ifstrequal{#1}{half}{\hyperref[sailRISCVtypezhalf]{#2}}{}%
  \ifstrequal{#1}{htif_cmd}{\hyperref[sailRISCVtypezhtifzycmd]{#2}}{}%
  \ifstrequal{#1}{imm12}{\hyperref[sailRISCVtypezimm12]{#2}}{}%
  \ifstrequal{#1}{imm20}{\hyperref[sailRISCVtypezimm20]{#2}}{}%
  \ifstrequal{#1}{instruction_kind}{\hyperref[sailRISCVtypezinstructionzykind]{#2}}{}%
  \ifstrequal{#1}{internal_E_take_bits}{\hyperref[sailRISCVtypezinternalzyEzytakezybits]{#2}}{}%
  \ifstrequal{#1}{interrupt_set}{\hyperref[sailRISCVtypezinterruptzyset]{#2}}{}%
  \ifstrequal{#1}{iop}{\hyperref[sailRISCVtypeziop]{#2}}{}%
  \ifstrequal{#1}{log2_cap_size}{\hyperref[sailRISCVtypezlog2zycapzysizze]{#2}}{}%
  \ifstrequal{#1}{max_mem_access}{\hyperref[sailRISCVtypezmaxzymemzyaccess]{#2}}{}%
  \ifstrequal{#1}{mem_meta}{\hyperref[sailRISCVtypezmemzymeta]{#2}}{}%
  \ifstrequal{#1}{niafp}{\hyperref[sailRISCVtypezniafp]{#2}}{}%
  \ifstrequal{#1}{niafps}{\hyperref[sailRISCVtypezniafps]{#2}}{}%
  \ifstrequal{#1}{opcode}{\hyperref[sailRISCVtypezopcode]{#2}}{}%
  \ifstrequal{#1}{option}{\hyperref[sailRISCVtypezoption]{#2}}{}%
  \ifstrequal{#1}{paddr32}{\hyperref[sailRISCVtypezpaddr32]{#2}}{}%
  \ifstrequal{#1}{paddr64}{\hyperref[sailRISCVtypezpaddr64]{#2}}{}%
  \ifstrequal{#1}{pmpAddrMatch}{\hyperref[sailRISCVtypezpmpAddrMatch]{#2}}{}%
  \ifstrequal{#1}{pmpMatch}{\hyperref[sailRISCVtypezpmpMatch]{#2}}{}%
  \ifstrequal{#1}{pmp_addr_range}{\hyperref[sailRISCVtypezpmpzyaddrzyrange]{#2}}{}%
  \ifstrequal{#1}{priv_level}{\hyperref[sailRISCVtypezprivzylevel]{#2}}{}%
  \ifstrequal{#1}{pte32}{\hyperref[sailRISCVtypezpte32]{#2}}{}%
  \ifstrequal{#1}{pte48}{\hyperref[sailRISCVtypezpte48]{#2}}{}%
  \ifstrequal{#1}{pte64}{\hyperref[sailRISCVtypezpte64]{#2}}{}%
  \ifstrequal{#1}{pteAttribs}{\hyperref[sailRISCVtypezpteAttribs]{#2}}{}%
  \ifstrequal{#1}{read_kind}{\hyperref[sailRISCVtypezreadzykind]{#2}}{}%
  \ifstrequal{#1}{regfp}{\hyperref[sailRISCVtypezregfp]{#2}}{}%
  \ifstrequal{#1}{regfps}{\hyperref[sailRISCVtypezregfps]{#2}}{}%
  \ifstrequal{#1}{regidx}{\hyperref[sailRISCVtypezregidx]{#2}}{}%
  \ifstrequal{#1}{regno}{\hyperref[sailRISCVtypezregno]{#2}}{}%
  \ifstrequal{#1}{regtype}{\hyperref[sailRISCVtypezregtype]{#2}}{}%
  \ifstrequal{#1}{rop}{\hyperref[sailRISCVtypezrop]{#2}}{}%
  \ifstrequal{#1}{ropw}{\hyperref[sailRISCVtypezropw]{#2}}{}%
  \ifstrequal{#1}{rounding_mode}{\hyperref[sailRISCVtypezroundingzymode]{#2}}{}%
  \ifstrequal{#1}{satp_mode}{\hyperref[sailRISCVtypezsatpzymode]{#2}}{}%
  \ifstrequal{#1}{screg}{\hyperref[sailRISCVtypezscreg]{#2}}{}%
  \ifstrequal{#1}{sop}{\hyperref[sailRISCVtypezsop]{#2}}{}%
  \ifstrequal{#1}{sopw}{\hyperref[sailRISCVtypezsopw]{#2}}{}%
  \ifstrequal{#1}{sync_exception}{\hyperref[sailRISCVtypezsynczyexception]{#2}}{}%
  \ifstrequal{#1}{tagaddrbits}{\hyperref[sailRISCVtypeztagaddrbits]{#2}}{}%
  \ifstrequal{#1}{trans_kind}{\hyperref[sailRISCVtypeztranszykind]{#2}}{}%
  \ifstrequal{#1}{tv_mode}{\hyperref[sailRISCVtypeztvzymode]{#2}}{}%
  \ifstrequal{#1}{uop}{\hyperref[sailRISCVtypezuop]{#2}}{}%
  \ifstrequal{#1}{vaddr32}{\hyperref[sailRISCVtypezvaddr32]{#2}}{}%
  \ifstrequal{#1}{vaddr39}{\hyperref[sailRISCVtypezvaddr39]{#2}}{}%
  \ifstrequal{#1}{vaddr48}{\hyperref[sailRISCVtypezvaddr48]{#2}}{}%
  \ifstrequal{#1}{word}{\hyperref[sailRISCVtypezword]{#2}}{}%
  \ifstrequal{#1}{word_width}{\hyperref[sailRISCVtypezwordzywidth]{#2}}{}%
  \ifstrequal{#1}{write_kind}{\hyperref[sailRISCVtypezwritezykind]{#2}}{}%
  \ifstrequal{#1}{xlen}{\hyperref[sailRISCVtypezxlen]{#2}}{}%
  \ifstrequal{#1}{xlen_bytes}{\hyperref[sailRISCVtypezxlenzybytes]{#2}}{}%
  \ifstrequal{#1}{xlenbits}{\hyperref[sailRISCVtypezxlenbits]{#2}}{}}
