-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity computeHistogram0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    descriptor_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    descriptor_V_ce0 : OUT STD_LOGIC;
    descriptor_V_we0 : OUT STD_LOGIC;
    descriptor_V_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    descriptor_V_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
    descriptor_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    descriptor_V_ce1 : OUT STD_LOGIC;
    descriptor_V_we1 : OUT STD_LOGIC;
    descriptor_V_d1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    image_buffer_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_0_ce0 : OUT STD_LOGIC;
    image_buffer_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_1_ce0 : OUT STD_LOGIC;
    image_buffer_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_1_ce1 : OUT STD_LOGIC;
    image_buffer_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_2_ce0 : OUT STD_LOGIC;
    image_buffer_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_2_ce1 : OUT STD_LOGIC;
    image_buffer_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_3_ce0 : OUT STD_LOGIC;
    image_buffer_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_3_ce1 : OUT STD_LOGIC;
    image_buffer_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_4_ce0 : OUT STD_LOGIC;
    image_buffer_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_4_ce1 : OUT STD_LOGIC;
    image_buffer_4_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_5_ce0 : OUT STD_LOGIC;
    image_buffer_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_5_ce1 : OUT STD_LOGIC;
    image_buffer_5_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_6_ce0 : OUT STD_LOGIC;
    image_buffer_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_6_ce1 : OUT STD_LOGIC;
    image_buffer_6_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_7_ce0 : OUT STD_LOGIC;
    image_buffer_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_7_ce1 : OUT STD_LOGIC;
    image_buffer_7_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_8_ce0 : OUT STD_LOGIC;
    image_buffer_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_8_ce1 : OUT STD_LOGIC;
    image_buffer_8_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_9_ce0 : OUT STD_LOGIC;
    image_buffer_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_9_ce1 : OUT STD_LOGIC;
    image_buffer_9_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_10_ce0 : OUT STD_LOGIC;
    image_buffer_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_10_ce1 : OUT STD_LOGIC;
    image_buffer_10_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_11_ce0 : OUT STD_LOGIC;
    image_buffer_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_11_ce1 : OUT STD_LOGIC;
    image_buffer_11_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_12_ce0 : OUT STD_LOGIC;
    image_buffer_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_12_ce1 : OUT STD_LOGIC;
    image_buffer_12_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_13_ce0 : OUT STD_LOGIC;
    image_buffer_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_13_ce1 : OUT STD_LOGIC;
    image_buffer_13_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_14_ce0 : OUT STD_LOGIC;
    image_buffer_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_14_ce1 : OUT STD_LOGIC;
    image_buffer_14_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_15_ce0 : OUT STD_LOGIC;
    image_buffer_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_15_ce1 : OUT STD_LOGIC;
    image_buffer_15_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_16_ce0 : OUT STD_LOGIC;
    image_buffer_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_16_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_16_ce1 : OUT STD_LOGIC;
    image_buffer_16_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    image_buffer_17_ce0 : OUT STD_LOGIC;
    image_buffer_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sum_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    sum_ce0 : OUT STD_LOGIC;
    sum_we0 : OUT STD_LOGIC;
    sum_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sum_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    sum_ce1 : OUT STD_LOGIC;
    sum_we1 : OUT STD_LOGIC;
    sum_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of computeHistogram0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal lut0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut0_ce0 : STD_LOGIC;
    signal lut0_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lut1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut1_ce0 : STD_LOGIC;
    signal lut1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut2_ce0 : STD_LOGIC;
    signal lut2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut3_ce0 : STD_LOGIC;
    signal lut3_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar_flatten2_reg_859 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_reg_870 : STD_LOGIC_VECTOR (8 downto 0);
    signal bX_reg_881 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_reg_892 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_reg_903 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_mid2_reg_1943 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1232 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_6_fu_1242_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond6_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_7_fu_1259_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_flatten3_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next2_fu_1276_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1904 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_1294_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal blkPosX_mid2_v_v_fu_1348_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkPosX_mid2_v_v_reg_1919 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_82_fu_1355_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mid2_fu_1403_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_mid2_reg_1931 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_offset_cast_mid2_fu_1421_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mid2_fu_1453_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_addr_2_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_1469_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_1621_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_reg_2310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_1629_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_96_reg_2317 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_98_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_or_cond_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_or_cond_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_or_cond_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_or_cond_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_or_cond_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal abscond7_reg_2332 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 : STD_LOGIC_VECTOR (0 downto 0);
    signal abscond5_reg_2337 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 : STD_LOGIC_VECTOR (0 downto 0);
    signal mag_fu_1677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter6_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter7_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter8_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter9_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter10_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter11_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter12_mag_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_103_fu_1684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_103_reg_2348 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_101_fu_1689_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_101_reg_2360 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_load_reg_2372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal abs5_fu_1697_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal abs5_reg_2377 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp0_iter7_abs5_reg_2377 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp0_iter8_abs5_reg_2377 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_2384 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384 : STD_LOGIC_VECTOR (0 downto 0);
    signal abs_fu_1713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal abs_reg_2393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp0_iter7_abs_reg_2393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp0_iter8_abs_reg_2393 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_2400 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_reg_2409 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_reg_2418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_reg_2427 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_2436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_reg_2450 : STD_LOGIC_VECTOR (0 downto 0);
    signal bin_index_4_fu_1781_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal bin_index_cast_cast_fu_1788_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_115_fu_1859_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_115_reg_2465 : STD_LOGIC_VECTOR (6 downto 0);
    signal descriptor_V_addr_2_reg_2470 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_118_fu_1872_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_118_reg_2476 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal i_reg_837 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_reg_848 : STD_LOGIC_VECTOR (1 downto 0);
    signal bX_phi_fu_885_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_phi_fu_896_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_1248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_87_fu_1265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_mid2_fu_1359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_90_fu_1501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_fu_1526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_94_fu_1552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_116_fu_1865_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal Gy_fu_1614_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_86_fu_1596_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Gx_fu_1589_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1100_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_op_fu_1288_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_81_fu_1312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal bX_s_fu_1342_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_fu_1302_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl3_fu_1320_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_83_fu_1378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_mid_fu_1328_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_mid_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mid_fu_1335_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_2_dup_fu_1397_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_offset_cast_mid_fu_1364_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_84_fu_1411_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_85_fu_1429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl3_mid_fu_1371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl3_mid1_fu_1437_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl3_mid2_fu_1445_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal blkPosX_mid2_fu_1475_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_100_cast_mid2_v_fu_1482_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_100_cast_mid2_fu_1488_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_cast_fu_1492_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_89_fu_1495_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_91_fu_1521_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_93_fu_1546_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_111_cast_fu_1581_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_114_cast_fu_1585_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_117_cast_fu_1606_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_118_cast_fu_1610_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal Gx_cast_fu_1602_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal Gy_cast_fu_1625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_97_fu_1635_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_99_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal abscond_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_fu_1667_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1117_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut0_load_1_cast_cas_fu_1703_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut0_load_cast_cast_fu_1719_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mag_cast_fu_1694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs5_cast6_cast_fu_1745_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal abs_cast8_cast_fu_1754_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal abs5_cast7_cast_fu_1763_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal abs_cast9_cast_fu_1772_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl5_fu_1798_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl5_cast_fu_1805_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_offset_cast_mid2_c_fu_1795_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp2_fu_1809_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_112_fu_1815_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_114_fu_1828_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp5_fu_1840_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp5_cast_fu_1849_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp4_cast_fu_1836_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_fu_1853_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_cast_fu_1824_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_117_fu_1869_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_condition_1036 : BOOLEAN;
    signal ap_condition_1057 : BOOLEAN;
    signal ap_condition_935 : BOOLEAN;
    signal ap_condition_920 : BOOLEAN;
    signal ap_condition_328 : BOOLEAN;
    signal ap_condition_1016 : BOOLEAN;
    signal ap_condition_1042 : BOOLEAN;
    signal ap_condition_1025 : BOOLEAN;
    signal ap_condition_1049 : BOOLEAN;
    signal ap_condition_1696 : BOOLEAN;
    signal ap_condition_718 : BOOLEAN;
    signal ap_condition_729 : BOOLEAN;
    signal ap_condition_763 : BOOLEAN;
    signal ap_condition_788 : BOOLEAN;
    signal ap_condition_809 : BOOLEAN;
    signal ap_condition_831 : BOOLEAN;
    signal ap_condition_853 : BOOLEAN;
    signal ap_condition_877 : BOOLEAN;

    component computeHistogram0bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component computeHistogram0cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component computeHistogram0dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component computeHistogram0eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    lut0_U : component computeHistogram0bkb
    generic map (
        DataWidth => 7,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut0_address0,
        ce0 => lut0_ce0,
        q0 => lut0_q0);

    lut1_U : component computeHistogram0cud
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut1_address0,
        ce0 => lut1_ce0,
        q0 => lut1_q0);

    lut2_U : component computeHistogram0dEe
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut2_address0,
        ce0 => lut2_ce0,
        q0 => lut2_q0);

    lut3_U : component computeHistogram0eOg
    generic map (
        DataWidth => 11,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut3_address0,
        ce0 => lut3_ce0,
        q0 => lut3_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = exitcond_flatten3_fu_1270_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not((ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter9)) then
                if ((ap_condition_1057 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 <= ap_const_lv4_6;
                elsif ((ap_condition_1036 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 <= ap_const_lv4_2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter10)) then
                if ((ap_condition_920 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 <= bin_index_4_fu_1781_p3;
                elsif ((ap_condition_935 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 <= bin_index_cast_cast_fu_1788_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter3)) then
                if ((ap_condition_328 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_16_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_E))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_15_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_D))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_14_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_C))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_13_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_B))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_12_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_A))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_11_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_9))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_10_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_8))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_9_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_7))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_8_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_6))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_7_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_5))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_6_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_4))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_5_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_3))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_4_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_2))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_3_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_1))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_2_q1;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_1_q1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter3)) then
                if ((ap_condition_328 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_17_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_E))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_16_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_D))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_15_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_C))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_14_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_B))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_13_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_A))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_12_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_9))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_11_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_8))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_10_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_7))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_9_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_6))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_8_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_5))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_7_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_4))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_6_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_3))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_5_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_2))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_4_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_1))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_3_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_2_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter3)) then
                if ((ap_condition_328 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_15_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_E))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_14_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_D))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_13_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_C))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_12_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_B))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_11_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_A))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_10_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_9))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_9_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_8))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_8_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_7))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_7_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_6))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_6_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_5))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_5_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_4))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_4_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_3))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_3_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_2))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_2_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_1))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_1_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter3)) then
                if ((ap_condition_328 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_16_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_E))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_15_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_D))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_14_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_C))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_13_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_B))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_12_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_A))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_11_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_9))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_10_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_8))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_9_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_7))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_8_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_6))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_7_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_5))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_6_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_4))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_5_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_3))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_4_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_2))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_3_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_1))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_2_q0;
                elsif (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter7)) then
                if ((ap_condition_1042 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 <= ap_const_lv4_4;
                elsif ((ap_condition_1016 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 <= ap_const_lv4_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_enable_reg_pp0_iter8)) then
                if ((ap_condition_1049 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 <= ap_const_lv4_5;
                elsif ((ap_condition_1025 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 <= ap_const_lv4_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062;
                end if;
            end if; 
        end if;
    end process;

    bX_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                bX_reg_881 <= blkPosX_mid2_v_v_reg_1919;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                bX_reg_881 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i1_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((ap_const_lv1_0 = tmp_fu_1236_p2)))) then 
                i1_reg_848 <= ap_const_lv2_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond6_fu_1253_p2))) then 
                i1_reg_848 <= i_7_fu_1259_p2;
            end if; 
        end if;
    end process;

    i_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = tmp_fu_1236_p2))) then 
                i_reg_837 <= i_6_fu_1242_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_837 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten2_reg_859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten3_fu_1270_p2))) then 
                indvar_flatten2_reg_859 <= indvar_flatten_next2_fu_1276_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                indvar_flatten2_reg_859 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten3_fu_1270_p2))) then 
                indvar_flatten_reg_870 <= indvar_flatten_next_fu_1294_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                indvar_flatten_reg_870 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    x_reg_903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten3_reg_1895 = ap_const_lv1_0))) then 
                x_reg_903 <= x_2_fu_1469_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                x_reg_903 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    y_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                y_reg_892 <= y_mid2_reg_1943;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
                y_reg_892 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_or_cond_reg_2328))) then
                abs5_reg_2377 <= abs5_fu_1697_p3;
                tmp_104_reg_2384 <= tmp_104_fu_1707_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_or_cond_reg_2328))))) then
                abs_reg_2393 <= abs_fu_1713_p3;
                tmp_102_reg_2400 <= tmp_102_fu_1723_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_98_fu_1641_p3)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = or_cond_fu_1661_p2)))))) then
                abscond5_reg_2337 <= grp_fu_1095_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = tmp_98_fu_1641_p3)) and (ap_const_lv1_0 = or_cond_fu_1661_p2))) then
                abscond7_reg_2332 <= grp_fu_1095_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_const_boolean_1)) then
                ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter10_mag_reg_2342 <= ap_pipeline_reg_pp0_iter9_mag_reg_2342;
                ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter11_mag_reg_2342 <= ap_pipeline_reg_pp0_iter10_mag_reg_2342;
                ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter12_mag_reg_2342 <= ap_pipeline_reg_pp0_iter11_mag_reg_2342;
                ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470 <= descriptor_V_addr_2_reg_2470;
                ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953 <= sum_addr_2_reg_1953;
                ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948 <= tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924 <= tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 <= y_mid2_reg_1943;
                ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938 <= y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953 <= ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953;
                ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214 <= tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953 <= ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953;
                ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 <= abscond5_reg_2337;
                ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 <= abscond7_reg_2332;
                ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter5_or_cond_reg_2328 <= or_cond_reg_2328;
                ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953 <= ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953;
                ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 <= tmp_95_reg_2310;
                ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324 <= tmp_98_reg_2324;
                ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter6_mag_reg_2342 <= mag_reg_2342;
                ap_pipeline_reg_pp0_iter6_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter5_or_cond_reg_2328;
                    ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360(7 downto 0) <= tmp_101_reg_2360(7 downto 0);
                    ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348(7 downto 0) <= tmp_103_reg_2348(7 downto 0);
                ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324;
                ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter7_abs5_reg_2377 <= abs5_reg_2377;
                ap_pipeline_reg_pp0_iter7_abs_reg_2393 <= abs_reg_2393;
                ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter7_mag_reg_2342 <= ap_pipeline_reg_pp0_iter6_mag_reg_2342;
                ap_pipeline_reg_pp0_iter7_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter6_or_cond_reg_2328;
                    ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360(7 downto 0) <= ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360(7 downto 0);
                ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400 <= tmp_102_reg_2400;
                    ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348(7 downto 0) <= ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348(7 downto 0);
                ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384 <= tmp_104_reg_2384;
                ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324;
                ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter8_abs5_reg_2377 <= ap_pipeline_reg_pp0_iter7_abs5_reg_2377;
                ap_pipeline_reg_pp0_iter8_abs_reg_2393 <= ap_pipeline_reg_pp0_iter7_abs_reg_2393;
                ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter8_mag_reg_2342 <= ap_pipeline_reg_pp0_iter7_mag_reg_2342;
                ap_pipeline_reg_pp0_iter8_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter7_or_cond_reg_2328;
                ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400 <= ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400;
                ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384 <= ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384;
                ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418 <= tmp_105_reg_2418;
                ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409 <= tmp_106_reg_2409;
                ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324;
                ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938;
                ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895;
                ap_pipeline_reg_pp0_iter9_mag_reg_2342 <= ap_pipeline_reg_pp0_iter8_mag_reg_2342;
                ap_pipeline_reg_pp0_iter9_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter8_or_cond_reg_2328;
                ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400 <= ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400;
                ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384 <= ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384;
                ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418 <= ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418;
                ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409 <= ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409;
                ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436 <= tmp_107_reg_2436;
                ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427 <= tmp_108_reg_2427;
                ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214;
                ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948;
                ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924;
                ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324;
                ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895 <= exitcond_flatten3_reg_1895;
                exitcond_flatten3_reg_1895 <= exitcond_flatten3_fu_1270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten3_reg_1895 = ap_const_lv1_0))) then
                blkPosX_mid2_v_v_reg_1919 <= blkPosX_mid2_v_v_fu_1348_p3;
                y_mid2_reg_1943 <= y_mid2_fu_1453_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895)) then
                descriptor_V_addr_2_reg_2470 <= tmp_116_fu_1865_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten3_fu_1270_p2))) then
                exitcond_flatten_reg_1904 <= exitcond_flatten_fu_1282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895)) then
                mag_reg_2342 <= mag_fu_1677_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = tmp_98_fu_1641_p3))) then
                or_cond_reg_2328 <= or_cond_fu_1661_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = tmp_98_fu_1641_p3)) and (ap_const_lv1_0 = or_cond_fu_1661_p2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_98_fu_1641_p3)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = or_cond_fu_1661_p2))))))) then
                reg_1232 <= grp_fu_1110_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten3_reg_1895 = ap_const_lv1_0))) then
                sum_addr_2_reg_1953 <= tmp_92_mid2_fu_1359_p1(1 - 1 downto 0);
                tmp_113_reg_1948 <= p_shl3_mid2_fu_1445_p3(3 downto 3);
                tmp_82_reg_1924 <= tmp_82_fu_1355_p1;
                x_mid2_reg_1931 <= x_mid2_fu_1403_p3;
                y_offset_cast_mid2_reg_1938 <= y_offset_cast_mid2_fu_1421_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then
                sum_load_reg_2372 <= sum_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_98_reg_2324)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = or_cond_reg_2328))))) then
                    tmp_101_reg_2360(7 downto 0) <= tmp_101_fu_1689_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = tmp_98_reg_2324)) and (ap_const_lv1_0 = or_cond_reg_2328))) then
                    tmp_103_reg_2348(7 downto 0) <= tmp_103_fu_1684_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) and (ap_const_lv1_0 = tmp_102_reg_2400)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_102_reg_2400) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328))))) then
                tmp_105_reg_2418 <= tmp_105_fu_1740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) and (ap_const_lv1_0 = tmp_104_reg_2384))) then
                tmp_106_reg_2409 <= tmp_106_fu_1735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_reg_2418)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_reg_2418) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328))))) then
                tmp_107_reg_2436 <= tmp_107_fu_1757_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) and (ap_const_lv1_0 = tmp_106_reg_2409))) then
                tmp_108_reg_2427 <= tmp_108_fu_1748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) and (ap_const_lv1_0 = tmp_107_reg_2436)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) and (ap_const_lv1_0 = tmp_107_reg_2436) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_or_cond_reg_2328))))) then
                tmp_109_reg_2450 <= tmp_109_fu_1775_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409) and (ap_const_lv1_0 = tmp_108_reg_2427))) then
                tmp_110_reg_2445 <= tmp_110_fu_1766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895)) then
                tmp_111_reg_2214 <= x_mid2_reg_1931(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895)) then
                tmp_115_reg_2465 <= tmp_115_fu_1859_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895)) then
                tmp_118_reg_2476 <= tmp_118_fu_1872_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895)) then
                tmp_95_reg_2310 <= tmp_95_fu_1621_p1;
                tmp_96_reg_2317 <= tmp_96_fu_1629_p2;
                tmp_98_reg_2324 <= tmp_97_fu_1635_p2(8 downto 8);
            end if;
        end if;
    end process;
    tmp_103_reg_2348(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    tmp_101_reg_2360(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond6_fu_1253_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, tmp_fu_1236_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((ap_const_lv1_0 = tmp_fu_1236_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (not((ap_const_lv1_0 = exitcond6_fu_1253_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter14) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter13)))) and not(((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        Gx_cast_fu_1602_p1 <= std_logic_vector(resize(signed(Gx_fu_1589_p2),10));

    Gx_fu_1589_p2 <= std_logic_vector(unsigned(tmp_111_cast_fu_1581_p1) - unsigned(tmp_114_cast_fu_1585_p1));
        Gy_cast_fu_1625_p1 <= std_logic_vector(resize(signed(Gy_fu_1614_p2),10));

    Gy_fu_1614_p2 <= std_logic_vector(unsigned(tmp_117_cast_fu_1606_p1) - unsigned(tmp_118_cast_fu_1610_p1));
    abs5_cast6_cast_fu_1745_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter7_abs5_reg_2377),9));
    abs5_cast7_cast_fu_1763_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter8_abs5_reg_2377),11));
    abs5_fu_1697_p3 <= 
        ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 when (ap_pipeline_reg_pp0_iter5_abscond7_reg_2332(0) = '1') else 
        grp_fu_1117_p2;
    abs_cast8_cast_fu_1754_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter7_abs_reg_2393),9));
    abs_cast9_cast_fu_1772_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter8_abs_reg_2393),11));
    abs_fu_1713_p3 <= 
        ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 when (ap_pipeline_reg_pp0_iter5_abscond5_reg_2337(0) = '1') else 
        grp_fu_1117_p2;
    abscond_fu_1672_p2 <= "1" when (signed(tmp_96_reg_2317) > signed(ap_const_lv10_0)) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state19 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);

    ap_condition_1016_assign_proc : process(ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter6_or_cond_reg_2328, tmp_102_reg_2400)
    begin
                ap_condition_1016 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) and not((ap_const_lv1_0 = tmp_102_reg_2400))) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328)) and not((ap_const_lv1_0 = tmp_102_reg_2400))));
    end process;


    ap_condition_1025_assign_proc : process(ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter7_or_cond_reg_2328, ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400, tmp_105_reg_2418)
    begin
                ap_condition_1025 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and not((ap_const_lv1_0 = tmp_105_reg_2418))) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328)) and not((ap_const_lv1_0 = tmp_105_reg_2418))));
    end process;


    ap_condition_1036_assign_proc : process(ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter8_or_cond_reg_2328, ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400, ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418, tmp_107_reg_2436)
    begin
                ap_condition_1036 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) and not((ap_const_lv1_0 = tmp_107_reg_2436))) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_or_cond_reg_2328)) and not((ap_const_lv1_0 = tmp_107_reg_2436))));
    end process;


    ap_condition_1042_assign_proc : process(ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter6_or_cond_reg_2328, tmp_104_reg_2384)
    begin
                ap_condition_1042 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) and not((ap_const_lv1_0 = tmp_104_reg_2384)));
    end process;


    ap_condition_1049_assign_proc : process(ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter7_or_cond_reg_2328, ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384, tmp_106_reg_2409)
    begin
                ap_condition_1049 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) and not((ap_const_lv1_0 = tmp_106_reg_2409)));
    end process;


    ap_condition_1057_assign_proc : process(ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter8_or_cond_reg_2328, ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384, ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409, tmp_108_reg_2427)
    begin
                ap_condition_1057 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409) and not((ap_const_lv1_0 = tmp_108_reg_2427)));
    end process;


    ap_condition_1696_assign_proc : process(y_mid2_reg_1943)
    begin
                ap_condition_1696 <= (not((y_mid2_reg_1943 = ap_const_lv5_0)) and not((y_mid2_reg_1943 = ap_const_lv5_1)) and not((y_mid2_reg_1943 = ap_const_lv5_2)) and not((y_mid2_reg_1943 = ap_const_lv5_3)) and not((y_mid2_reg_1943 = ap_const_lv5_4)) and not((y_mid2_reg_1943 = ap_const_lv5_5)) and not((y_mid2_reg_1943 = ap_const_lv5_6)) and not((y_mid2_reg_1943 = ap_const_lv5_7)) and not((y_mid2_reg_1943 = ap_const_lv5_8)) and not((y_mid2_reg_1943 = ap_const_lv5_9)) and not((y_mid2_reg_1943 = ap_const_lv5_A)) and not((y_mid2_reg_1943 = ap_const_lv5_B)) and not((y_mid2_reg_1943 = ap_const_lv5_C)) and not((y_mid2_reg_1943 = ap_const_lv5_D)) and not((y_mid2_reg_1943 = ap_const_lv5_E)));
    end process;


    ap_condition_328_assign_proc : process(ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943)
    begin
                ap_condition_328 <= ((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 = ap_const_lv1_0) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_0)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_1)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_2)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_3)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_4)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_5)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_6)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_7)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_8)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_9)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_A)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_B)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_C)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_D)) and not((ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 = ap_const_lv5_E)));
    end process;


    ap_condition_718_assign_proc : process(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895, tmp_98_reg_2324, or_cond_reg_2328)
    begin
                ap_condition_718 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = tmp_98_reg_2324)) and (ap_const_lv1_0 = or_cond_reg_2328));
    end process;


    ap_condition_729_assign_proc : process(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895, tmp_98_reg_2324, or_cond_reg_2328)
    begin
                ap_condition_729 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_98_reg_2324)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = or_cond_reg_2328))));
    end process;


    ap_condition_763_assign_proc : process(ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter5_or_cond_reg_2328, tmp_104_fu_1707_p2)
    begin
                ap_condition_763 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_or_cond_reg_2328) and (ap_const_lv1_0 = tmp_104_fu_1707_p2));
    end process;


    ap_condition_788_assign_proc : process(ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter5_or_cond_reg_2328, tmp_102_fu_1723_p2)
    begin
                ap_condition_788 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) and (ap_const_lv1_0 = tmp_102_fu_1723_p2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_or_cond_reg_2328)) and (ap_const_lv1_0 = tmp_102_fu_1723_p2)));
    end process;


    ap_condition_809_assign_proc : process(ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter6_or_cond_reg_2328, tmp_104_reg_2384, tmp_106_fu_1735_p2)
    begin
                ap_condition_809 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) and (ap_const_lv1_0 = tmp_104_reg_2384) and (ap_const_lv1_0 = tmp_106_fu_1735_p2));
    end process;


    ap_condition_831_assign_proc : process(ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter6_or_cond_reg_2328, tmp_102_reg_2400, tmp_105_fu_1740_p2)
    begin
                ap_condition_831 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) and (ap_const_lv1_0 = tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_fu_1740_p2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_102_reg_2400) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328)) and (ap_const_lv1_0 = tmp_105_fu_1740_p2)));
    end process;


    ap_condition_853_assign_proc : process(ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter7_or_cond_reg_2328, ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384, tmp_106_reg_2409, tmp_108_fu_1748_p2)
    begin
                ap_condition_853 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) and (ap_const_lv1_0 = tmp_106_reg_2409) and (ap_const_lv1_0 = tmp_108_fu_1748_p2));
    end process;


    ap_condition_877_assign_proc : process(ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter7_or_cond_reg_2328, ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400, tmp_105_reg_2418, tmp_107_fu_1757_p2)
    begin
                ap_condition_877 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_reg_2418) and (ap_const_lv1_0 = tmp_107_fu_1757_p2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_reg_2418) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328)) and (ap_const_lv1_0 = tmp_107_fu_1757_p2)));
    end process;


    ap_condition_920_assign_proc : process(ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter9_or_cond_reg_2328, ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384, ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409, ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427)
    begin
                ap_condition_920 <= ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427));
    end process;


    ap_condition_935_assign_proc : process(ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter9_or_cond_reg_2328, ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400, ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418, ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436)
    begin
                ap_condition_935 <= (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter9_or_cond_reg_2328))));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = ap_CS_fsm_state19)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062 <= "XXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state19))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bX_phi_fu_885_p4_assign_proc : process(bX_reg_881, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, blkPosX_mid2_v_v_reg_1919, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            bX_phi_fu_885_p4 <= blkPosX_mid2_v_v_reg_1919;
        else 
            bX_phi_fu_885_p4 <= bX_reg_881;
        end if; 
    end process;

    bX_s_fu_1342_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(bX_phi_fu_885_p4));
    bin_index_4_fu_1781_p3 <= 
        ap_const_lv4_7 when (tmp_110_reg_2445(0) = '1') else 
        ap_const_lv4_8;
    bin_index_cast_cast_fu_1788_p3 <= 
        ap_const_lv4_3 when (tmp_109_reg_2450(0) = '1') else 
        ap_const_lv4_4;
    blkPosX_mid2_fu_1475_p3 <= (tmp_82_reg_1924 & ap_const_lv4_0);
    blkPosX_mid2_v_v_fu_1348_p3 <= 
        bX_s_fu_1342_p2 when (exitcond_flatten_reg_1904(0) = '1') else 
        bX_phi_fu_885_p4;

    descriptor_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_enable_reg_pp0_iter12, tmp_s_fu_1248_p1, tmp_116_fu_1865_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter12)) then 
            descriptor_V_address0 <= tmp_116_fu_1865_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            descriptor_V_address0 <= tmp_s_fu_1248_p1(7 - 1 downto 0);
        else 
            descriptor_V_address0 <= "XXXXXXX";
        end if; 
    end process;

    descriptor_V_address1 <= ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470;

    descriptor_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_enable_reg_pp0_iter12)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2)) or (ap_const_logic_1 = ap_enable_reg_pp0_iter12))) then 
            descriptor_V_ce0 <= ap_const_logic_1;
        else 
            descriptor_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    descriptor_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter14)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter14)) then 
            descriptor_V_ce1 <= ap_const_logic_1;
        else 
            descriptor_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    descriptor_V_d0 <= ap_const_lv15_0;
    descriptor_V_d1 <= tmp_118_reg_2476;

    descriptor_V_we0_assign_proc : process(ap_CS_fsm_state2, tmp_fu_1236_p2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = tmp_fu_1236_p2)))) then 
            descriptor_V_we0 <= ap_const_logic_1;
        else 
            descriptor_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    descriptor_V_we1_assign_proc : process(ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter14)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter14) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895)))) then 
            descriptor_V_we1 <= ap_const_logic_1;
        else 
            descriptor_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond6_fu_1253_p2 <= "1" when (i1_reg_848 = ap_const_lv2_2) else "0";
    exitcond_flatten3_fu_1270_p2 <= "1" when (indvar_flatten2_reg_859 = ap_const_lv9_100) else "0";
    exitcond_flatten_fu_1282_p2 <= "1" when (indvar_flatten_reg_870 = ap_const_lv9_80) else "0";
    grp_fu_1095_p2 <= "1" when (signed(Gy_fu_1614_p2) > signed(ap_const_lv9_0)) else "0";
    grp_fu_1100_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_86_fu_1596_p1));
    grp_fu_1105_p2 <= "1" when (signed(Gx_fu_1589_p2) > signed(ap_const_lv9_0)) else "0";
    grp_fu_1110_p3 <= 
        tmp_86_fu_1596_p1 when (grp_fu_1105_p2(0) = '1') else 
        grp_fu_1100_p2;
    grp_fu_1117_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310));
    i_6_fu_1242_p2 <= std_logic_vector(unsigned(i_reg_837) + unsigned(ap_const_lv7_1));
    i_7_fu_1259_p2 <= std_logic_vector(unsigned(i1_reg_848) + unsigned(ap_const_lv2_1));
    image_buffer_0_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);

    image_buffer_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_0_ce0 <= ap_const_logic_1;
        else 
            image_buffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_10_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_A)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_8)))) then 
            image_buffer_10_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_9))) then 
            image_buffer_10_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_10_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_10_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_10_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_A)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_9)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_8)))) then 
            image_buffer_10_ce0 <= ap_const_logic_1;
        else 
            image_buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_10_ce1 <= ap_const_logic_1;
        else 
            image_buffer_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_11_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_B)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_9)))) then 
            image_buffer_11_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_A))) then 
            image_buffer_11_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_11_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_11_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_11_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_B)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_A)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_9)))) then 
            image_buffer_11_ce0 <= ap_const_logic_1;
        else 
            image_buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_11_ce1 <= ap_const_logic_1;
        else 
            image_buffer_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_12_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_C)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_A)))) then 
            image_buffer_12_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_B))) then 
            image_buffer_12_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_12_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_12_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_12_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_C)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_B)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_A)))) then 
            image_buffer_12_ce0 <= ap_const_logic_1;
        else 
            image_buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_12_ce1 <= ap_const_logic_1;
        else 
            image_buffer_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_13_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_D)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_B)))) then 
            image_buffer_13_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_C))) then 
            image_buffer_13_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_13_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_13_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_13_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_D)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_C)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_B)))) then 
            image_buffer_13_ce0 <= ap_const_logic_1;
        else 
            image_buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_13_ce1 <= ap_const_logic_1;
        else 
            image_buffer_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_14_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_E)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_C)))) then 
            image_buffer_14_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_D))) then 
            image_buffer_14_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_14_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_14_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_14_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_E)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_D)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_C)))) then 
            image_buffer_14_ce0 <= ap_const_logic_1;
        else 
            image_buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_14_ce1 <= ap_const_logic_1;
        else 
            image_buffer_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_15_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_D)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((y_mid2_reg_1943 = ap_const_lv5_0)) and not((y_mid2_reg_1943 = ap_const_lv5_1)) and not((y_mid2_reg_1943 = ap_const_lv5_2)) and not((y_mid2_reg_1943 = ap_const_lv5_3)) and not((y_mid2_reg_1943 = ap_const_lv5_4)) and not((y_mid2_reg_1943 = ap_const_lv5_5)) and not((y_mid2_reg_1943 = ap_const_lv5_6)) and not((y_mid2_reg_1943 = ap_const_lv5_7)) and not((y_mid2_reg_1943 = ap_const_lv5_8)) and not((y_mid2_reg_1943 = ap_const_lv5_9)) and not((y_mid2_reg_1943 = ap_const_lv5_A)) and not((y_mid2_reg_1943 = ap_const_lv5_B)) and not((y_mid2_reg_1943 = ap_const_lv5_C)) and not((y_mid2_reg_1943 = ap_const_lv5_D)) and not((y_mid2_reg_1943 = ap_const_lv5_E))))) then 
            image_buffer_15_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_E))) then 
            image_buffer_15_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_15_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_15_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_15_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_E)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_D)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((y_mid2_reg_1943 = ap_const_lv5_0)) and not((y_mid2_reg_1943 = ap_const_lv5_1)) and not((y_mid2_reg_1943 = ap_const_lv5_2)) and not((y_mid2_reg_1943 = ap_const_lv5_3)) and not((y_mid2_reg_1943 = ap_const_lv5_4)) and not((y_mid2_reg_1943 = ap_const_lv5_5)) and not((y_mid2_reg_1943 = ap_const_lv5_6)) and not((y_mid2_reg_1943 = ap_const_lv5_7)) and not((y_mid2_reg_1943 = ap_const_lv5_8)) and not((y_mid2_reg_1943 = ap_const_lv5_9)) and not((y_mid2_reg_1943 = ap_const_lv5_A)) and not((y_mid2_reg_1943 = ap_const_lv5_B)) and not((y_mid2_reg_1943 = ap_const_lv5_C)) and not((y_mid2_reg_1943 = ap_const_lv5_D)) and not((y_mid2_reg_1943 = ap_const_lv5_E))))) then 
            image_buffer_15_ce0 <= ap_const_logic_1;
        else 
            image_buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_15_ce1 <= ap_const_logic_1;
        else 
            image_buffer_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_16_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1, ap_condition_1696)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
            if ((y_mid2_reg_1943 = ap_const_lv5_E)) then 
                image_buffer_16_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
            elsif ((ap_condition_1696 = ap_const_boolean_1)) then 
                image_buffer_16_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
            else 
                image_buffer_16_address0 <= "XXXXXX";
            end if;
        else 
            image_buffer_16_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_16_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_16_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_E)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((y_mid2_reg_1943 = ap_const_lv5_0)) and not((y_mid2_reg_1943 = ap_const_lv5_1)) and not((y_mid2_reg_1943 = ap_const_lv5_2)) and not((y_mid2_reg_1943 = ap_const_lv5_3)) and not((y_mid2_reg_1943 = ap_const_lv5_4)) and not((y_mid2_reg_1943 = ap_const_lv5_5)) and not((y_mid2_reg_1943 = ap_const_lv5_6)) and not((y_mid2_reg_1943 = ap_const_lv5_7)) and not((y_mid2_reg_1943 = ap_const_lv5_8)) and not((y_mid2_reg_1943 = ap_const_lv5_9)) and not((y_mid2_reg_1943 = ap_const_lv5_A)) and not((y_mid2_reg_1943 = ap_const_lv5_B)) and not((y_mid2_reg_1943 = ap_const_lv5_C)) and not((y_mid2_reg_1943 = ap_const_lv5_D)) and not((y_mid2_reg_1943 = ap_const_lv5_E))))) then 
            image_buffer_16_ce0 <= ap_const_logic_1;
        else 
            image_buffer_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_16_ce1 <= ap_const_logic_1;
        else 
            image_buffer_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_17_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);

    image_buffer_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_17_ce0 <= ap_const_logic_1;
        else 
            image_buffer_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_1_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
            if ((y_mid2_reg_1943 = ap_const_lv5_1)) then 
                image_buffer_1_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
            elsif ((y_mid2_reg_1943 = ap_const_lv5_0)) then 
                image_buffer_1_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
            else 
                image_buffer_1_address0 <= "XXXXXX";
            end if;
        else 
            image_buffer_1_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_1_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_1_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_1)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_0)))) then 
            image_buffer_1_ce0 <= ap_const_logic_1;
        else 
            image_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_1_ce1 <= ap_const_logic_1;
        else 
            image_buffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_2_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_0)))) then 
            image_buffer_2_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_1))) then 
            image_buffer_2_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_2_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_2_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_2_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_1)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_0)))) then 
            image_buffer_2_ce0 <= ap_const_logic_1;
        else 
            image_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_2_ce1 <= ap_const_logic_1;
        else 
            image_buffer_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_3_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_3)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_1)))) then 
            image_buffer_3_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_2))) then 
            image_buffer_3_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_3_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_3_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_3_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_3)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_1)))) then 
            image_buffer_3_ce0 <= ap_const_logic_1;
        else 
            image_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_3_ce1 <= ap_const_logic_1;
        else 
            image_buffer_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_4_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_4)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_2)))) then 
            image_buffer_4_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_3))) then 
            image_buffer_4_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_4_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_4_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_4_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_4)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_3)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_2)))) then 
            image_buffer_4_ce0 <= ap_const_logic_1;
        else 
            image_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_4_ce1 <= ap_const_logic_1;
        else 
            image_buffer_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_5_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_5)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_3)))) then 
            image_buffer_5_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_4))) then 
            image_buffer_5_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_5_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_5_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_5_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_5)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_4)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_3)))) then 
            image_buffer_5_ce0 <= ap_const_logic_1;
        else 
            image_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_5_ce1 <= ap_const_logic_1;
        else 
            image_buffer_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_6_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_6)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_4)))) then 
            image_buffer_6_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_5))) then 
            image_buffer_6_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_6_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_6_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_6_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_6)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_5)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_4)))) then 
            image_buffer_6_ce0 <= ap_const_logic_1;
        else 
            image_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_6_ce1 <= ap_const_logic_1;
        else 
            image_buffer_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_7_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_7)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_5)))) then 
            image_buffer_7_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_6))) then 
            image_buffer_7_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_7_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_7_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_7_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_7)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_6)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_5)))) then 
            image_buffer_7_ce0 <= ap_const_logic_1;
        else 
            image_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_7_ce1 <= ap_const_logic_1;
        else 
            image_buffer_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_8_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_8)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_6)))) then 
            image_buffer_8_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_7))) then 
            image_buffer_8_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_8_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_8_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_8_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_8)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_7)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_6)))) then 
            image_buffer_8_ce0 <= ap_const_logic_1;
        else 
            image_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_8_ce1 <= ap_const_logic_1;
        else 
            image_buffer_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_9_address0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2, tmp_90_fu_1501_p1, tmp_94_fu_1552_p1)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_9)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_7)))) then 
            image_buffer_9_address0 <= tmp_94_fu_1552_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_8))) then 
            image_buffer_9_address0 <= tmp_90_fu_1501_p1(6 - 1 downto 0);
        else 
            image_buffer_9_address0 <= "XXXXXX";
        end if; 
    end process;

    image_buffer_9_address1 <= tmp_92_fu_1526_p1(6 - 1 downto 0);

    image_buffer_9_ce0_assign_proc : process(y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_9)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_8)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (y_mid2_reg_1943 = ap_const_lv5_7)))) then 
            image_buffer_9_ce0 <= ap_const_logic_1;
        else 
            image_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_buffer_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter2)) then 
            image_buffer_9_ce1 <= ap_const_logic_1;
        else 
            image_buffer_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next2_fu_1276_p2 <= std_logic_vector(unsigned(indvar_flatten2_reg_859) + unsigned(ap_const_lv9_1));
    indvar_flatten_next_fu_1294_p3 <= 
        ap_const_lv9_1 when (exitcond_flatten_fu_1282_p2(0) = '1') else 
        indvar_flatten_op_fu_1288_p2;
    indvar_flatten_op_fu_1288_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_870) + unsigned(ap_const_lv9_1));

    lut0_address0_assign_proc : process(tmp_103_fu_1684_p1, tmp_101_fu_1689_p1, ap_enable_reg_pp0_iter5, ap_condition_718, ap_condition_729)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter5)) then
            if ((ap_condition_729 = ap_const_boolean_1)) then 
                lut0_address0 <= tmp_101_fu_1689_p1(8 - 1 downto 0);
            elsif ((ap_condition_718 = ap_const_boolean_1)) then 
                lut0_address0 <= tmp_103_fu_1684_p1(8 - 1 downto 0);
            else 
                lut0_address0 <= "XXXXXXXX";
            end if;
        else 
            lut0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lut0_ce0_assign_proc : process(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895, tmp_98_reg_2324, or_cond_reg_2328, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = tmp_98_reg_2324)) and (ap_const_lv1_0 = or_cond_reg_2328) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5)) or ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_98_reg_2324)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = or_cond_reg_2328)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5)))) then 
            lut0_ce0 <= ap_const_logic_1;
        else 
            lut0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut0_load_1_cast_cas_fu_1703_p1 <= std_logic_vector(resize(unsigned(lut0_q0),8));
    lut0_load_cast_cast_fu_1719_p1 <= std_logic_vector(resize(unsigned(lut0_q0),8));

    lut1_address0_assign_proc : process(tmp_103_reg_2348, tmp_101_reg_2360, ap_enable_reg_pp0_iter6, ap_condition_763, ap_condition_788)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter6)) then
            if ((ap_condition_788 = ap_const_boolean_1)) then 
                lut1_address0 <= tmp_101_reg_2360(8 - 1 downto 0);
            elsif ((ap_condition_763 = ap_const_boolean_1)) then 
                lut1_address0 <= tmp_103_reg_2348(8 - 1 downto 0);
            else 
                lut1_address0 <= "XXXXXXXX";
            end if;
        else 
            lut1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lut1_ce0_assign_proc : process(ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter5_or_cond_reg_2328, tmp_104_fu_1707_p2, tmp_102_fu_1723_p2, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_or_cond_reg_2328) and (ap_const_lv1_0 = tmp_104_fu_1707_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6)) or ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) and (ap_const_lv1_0 = tmp_102_fu_1723_p2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_or_cond_reg_2328)) and (ap_const_lv1_0 = tmp_102_fu_1723_p2))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6)))) then 
            lut1_ce0 <= ap_const_logic_1;
        else 
            lut1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut2_address0_assign_proc : process(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348, ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360, ap_enable_reg_pp0_iter7, ap_condition_809, ap_condition_831)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter7)) then
            if ((ap_condition_831 = ap_const_boolean_1)) then 
                lut2_address0 <= ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360(8 - 1 downto 0);
            elsif ((ap_condition_809 = ap_const_boolean_1)) then 
                lut2_address0 <= ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348(8 - 1 downto 0);
            else 
                lut2_address0 <= "XXXXXXXX";
            end if;
        else 
            lut2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lut2_ce0_assign_proc : process(ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter6_or_cond_reg_2328, tmp_104_reg_2384, tmp_102_reg_2400, tmp_106_fu_1735_p2, tmp_105_fu_1740_p2, ap_enable_reg_pp0_iter7)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) and (ap_const_lv1_0 = tmp_104_reg_2384) and (ap_const_lv1_0 = tmp_106_fu_1735_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7)) or ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) and (ap_const_lv1_0 = tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_fu_1740_p2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = tmp_102_reg_2400) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_or_cond_reg_2328)) and (ap_const_lv1_0 = tmp_105_fu_1740_p2))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7)))) then 
            lut2_ce0 <= ap_const_logic_1;
        else 
            lut2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut3_address0_assign_proc : process(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348, ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360, ap_enable_reg_pp0_iter8, ap_condition_853, ap_condition_877)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter8)) then
            if ((ap_condition_877 = ap_const_boolean_1)) then 
                lut3_address0 <= ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360(8 - 1 downto 0);
            elsif ((ap_condition_853 = ap_const_boolean_1)) then 
                lut3_address0 <= ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348(8 - 1 downto 0);
            else 
                lut3_address0 <= "XXXXXXXX";
            end if;
        else 
            lut3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lut3_ce0_assign_proc : process(ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895, ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324, ap_pipeline_reg_pp0_iter7_or_cond_reg_2328, ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384, ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400, tmp_106_reg_2409, tmp_105_reg_2418, tmp_108_fu_1748_p2, tmp_107_fu_1757_p2, ap_enable_reg_pp0_iter8)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) and (ap_const_lv1_0 = tmp_106_reg_2409) and (ap_const_lv1_0 = tmp_108_fu_1748_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter8)) or ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_reg_2418) and (ap_const_lv1_0 = tmp_107_fu_1757_p2)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) and (ap_const_lv1_0 = tmp_105_reg_2418) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter7_or_cond_reg_2328)) and (ap_const_lv1_0 = tmp_107_fu_1757_p2))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter8)))) then 
            lut3_ce0 <= ap_const_logic_1;
        else 
            lut3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        mag_cast_fu_1694_p1 <= std_logic_vector(resize(signed(mag_reg_2342),32));

    mag_fu_1677_p3 <= 
        tmp_96_reg_2317 when (abscond_fu_1672_p2(0) = '1') else 
        neg_fu_1667_p2;
    neg_fu_1667_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(tmp_96_reg_2317));
    or_cond_fu_1661_p2 <= (tmp_99_fu_1649_p2 and tmp_100_fu_1655_p2);
    p_shl3_fu_1320_p3 <= (tmp_81_fu_1312_p3 & ap_const_lv3_0);
    p_shl3_mid1_fu_1437_p3 <= (tmp_85_fu_1429_p3 & ap_const_lv3_0);
    p_shl3_mid2_fu_1445_p3 <= 
        p_shl3_mid_fu_1371_p3 when (tmp_94_mid_fu_1392_p2(0) = '1') else 
        p_shl3_mid1_fu_1437_p3;
    p_shl3_mid_fu_1371_p3 <= 
        ap_const_lv4_0 when (exitcond_flatten_reg_1904(0) = '1') else 
        p_shl3_fu_1320_p3;
    p_shl5_cast_fu_1805_p1 <= std_logic_vector(resize(unsigned(p_shl5_fu_1798_p3),3));
    p_shl5_fu_1798_p3 <= (ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214 & ap_const_lv1_0);
    rev_fu_1386_p2 <= (tmp_83_fu_1378_p3 xor ap_const_lv1_1);

    sum_address0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_state3, ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953, tmp_87_fu_1265_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter4)) then 
            sum_address0 <= ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            sum_address0 <= tmp_87_fu_1265_p1(1 - 1 downto 0);
        else 
            sum_address0 <= "X";
        end if; 
    end process;

    sum_address1 <= ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953;

    sum_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter4) or ((ap_const_lv1_1 = ap_CS_fsm_state3)))) then 
            sum_ce0 <= ap_const_logic_1;
        else 
            sum_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_ce1_assign_proc : process(ap_enable_reg_pp0_iter6)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter6)) then 
            sum_ce1 <= ap_const_logic_1;
        else 
            sum_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sum_d0 <= ap_const_lv32_0;
    sum_d1 <= std_logic_vector(unsigned(sum_load_reg_2372) + unsigned(mag_cast_fu_1694_p1));

    sum_we0_assign_proc : process(exitcond6_fu_1253_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond6_fu_1253_p2)))) then 
            sum_we0 <= ap_const_logic_1;
        else 
            sum_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_we1_assign_proc : process(ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6)))) then 
            sum_we1 <= ap_const_logic_1;
        else 
            sum_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_cast_fu_1824_p1 <= std_logic_vector(resize(unsigned(tmp_112_fu_1815_p4),7));
    tmp2_fu_1809_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1805_p1) + unsigned(y_offset_cast_mid2_c_fu_1795_p1));
    tmp3_fu_1853_p2 <= std_logic_vector(unsigned(tmp5_cast_fu_1849_p1) + unsigned(tmp4_cast_fu_1836_p1));
    tmp4_cast_fu_1836_p1 <= std_logic_vector(resize(unsigned(tmp_114_fu_1828_p4),7));
    tmp5_cast_fu_1849_p1 <= std_logic_vector(resize(unsigned(tmp5_fu_1840_p4),7));
    tmp5_fu_1840_p4 <= ((ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924 & ap_const_lv1_0) & ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062);
    tmp_100_cast_mid2_fu_1488_p1 <= std_logic_vector(resize(unsigned(tmp_100_cast_mid2_v_fu_1482_p2),6));
    tmp_100_cast_mid2_v_fu_1482_p2 <= (blkPosX_mid2_fu_1475_p3 or ap_const_lv5_2);
    tmp_100_fu_1655_p2 <= "1" when (signed(Gy_fu_1614_p2) < signed(ap_const_lv9_1)) else "0";
    tmp_101_fu_1689_p1 <= std_logic_vector(resize(unsigned(reg_1232),64));
    tmp_102_fu_1723_p2 <= "1" when (unsigned(abs_fu_1713_p3) < unsigned(lut0_load_cast_cast_fu_1719_p1)) else "0";
    tmp_103_fu_1684_p1 <= std_logic_vector(resize(unsigned(reg_1232),64));
    tmp_104_fu_1707_p2 <= "1" when (unsigned(abs5_fu_1697_p3) < unsigned(lut0_load_1_cast_cas_fu_1703_p1)) else "0";
    tmp_105_fu_1740_p2 <= "1" when (unsigned(abs_reg_2393) < unsigned(lut1_q0)) else "0";
    tmp_106_fu_1735_p2 <= "1" when (unsigned(abs5_reg_2377) < unsigned(lut1_q0)) else "0";
    tmp_107_fu_1757_p2 <= "1" when (unsigned(abs_cast8_cast_fu_1754_p1) < unsigned(lut2_q0)) else "0";
    tmp_108_fu_1748_p2 <= "1" when (unsigned(abs5_cast6_cast_fu_1745_p1) < unsigned(lut2_q0)) else "0";
    tmp_109_fu_1775_p2 <= "1" when (unsigned(abs_cast9_cast_fu_1772_p1) < unsigned(lut3_q0)) else "0";
    tmp_110_fu_1766_p2 <= "1" when (unsigned(abs5_cast7_cast_fu_1763_p1) < unsigned(lut3_q0)) else "0";
    tmp_111_cast_fu_1581_p1 <= std_logic_vector(resize(unsigned(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914),9));
    tmp_112_fu_1815_p4 <= ((ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214 & ap_const_lv1_0) & tmp2_fu_1809_p2);
    tmp_114_cast_fu_1585_p1 <= std_logic_vector(resize(unsigned(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951),9));
    tmp_114_fu_1828_p4 <= ((ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948 & ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924) & ap_const_lv2_0);
    tmp_115_fu_1859_p2 <= std_logic_vector(unsigned(tmp3_fu_1853_p2) + unsigned(tmp1_cast_fu_1824_p1));
    tmp_116_fu_1865_p1 <= std_logic_vector(resize(unsigned(tmp_115_reg_2465),64));
    tmp_117_cast_fu_1606_p1 <= std_logic_vector(resize(unsigned(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988),9));
        tmp_117_fu_1869_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter12_mag_reg_2342),15));

    tmp_118_cast_fu_1610_p1 <= std_logic_vector(resize(unsigned(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025),9));
    tmp_118_fu_1872_p2 <= std_logic_vector(unsigned(descriptor_V_q0) + unsigned(tmp_117_fu_1869_p1));
    tmp_80_fu_1302_p4 <= y_phi_fu_896_p4(4 downto 3);
    tmp_81_fu_1312_p3 <= y_phi_fu_896_p4(3 downto 3);
    tmp_82_fu_1355_p1 <= blkPosX_mid2_v_v_fu_1348_p3(1 - 1 downto 0);
    tmp_83_fu_1378_p3 <= x_reg_903(4 downto 4);
    tmp_84_fu_1411_p4 <= y_2_dup_fu_1397_p2(4 downto 3);
    tmp_85_fu_1429_p3 <= y_2_dup_fu_1397_p2(3 downto 3);
    tmp_86_fu_1596_p1 <= Gx_fu_1589_p2(8 - 1 downto 0);
    tmp_87_fu_1265_p1 <= std_logic_vector(resize(unsigned(i1_reg_848),64));
    tmp_89_fu_1495_p2 <= std_logic_vector(unsigned(tmp_100_cast_mid2_fu_1488_p1) + unsigned(x_cast_fu_1492_p1));
    tmp_90_fu_1501_p1 <= std_logic_vector(resize(unsigned(tmp_89_fu_1495_p2),64));
    tmp_91_fu_1521_p2 <= std_logic_vector(unsigned(x_mid2_reg_1931) + unsigned(blkPosX_mid2_fu_1475_p3));
    tmp_92_fu_1526_p1 <= std_logic_vector(resize(unsigned(tmp_91_fu_1521_p2),64));
    tmp_92_mid2_fu_1359_p1 <= std_logic_vector(resize(unsigned(blkPosX_mid2_v_v_fu_1348_p3),64));
    tmp_93_fu_1546_p2 <= (tmp_91_fu_1521_p2 or ap_const_lv5_1);
    tmp_94_fu_1552_p1 <= std_logic_vector(resize(unsigned(tmp_93_fu_1546_p2),64));
    tmp_94_mid_fu_1392_p2 <= (exitcond_flatten_reg_1904 or rev_fu_1386_p2);
    tmp_95_fu_1621_p1 <= Gy_fu_1614_p2(8 - 1 downto 0);
    tmp_96_fu_1629_p2 <= std_logic_vector(signed(Gx_cast_fu_1602_p1) - signed(Gy_cast_fu_1625_p1));
    tmp_97_fu_1635_p2 <= (Gy_fu_1614_p2 or Gx_fu_1589_p2);
    tmp_98_fu_1641_p3 <= tmp_97_fu_1635_p2(8 downto 8);
    tmp_99_fu_1649_p2 <= "1" when (signed(Gx_fu_1589_p2) < signed(ap_const_lv9_1)) else "0";
    tmp_fu_1236_p2 <= "1" when (i_reg_837 = ap_const_lv7_48) else "0";
    tmp_s_fu_1248_p1 <= std_logic_vector(resize(unsigned(i_reg_837),64));
    x_2_fu_1469_p2 <= std_logic_vector(unsigned(x_mid2_fu_1403_p3) + unsigned(ap_const_lv5_2));
    x_cast_fu_1492_p1 <= std_logic_vector(resize(unsigned(x_mid2_reg_1931),6));
    x_mid2_fu_1403_p3 <= 
        x_mid_fu_1335_p3 when (tmp_94_mid_fu_1392_p2(0) = '1') else 
        ap_const_lv5_0;
    x_mid_fu_1335_p3 <= 
        ap_const_lv5_0 when (exitcond_flatten_reg_1904(0) = '1') else 
        x_reg_903;
    y_2_dup_fu_1397_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(y_mid_fu_1328_p3));
    y_mid2_fu_1453_p3 <= 
        y_mid_fu_1328_p3 when (tmp_94_mid_fu_1392_p2(0) = '1') else 
        y_2_dup_fu_1397_p2;
    y_mid_fu_1328_p3 <= 
        ap_const_lv5_0 when (exitcond_flatten_reg_1904(0) = '1') else 
        y_phi_fu_896_p4;
    y_offset_cast_mid2_c_fu_1795_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938),3));
    y_offset_cast_mid2_fu_1421_p3 <= 
        y_offset_cast_mid_fu_1364_p3 when (tmp_94_mid_fu_1392_p2(0) = '1') else 
        tmp_84_fu_1411_p4;
    y_offset_cast_mid_fu_1364_p3 <= 
        ap_const_lv2_0 when (exitcond_flatten_reg_1904(0) = '1') else 
        tmp_80_fu_1302_p4;

    y_phi_fu_896_p4_assign_proc : process(y_reg_892, y_mid2_reg_1943, ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            y_phi_fu_896_p4 <= y_mid2_reg_1943;
        else 
            y_phi_fu_896_p4 <= y_reg_892;
        end if; 
    end process;

end behav;
