/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcie_misc_perst.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 4:15p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:49 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_pcie_misc_perst.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 4:15p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_MISC_PERST_H__
#define BCHP_PCIE_MISC_PERST_H__

/***************************************************************************
 *PCIE_MISC_PERST - PCI-E Miscellaneous Registers (Fundamental reset)
 ***************************************************************************/
#define BCHP_PCIE_MISC_PERST_ECO_CTRL_PERST      0x00414100 /* ECO PCIE Reset Control Register */
#define BCHP_PCIE_MISC_PERST_CCE_STATUS          0x00414104 /* Config Copy Engine Status */

/***************************************************************************
 *ECO_CTRL_PERST - ECO PCIE Reset Control Register
 ***************************************************************************/
/* PCIE_MISC_PERST :: ECO_CTRL_PERST :: reserved0 [31:16] */
#define BCHP_PCIE_MISC_PERST_ECO_CTRL_PERST_reserved0_MASK         0xffff0000
#define BCHP_PCIE_MISC_PERST_ECO_CTRL_PERST_reserved0_SHIFT        16

/* PCIE_MISC_PERST :: ECO_CTRL_PERST :: ECO_PERST_N [15:00] */
#define BCHP_PCIE_MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_MASK       0x0000ffff
#define BCHP_PCIE_MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_SHIFT      0
#define BCHP_PCIE_MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_DEFAULT    0x00000000

/***************************************************************************
 *CCE_STATUS - Config Copy Engine Status
 ***************************************************************************/
/* PCIE_MISC_PERST :: CCE_STATUS :: CCE_DONE [31:31] */
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_DONE_MASK              0x80000000
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_DONE_SHIFT             31

/* PCIE_MISC_PERST :: CCE_STATUS :: reserved0 [30:03] */
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_reserved0_MASK             0x7ffffff8
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_reserved0_SHIFT            3

/* PCIE_MISC_PERST :: CCE_STATUS :: CCE_BAD_GISB_ACCESS [02:02] */
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_BAD_GISB_ACCESS_MASK   0x00000004
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_BAD_GISB_ACCESS_SHIFT  2

/* PCIE_MISC_PERST :: CCE_STATUS :: CCE_BAD_I2C_ACCESS [01:01] */
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_BAD_I2C_ACCESS_MASK    0x00000002
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_BAD_I2C_ACCESS_SHIFT   1

/* PCIE_MISC_PERST :: CCE_STATUS :: CCE_BAD_SECTION_ID [00:00] */
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_BAD_SECTION_ID_MASK    0x00000001
#define BCHP_PCIE_MISC_PERST_CCE_STATUS_CCE_BAD_SECTION_ID_SHIFT   0

#endif /* #ifndef BCHP_PCIE_MISC_PERST_H__ */

/* End of File */
