// Seed: 4127574708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @* begin : LABEL_0
    wait (-1);
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd63
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_4,
      id_4,
      id_10,
      id_2,
      id_4
  );
  inout wire id_9;
  input wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
endmodule
