<profile>

<section name = "Vivado HLS Report for 'HWAccel'" level="0">
<item name = "Date">Mon Jun 11 23:41:54 2018
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">HardwareAccel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.91, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, 7, 7, 7, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 8, 526, 280</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 130</column>
<column name="Register">-, -, 200, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">3, 10, 2, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="HWAccel_AXI_L_s_axi_U">HWAccel_AXI_L_s_axi, 4, 0, 196, 180</column>
<column name="HWAccel_mul_32s_3bkb_U1">HWAccel_mul_32s_3bkb, 0, 4, 165, 50</column>
<column name="HWAccel_mul_32s_3bkb_U2">HWAccel_mul_32s_3bkb, 0, 4, 165, 50</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="s_mask_val_address0">27, 5, 2, 10</column>
<column name="s_screen_val_address0">44, 9, 2, 18</column>
<column name="s_screen_val_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="reg_118">32, 0, 32, 0</column>
<column name="reg_122">32, 0, 32, 0</column>
<column name="reg_126">32, 0, 32, 0</column>
<column name="reg_130">32, 0, 32, 0</column>
<column name="reg_146">32, 0, 32, 0</column>
<column name="reg_151">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_L_AWVALID">in, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_AWREADY">out, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_AWADDR">in, 6, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_WVALID">in, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_WREADY">out, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_WDATA">in, 32, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_WSTRB">in, 4, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_ARVALID">in, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_ARREADY">out, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_ARADDR">in, 6, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_RVALID">out, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_RREADY">in, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_RDATA">out, 32, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_RRESP">out, 2, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_BVALID">out, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_BREADY">in, 1, s_axi, AXI_L, array</column>
<column name="s_axi_AXI_L_BRESP">out, 2, s_axi, AXI_L, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, HWAccel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, HWAccel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, HWAccel, return value</column>
</table>
</item>
</section>
</profile>
