Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun May 22 23:47:34 2022
| Host         : DESKTOP-ROOP1B8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     210         
LUTAR-1    Warning           LUT drives async reset alert    4           
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (242)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (525)
5. checking no_input_delay (13)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (242)
--------------------------
 There are 146 register/latch pins with no clock driven by root clock pin: Div/clkn_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clk_divizat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (525)
--------------------------------------------------
 There are 525 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.429        0.000                      0                    1        0.460        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.429        0.000                      0                    1        0.460        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 Div/clkn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Div/clkn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.580ns (37.061%)  route 0.985ns (62.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    Div/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Div/clkn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Div/clkn_reg/Q
                         net (fo=2, routed)           0.985     6.527    Div/clk50
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.651 r  Div/clkn_i_1/O
                         net (fo=1, routed)           0.000     6.651    Div/p_0_in
    SLICE_X36Y46         FDRE                                         r  Div/clkn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    Div/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Div/clkn_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    Div/clkn_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Div/clkn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Div/clkn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.758%)  route 0.365ns (66.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    Div/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Div/clkn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Div/clkn_reg/Q
                         net (fo=2, routed)           0.365     1.952    Div/clk50
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Div/clkn_i_1/O
                         net (fo=1, routed)           0.000     1.997    Div/p_0_in
    SLICE_X36Y46         FDRE                                         r  Div/clkn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    Div/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Div/clkn_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    Div/clkn_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Div/clkn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Div/clkn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Div/clkn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Div/clkn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Div/clkn_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           530 Endpoints
Min Delay           530 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C/RGB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.600ns  (logic 10.307ns (52.588%)  route 9.293ns (47.412%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          3.426     3.944    C/y_reg[4]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.068 r  C/RGB4_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     4.068    C/RGB4_carry__0_i_7__1_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.618 r  C/RGB4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.618    C/RGB4_carry__0_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.732 r  C/RGB4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.732    C/RGB4_carry__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.066 r  C/RGB4_carry__2/O[1]
                         net (fo=4, routed)           1.057     6.124    C/RGB4_carry__2_n_6
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    10.339 r  C/RGB3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.341    C/RGB3__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.859 r  C/RGB3__1/P[2]
                         net (fo=2, routed)           1.467    13.325    C/RGB3__1_n_103
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.124    13.449 r  C/RGB3_carry_i_1/O
                         net (fo=1, routed)           0.000    13.449    C/RGB3_carry_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.850 r  C/RGB3_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    C/RGB3_carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.184 r  C/RGB3_carry__0/O[1]
                         net (fo=1, routed)           0.825    15.009    C/RGB3_carry__0_n_6
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.312 r  C/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.312    C/i__carry__4_i_3_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.845 r  C/RGB2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.845    C/RGB2_inferred__0/i__carry__4_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.962 r  C/RGB2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.962    C/RGB2_inferred__0/i__carry__5_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.277 f  C/RGB2_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.980    17.257    C/RGB2_inferred__0/i__carry__6_n_4
    SLICE_X14Y9          LUT2 (Prop_lut2_I1_O)        0.307    17.564 r  C/RGB1_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    17.564    C/RGB1_carry__2_i_1__0_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.940 r  C/RGB1_carry__2/CO[3]
                         net (fo=3, routed)           1.535    19.476    C/RGB1_carry__2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.124    19.600 r  C/RGB[0]_i_1__2/O
                         net (fo=1, routed)           0.000    19.600    C/RGB[0]_i_1__2_n_0
    SLICE_X8Y18          FDCE                                         r  C/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C/RGB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.216ns  (logic 10.307ns (53.639%)  route 8.909ns (46.361%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          3.426     3.944    C/y_reg[4]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.068 r  C/RGB4_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     4.068    C/RGB4_carry__0_i_7__1_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.618 r  C/RGB4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.618    C/RGB4_carry__0_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.732 r  C/RGB4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.732    C/RGB4_carry__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.066 r  C/RGB4_carry__2/O[1]
                         net (fo=4, routed)           1.057     6.124    C/RGB4_carry__2_n_6
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    10.339 r  C/RGB3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.341    C/RGB3__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.859 r  C/RGB3__1/P[2]
                         net (fo=2, routed)           1.467    13.325    C/RGB3__1_n_103
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.124    13.449 r  C/RGB3_carry_i_1/O
                         net (fo=1, routed)           0.000    13.449    C/RGB3_carry_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.850 r  C/RGB3_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    C/RGB3_carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.184 r  C/RGB3_carry__0/O[1]
                         net (fo=1, routed)           0.825    15.009    C/RGB3_carry__0_n_6
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.312 r  C/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.312    C/i__carry__4_i_3_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.845 r  C/RGB2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.845    C/RGB2_inferred__0/i__carry__4_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.962 r  C/RGB2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.962    C/RGB2_inferred__0/i__carry__5_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.277 f  C/RGB2_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.980    17.257    C/RGB2_inferred__0/i__carry__6_n_4
    SLICE_X14Y9          LUT2 (Prop_lut2_I1_O)        0.307    17.564 r  C/RGB1_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    17.564    C/RGB1_carry__2_i_1__0_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.940 r  C/RGB1_carry__2/CO[3]
                         net (fo=3, routed)           1.151    19.092    C/RGB1_carry__2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.124    19.216 r  C/RGB[2]_i_2__2/O
                         net (fo=1, routed)           0.000    19.216    C/RGB[2]_i_2__2_n_0
    SLICE_X8Y18          FDCE                                         r  C/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.205ns  (logic 10.307ns (53.670%)  route 8.898ns (46.330%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          3.426     3.944    C/y_reg[4]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.068 r  C/RGB4_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     4.068    C/RGB4_carry__0_i_7__1_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.618 r  C/RGB4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.618    C/RGB4_carry__0_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.732 r  C/RGB4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.732    C/RGB4_carry__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.066 r  C/RGB4_carry__2/O[1]
                         net (fo=4, routed)           1.057     6.124    C/RGB4_carry__2_n_6
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    10.339 r  C/RGB3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.341    C/RGB3__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.859 r  C/RGB3__1/P[2]
                         net (fo=2, routed)           1.467    13.325    C/RGB3__1_n_103
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.124    13.449 r  C/RGB3_carry_i_1/O
                         net (fo=1, routed)           0.000    13.449    C/RGB3_carry_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.850 r  C/RGB3_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    C/RGB3_carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.184 r  C/RGB3_carry__0/O[1]
                         net (fo=1, routed)           0.825    15.009    C/RGB3_carry__0_n_6
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.312 r  C/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.312    C/i__carry__4_i_3_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.845 r  C/RGB2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.845    C/RGB2_inferred__0/i__carry__4_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.962 r  C/RGB2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.962    C/RGB2_inferred__0/i__carry__5_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.277 f  C/RGB2_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.980    17.257    C/RGB2_inferred__0/i__carry__6_n_4
    SLICE_X14Y9          LUT2 (Prop_lut2_I1_O)        0.307    17.564 r  C/RGB1_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    17.564    C/RGB1_carry__2_i_1__0_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.940 r  C/RGB1_carry__2/CO[3]
                         net (fo=3, routed)           1.140    19.081    C/RGB1_carry__2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.124    19.205 r  C/RGB[1]_i_1__2/O
                         net (fo=1, routed)           0.000    19.205    C/RGB[1]_i_1__2_n_0
    SLICE_X8Y18          FDCE                                         r  C/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.911ns  (logic 5.366ns (38.575%)  route 8.545ns (61.425%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=12, routed)          4.276     5.740    sw_IBUF[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.864 r  vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.077     6.941    T/vgaRed[3]_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I2_O)        0.124     7.065 r  T/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.498    T/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  T/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.759    10.381    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.911 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.911    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 5.361ns (41.442%)  route 7.575ns (58.558%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=12, routed)          4.276     5.740    sw_IBUF[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.864 r  vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.761     6.625    T/vgaRed[3]_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  T/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.151     6.900    T/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.024 r  T/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.386     9.410    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.935 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.935    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.258ns  (logic 5.214ns (42.538%)  route 7.044ns (57.462%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=12, routed)          4.276     5.740    sw_IBUF[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.864 r  vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.679     6.543    T/vgaRed[3]_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.667 r  T/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.088     8.756    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.258 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.258    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 3.188ns (35.839%)  route 5.707ns (64.161%))
  Logic Levels:           16  (CARRY4=12 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          2.097     2.615    y_reg[4]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     2.739 r  x[0]_i_65/O
                         net (fo=1, routed)           0.000     2.739    x[0]_i_65_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.137 r  x_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.137    x_reg[0]_i_49_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  x_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.251    x_reg[0]_i_35_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  x_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.365    x_reg[0]_i_21_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 f  x_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.253     4.732    BDreapta/CO[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.856 r  BDreapta/x[0]_i_4/O
                         net (fo=63, routed)          2.357     7.213    BDreapta/n8_reg_0
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.337 r  BDreapta/x[0]_i_7/O
                         net (fo=1, routed)           0.000     7.337    BDreapta/x[0]_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  BDreapta/x_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    BDreapta/x_reg[0]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.987 r  BDreapta/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.987    BDreapta/x_reg[4]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.104 r  BDreapta/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.104    BDreapta/x_reg[8]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.221 r  BDreapta/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    BDreapta/x_reg[12]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.338 r  BDreapta/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    BDreapta/x_reg[16]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  BDreapta/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    BDreapta/x_reg[20]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  BDreapta/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    BDreapta/x_reg[24]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  BDreapta/x_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.895    BDreapta_n_31
    SLICE_X10Y24         FDCE                                         r  x_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 3.180ns (35.781%)  route 5.707ns (64.219%))
  Logic Levels:           16  (CARRY4=12 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          2.097     2.615    y_reg[4]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     2.739 r  x[0]_i_65/O
                         net (fo=1, routed)           0.000     2.739    x[0]_i_65_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.137 r  x_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.137    x_reg[0]_i_49_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  x_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.251    x_reg[0]_i_35_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  x_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.365    x_reg[0]_i_21_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 f  x_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.253     4.732    BDreapta/CO[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.856 r  BDreapta/x[0]_i_4/O
                         net (fo=63, routed)          2.357     7.213    BDreapta/n8_reg_0
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.337 r  BDreapta/x[0]_i_7/O
                         net (fo=1, routed)           0.000     7.337    BDreapta/x[0]_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  BDreapta/x_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    BDreapta/x_reg[0]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.987 r  BDreapta/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.987    BDreapta/x_reg[4]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.104 r  BDreapta/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.104    BDreapta/x_reg[8]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.221 r  BDreapta/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    BDreapta/x_reg[12]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.338 r  BDreapta/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    BDreapta/x_reg[16]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  BDreapta/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    BDreapta/x_reg[20]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  BDreapta/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    BDreapta/x_reg[24]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.887 r  BDreapta/x_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.887    BDreapta_n_29
    SLICE_X10Y24         FDCE                                         r  x_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 3.104ns (35.227%)  route 5.707ns (64.773%))
  Logic Levels:           16  (CARRY4=12 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          2.097     2.615    y_reg[4]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     2.739 r  x[0]_i_65/O
                         net (fo=1, routed)           0.000     2.739    x[0]_i_65_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.137 r  x_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.137    x_reg[0]_i_49_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  x_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.251    x_reg[0]_i_35_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  x_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.365    x_reg[0]_i_21_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 f  x_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.253     4.732    BDreapta/CO[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.856 r  BDreapta/x[0]_i_4/O
                         net (fo=63, routed)          2.357     7.213    BDreapta/n8_reg_0
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.337 r  BDreapta/x[0]_i_7/O
                         net (fo=1, routed)           0.000     7.337    BDreapta/x[0]_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  BDreapta/x_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    BDreapta/x_reg[0]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.987 r  BDreapta/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.987    BDreapta/x_reg[4]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.104 r  BDreapta/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.104    BDreapta/x_reg[8]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.221 r  BDreapta/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    BDreapta/x_reg[12]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.338 r  BDreapta/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    BDreapta/x_reg[16]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  BDreapta/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    BDreapta/x_reg[20]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  BDreapta/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    BDreapta/x_reg[24]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.811 r  BDreapta/x_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.811    BDreapta_n_30
    SLICE_X10Y24         FDCE                                         r  x_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.791ns  (logic 3.084ns (35.080%)  route 5.707ns (64.920%))
  Logic Levels:           16  (CARRY4=12 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  y_reg[4]/Q
                         net (fo=20, routed)          2.097     2.615    y_reg[4]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     2.739 r  x[0]_i_65/O
                         net (fo=1, routed)           0.000     2.739    x[0]_i_65_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.137 r  x_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.137    x_reg[0]_i_49_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  x_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.251    x_reg[0]_i_35_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  x_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.365    x_reg[0]_i_21_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 f  x_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.253     4.732    BDreapta/CO[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.856 r  BDreapta/x[0]_i_4/O
                         net (fo=63, routed)          2.357     7.213    BDreapta/n8_reg_0
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.337 r  BDreapta/x[0]_i_7/O
                         net (fo=1, routed)           0.000     7.337    BDreapta/x[0]_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  BDreapta/x_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    BDreapta/x_reg[0]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.987 r  BDreapta/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.987    BDreapta/x_reg[4]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.104 r  BDreapta/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.104    BDreapta/x_reg[8]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.221 r  BDreapta/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    BDreapta/x_reg[12]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.338 r  BDreapta/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    BDreapta/x_reg[16]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  BDreapta/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    BDreapta/x_reg[20]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  BDreapta/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    BDreapta/x_reg[24]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.791 r  BDreapta/x_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.791    BDreapta_n_32
    SLICE_X10Y24         FDCE                                         r  x_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BJos/n6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BJos/n7_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  BJos/n6_reg/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BJos/n6_reg/Q
                         net (fo=2, routed)           0.097     0.238    BJos/n6
    SLICE_X1Y21          FDCE                                         r  BJos/n7_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BJos/n1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BJos/n2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  BJos/n1_reg/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BJos/n1_reg/Q
                         net (fo=2, routed)           0.098     0.239    BJos/n1
    SLICE_X1Y21          FDCE                                         r  BJos/n2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BSus/n2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BSus/n3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE                         0.000     0.000 r  BSus/n2_reg/C
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BSus/n2_reg/Q
                         net (fo=2, routed)           0.150     0.291    BSus/n2
    SLICE_X2Y22          FDCE                                         r  BSus/n3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BSus/n4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BSus/n5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE                         0.000     0.000 r  BSus/n4_reg/C
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BSus/n4_reg/Q
                         net (fo=2, routed)           0.127     0.291    BSus/n4
    SLICE_X3Y22          FDCE                                         r  BSus/n5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BStanga/n2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BStanga/n3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE                         0.000     0.000 r  BStanga/n2_reg/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BStanga/n2_reg/Q
                         net (fo=2, routed)           0.128     0.292    BStanga/n2
    SLICE_X13Y24         FDCE                                         r  BStanga/n3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BJos/n2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BJos/n3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  BJos/n2_reg/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BJos/n2_reg/Q
                         net (fo=2, routed)           0.170     0.311    BJos/n2
    SLICE_X1Y21          FDCE                                         r  BJos/n3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BDreapta/n2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BDreapta/n3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.355%)  route 0.149ns (47.645%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE                         0.000     0.000 r  BDreapta/n2_reg/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BDreapta/n2_reg/Q
                         net (fo=2, routed)           0.149     0.313    BDreapta/n2
    SLICE_X12Y25         FDCE                                         r  BDreapta/n3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BDreapta/n6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BDreapta/n7_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.107%)  route 0.179ns (55.893%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE                         0.000     0.000 r  BDreapta/n6_reg/C
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BDreapta/n6_reg/Q
                         net (fo=2, routed)           0.179     0.320    BDreapta/n6
    SLICE_X12Y25         FDCE                                         r  BDreapta/n7_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BStanga/n3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BStanga/n4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE                         0.000     0.000 r  BStanga/n3_reg/C
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BStanga/n3_reg/Q
                         net (fo=2, routed)           0.180     0.321    BStanga/n3
    SLICE_X13Y24         FDCE                                         r  BStanga/n4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BDreapta/n4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BDreapta/n5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE                         0.000     0.000 r  BDreapta/n4_reg/C
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BDreapta/n4_reg/Q
                         net (fo=2, routed)           0.181     0.322    BDreapta/n4
    SLICE_X11Y26         FDCE                                         r  BDreapta/n5_reg/D
  -------------------------------------------------------------------    -------------------





