design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/run/media/tholin/e6042058-84c8-448b-be8a-b40bc065b34b/TMBoC/openlane/MC14500,wrapped_MC14500,23_03_28_14_38,flow completed,0h1m23s0ms,0h1m6s0ms,20164.60905349794,0.0054,9074.074074074073,15.49,508.66,49,0,0,0,0,0,0,0,0,0,-1,-1,1394,420,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1153199.0,0.0,7.73,10.19,0.0,0.0,-1,72,93,33,54,0,0,0,54,3,2,3,2,8,2,0,2,15,19,4,50,40,7,97,3315.6800000000003,-1,-1,-1,-1,-1,-1,-1,-1,-1,6.38,10.0,100.0,10,4,1,45,17.000,12.190,0.3,0.4,sky130_fd_sc_hd,10,AREA 0
