// Seed: 3726144076
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_4 = id_1;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  timeunit 1ps; type_6(
      .id_0(1), .id_1(id_3), .id_2(id_2)
  );
  logic id_4;
  logic id_5;
  always begin
    id_1 = "";
  end
  assign id_2 = id_0;
  assign id_2[(1'b0)] = id_3;
endmodule
`default_nettype id_4
