<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p679" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_679{left:629px;bottom:933px;letter-spacing:0.11px;word-spacing:-1.16px;}
#t2_679{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_679{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_679{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_679{left:160px;bottom:879px;}
#t6_679{left:197px;bottom:879px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t7_679{left:197px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t8_679{left:197px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t9_679{left:197px;bottom:829px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ta_679{left:160px;bottom:801px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_679{left:160px;bottom:785px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_679{left:160px;bottom:756px;}
#td_679{left:197px;bottom:756px;letter-spacing:-0.11px;word-spacing:0.01px;}
#te_679{left:197px;bottom:733px;}
#tf_679{left:234px;bottom:733px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_679{left:234px;bottom:716px;letter-spacing:-0.12px;}
#th_679{left:234px;bottom:699px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ti_679{left:234px;bottom:682px;letter-spacing:-0.11px;}
#tj_679{left:197px;bottom:659px;}
#tk_679{left:234px;bottom:659px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_679{left:234px;bottom:643px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tm_679{left:197px;bottom:620px;}
#tn_679{left:234px;bottom:620px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_679{left:234px;bottom:603px;letter-spacing:-0.12px;word-spacing:-0.96px;}
#tp_679{left:234px;bottom:586px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_679{left:160px;bottom:559px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tr_679{left:160px;bottom:542px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ts_679{left:184px;bottom:515px;letter-spacing:-0.25px;word-spacing:0.02px;}
#tt_679{left:184px;bottom:500px;letter-spacing:-0.23px;word-spacing:-0.06px;}
#tu_679{left:184px;bottom:486px;letter-spacing:-0.27px;}
#tv_679{left:273px;bottom:486px;letter-spacing:-0.24px;}
#tw_679{left:184px;bottom:471px;letter-spacing:-0.23px;word-spacing:-0.01px;}
#tx_679{left:184px;bottom:456px;letter-spacing:-0.23px;word-spacing:-0.09px;}
#ty_679{left:184px;bottom:441px;letter-spacing:-0.22px;}
#tz_679{left:273px;bottom:441px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t10_679{left:184px;bottom:427px;letter-spacing:-0.24px;}
#t11_679{left:95px;bottom:383px;letter-spacing:0.14px;}
#t12_679{left:160px;bottom:383px;letter-spacing:0.12px;word-spacing:0.01px;}
#t13_679{left:160px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t14_679{left:338px;bottom:357px;letter-spacing:-0.22px;}
#t15_679{left:356px;bottom:356px;}
#t16_679{left:360px;bottom:357px;letter-spacing:-0.25px;}
#t17_679{left:387px;bottom:356px;letter-spacing:-0.09px;}
#t18_679{left:410px;bottom:357px;letter-spacing:-0.24px;}
#t19_679{left:440px;bottom:356px;}
#t1a_679{left:444px;bottom:357px;letter-spacing:-0.24px;}
#t1b_679{left:473px;bottom:356px;letter-spacing:-0.12px;}
#t1c_679{left:160px;bottom:339px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1d_679{left:160px;bottom:310px;}
#t1e_679{left:197px;bottom:310px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1f_679{left:538px;bottom:311px;letter-spacing:-0.22px;}
#t1g_679{left:559px;bottom:310px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_679{left:197px;bottom:293px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1i_679{left:160px;bottom:264px;}
#t1j_679{left:197px;bottom:264px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1k_679{left:537px;bottom:265px;letter-spacing:-0.22px;}
#t1l_679{left:558px;bottom:264px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t1m_679{left:197px;bottom:248px;letter-spacing:-0.1px;word-spacing:-0.04px;}

.s1_679{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_679{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_679{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_679{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_679{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.t.v0_679{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts679" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg679Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg679" style="-webkit-user-select: none;"><object width="825" height="990" data="679/679.svg" type="image/svg+xml" id="pdf679" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_679" class="t s1_679">Memory Order Model </span>
<span id="t2_679" class="t s2_679">ARM DDI 0100I </span><span id="t3_679" class="t s1_679">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_679" class="t s2_679">B2-23 </span>
<span id="t5_679" class="t s3_679">• </span><span id="t6_679" class="t s3_679">The execution of an instruction (or unified) TLB maintenance operation is only guaranteed to be </span>
<span id="t7_679" class="t s3_679">visible to the instruction fetch after the execution of a DSB operation to ensure the completion of the </span>
<span id="t8_679" class="t s3_679">TLB operation and a subsequent PrefetchFlush operation, the taking of an exception, or the return </span>
<span id="t9_679" class="t s3_679">from an exception. </span>
<span id="ta_679" class="t s3_679">The following rules apply when writing page table entries to ensure their visibility to subsequent </span>
<span id="tb_679" class="t s3_679">transactions (including cache maintenance operations): </span>
<span id="tc_679" class="t s3_679">• </span><span id="td_679" class="t s3_679">The TLB page table walk is treated as a separate observer for the purposes of TLB maintenance: </span>
<span id="te_679" class="t s3_679">— </span><span id="tf_679" class="t s3_679">A write to the page tables (once cleaned from the cache if appropriate) is only guaranteed to </span>
<span id="tg_679" class="t s3_679">be seen by a page table walk caused by an explicit load or store after the execution of a DSB </span>
<span id="th_679" class="t s3_679">operation. However, it is guaranteed that any writes to the page tables will not be seen by an </span>
<span id="ti_679" class="t s3_679">explicit memory transaction occurring in program order before the write to the page tables. </span>
<span id="tj_679" class="t s3_679">— </span><span id="tk_679" class="t s3_679">A clean of the page table must be performed between writing to the page tables and their </span>
<span id="tl_679" class="t s3_679">visibility by a hardware page table walk if the page tables are held in WB cacheable memory. </span>
<span id="tm_679" class="t s3_679">— </span><span id="tn_679" class="t s3_679">A write to the page tables (once cleaned from the cache if appropriate) is only guaranteed to </span>
<span id="to_679" class="t s3_679">be seen by a page table walk caused by an instruction fetch of an instruction following the write </span>
<span id="tp_679" class="t s3_679">to the page tables after the execution of a DSB operation and a PrefetchFlush operation. </span>
<span id="tq_679" class="t s3_679">The typical code for writing a page table entry (covering changes to the instruction or data mappings) in a </span>
<span id="tr_679" class="t s3_679">uniprocessor system is therefore: </span>
<span id="ts_679" class="t v0_679 s4_679">STR rx, [Page table entry] ; </span>
<span id="tt_679" class="t v0_679 s4_679">Clean line [Page table entry] </span>
<span id="tu_679" class="t v0_679 s4_679">DSB </span><span id="tv_679" class="t v0_679 s4_679">; ensures visibility of the data cleaned from the D Cache </span>
<span id="tw_679" class="t v0_679 s4_679">Invalidate TLB entry by MVA [page address] </span>
<span id="tx_679" class="t v0_679 s4_679">Invalidate BTB </span>
<span id="ty_679" class="t v0_679 s4_679">DSB </span><span id="tz_679" class="t v0_679 s4_679">; ensure completion of the Invalidate TLB </span>
<span id="t10_679" class="t v0_679 s4_679">PrefetchFlush </span>
<span id="t11_679" class="t s5_679">B2.7.4 </span><span id="t12_679" class="t s5_679">Synchronization primitives and the memory order model </span>
<span id="t13_679" class="t s3_679">The synchronization primitives, </span><span id="t14_679" class="t v0_679 s4_679">SWP</span><span id="t15_679" class="t s3_679">/</span><span id="t16_679" class="t v0_679 s4_679">SWPB </span><span id="t17_679" class="t s3_679">and </span><span id="t18_679" class="t v0_679 s4_679">LDREX</span><span id="t19_679" class="t s3_679">/</span><span id="t1a_679" class="t v0_679 s4_679">STREX</span><span id="t1b_679" class="t s3_679">, follow the memory ordering model of the </span>
<span id="t1c_679" class="t s3_679">memory types accessed by those instructions. For this reason: </span>
<span id="t1d_679" class="t s3_679">• </span><span id="t1e_679" class="t s3_679">Portable code for claiming a spinlock is expected to include a </span><span id="t1f_679" class="t v0_679 s4_679">DMB </span><span id="t1g_679" class="t s3_679">instruction between claiming the </span>
<span id="t1h_679" class="t s3_679">spinlock and making accesses that make use of the spinlock. </span>
<span id="t1i_679" class="t s3_679">• </span><span id="t1j_679" class="t s3_679">Portable code for releasing a spinlock is expected to include a </span><span id="t1k_679" class="t v0_679 s4_679">DMB </span><span id="t1l_679" class="t s3_679">instruction before writing to clear </span>
<span id="t1m_679" class="t s3_679">the spinlock. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
