<DOC>
<DOCNO>
EP-0013347
</DOCNO>
<TEXT>
<DATE>
19800723
</DATE>
<IPC-CLASSIFICATIONS>
G06F-5/10 G06F-5/06 <main>G06F-13/00</main> 
</IPC-CLASSIFICATIONS>
<TITLE>
buffer memory device for data transfer between a processor and an input/output unit.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation  <sep>
</APPLICANT>
<INVENTOR>
heath chester a<sep>heath, chester a.<sep>heath, chester a.681 ne 30th placeboca raton, florida 33431us<sep>heath, chester a.<sep>heath, chester a.681 ne 30th placeboca raton, florida 33431us<sep>
</INVENTOR>
<ABSTRACT>
The device includes an intermediate memory (10), which temporarily stores a predetermined amount of data while the transfer between the processor (12) is carried out and the input / output device (14).The control circuit (92,96,100,106) and the inventory register (42) maintains this predetermined quantity equal to a threshold storage capacity which can be dynamically adjusted to minimize remaining time.The memory (10) and start-up times of the input / output devices.
</ABSTRACT>
</TEXT>
</DOC>
