\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\hypertarget{stm32g0xx__hal__rcc__ex_8h}{}\label{stm32g0xx__hal__rcc__ex_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc\_ex.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc\_ex.h}}


Header file of RCC HAL Extended module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC extended clocks structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_c_o___clock___source_ga50b7a89596fc4a355b8b895a96956998}{RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_c_o___clock___source_gaab2c71c02c7b79c1f12d2952e7cdba53}{RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\+\_\+\+PERIPHCLK\+\_\+\+USART1}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa9bbf70852f78f68d1c947dcbd5312b5}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+S1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC}}~0x00020000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga2fc90800e3059c5e65977746386f651c}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_s1___clock___source_ga6765ea04bb8a746b1a222411a8db127c}{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+SYSCLK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_s1___clock___source_gaf9b15b6c5681418687620089b47d155a}{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+PLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1ca14a2fdb0fc162ce9be4d8906916}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_s1___clock___source_gad64e358e6c41f9fdb1429ee42a1d1f49}{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07f20e83d3d2693ee70eea1e0e1fa04}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_s1___clock___source_gabd47afc352613b4925b1dd9946ebdb1a}{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+EXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5b01dcf9e78c02c362b8bc1b9d73f4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga2c5e64b7af7f986894c430da219d1356}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga8397af54fd2e5516534f48645d7ff272}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLLADC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec606efbea74aa3425b7f911f51fe6c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6642e349b787f27dba7198f0a93653}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6642e349b787f27dba7198f0a93653}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga354fb4ac5c3495e40f2cc9ef88d8e317}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5b01dcf9e78c02c362b8bc1b9d73f4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+S1 clock (I2\+S1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad5771140bc946caad161cdb1d85592b8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5b01dcf9e78c02c362b8bc1b9d73f4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+S1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8412a25c5a3b6dd8c8298caca860c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8412a25c5a3b6dd8c8298caca860c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab2ff47096d330f8909ea32e7374763ac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b65c3f939aa4de02340b35a065ee29}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the ADC interface clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b65c3f939aa4de02340b35a065ee29}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_ga8fb006f66c765cfb0b4b53a05d3d13a0}{IS\+\_\+\+RCC\+\_\+\+LSCOSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_ga6003fec797edb43f2d69424cf9da6a2b}{IS\+\_\+\+RCC\+\_\+\+USART1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_ga08abf8048ad8806f0fb9199ee3095436}{IS\+\_\+\+RCC\+\_\+\+I2\+C1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_ga6ad789464ca13da1dd20e0663d8a05ac}{IS\+\_\+\+RCC\+\_\+\+I2\+S1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_ga1807ca48bb133c760e218fba1b95e516}{IS\+\_\+\+RCC\+\_\+\+ADCCLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_gab9399ce0c45e751bdc947dcac11f7b89}{IS\+\_\+\+RCC\+\_\+\+USBCLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\+\_\+\+RCCEx\+\_\+\+Periph\+CLKConfig}} (\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}Periph\+Clk\+Init)
\item 
void \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKConfig}} (\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}Periph\+Clk\+Init)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKFreq}} (uint32\+\_\+t Periph\+Clk)
\item 
void \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gab76127c09ee117183a0a502c8012cb6d}{HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSCO}} (uint32\+\_\+t LSCOSource)
\item 
void \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gaab1246ffe1198dfc1cf498b6989ade38}{HAL\+\_\+\+RCCEx\+\_\+\+Disable\+LSCO}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL Extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 