
Device_for_measuring_microclimate_parameters.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df6c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000051b0  0800e100  0800e100  0000f100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080132b0  080132b0  000151ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080132b0  080132b0  000142b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080132b8  080132b8  000151ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080132b8  080132b8  000142b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080132bc  080132bc  000142bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  080132c0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000151ec  2**0
                  CONTENTS
 10 .bss          000050c8  200001ec  200001ec  000151ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200052b4  200052b4  000151ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000151ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bbaa  00000000  00000000  0001521c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cc5  00000000  00000000  00030dc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001770  00000000  00000000  00034a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000122b  00000000  00000000  00036200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004d69  00000000  00000000  0003742b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001adb7  00000000  00000000  0003c194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3f66  00000000  00000000  00056f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012aeb1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007968  00000000  00000000  0012aef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000088  00000000  00000000  0013285c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e0e4 	.word	0x0800e0e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800e0e4 	.word	0x0800e0e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	@ 0x30
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001026:	f002 f98d 	bl	8003344 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102a:	f000 f911 	bl	8001250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102e:	f000 fa65 	bl	80014fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001032:	f000 fa43 	bl	80014bc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001036:	f000 f9ed 	bl	8001414 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800103a:	f000 fa15 	bl	8001468 <MX_USART6_UART_Init>
  MX_IWDG_Init();
 800103e:	f000 f975 	bl	800132c <MX_IWDG_Init>
  MX_RTC_Init();
 8001042:	f000 f98d 	bl	8001360 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //   
  PID_Init(&pid_temp, TEMP_KP, TEMP_KI, TEMP_KD);
 8001046:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 800104a:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 80011c8 <main+0x1a8>
 800104e:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001052:	485e      	ldr	r0, [pc, #376]	@ (80011cc <main+0x1ac>)
 8001054:	f001 fe1e 	bl	8002c94 <PID_Init>
  PID_Init(&pid_hum, HUM_KP, HUM_KI, HUM_KD);
 8001058:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 80011d0 <main+0x1b0>
 800105c:	eddf 0a5d 	vldr	s1, [pc, #372]	@ 80011d4 <main+0x1b4>
 8001060:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 8001064:	485c      	ldr	r0, [pc, #368]	@ (80011d8 <main+0x1b8>)
 8001066:	f001 fe15 	bl	8002c94 <PID_Init>

  //    
  PID_SetOutputLimits(&pid_temp, 0.0f, 1.0f);
 800106a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800106e:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 80011dc <main+0x1bc>
 8001072:	4856      	ldr	r0, [pc, #344]	@ (80011cc <main+0x1ac>)
 8001074:	f001 fe37 	bl	8002ce6 <PID_SetOutputLimits>
  PID_SetOutputLimits(&pid_hum, 0.0f, 1.0f);
 8001078:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800107c:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 80011dc <main+0x1bc>
 8001080:	4855      	ldr	r0, [pc, #340]	@ (80011d8 <main+0x1b8>)
 8001082:	f001 fe30 	bl	8002ce6 <PID_SetOutputLimits>

  //  
  memset(history_data, 0, sizeof(history_data));
 8001086:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800108a:	2100      	movs	r1, #0
 800108c:	4854      	ldr	r0, [pc, #336]	@ (80011e0 <main+0x1c0>)
 800108e:	f00a f9e8 	bl	800b462 <memset>

  //  ESP 
  HAL_GPIO_WritePin(EN_ESP_Out_GPIO_Port, EN_ESP_Out_Pin, GPIO_PIN_SET);
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001098:	4852      	ldr	r0, [pc, #328]	@ (80011e4 <main+0x1c4>)
 800109a:	f002 ff15 	bl	8003ec8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RST_ESP_Out_GPIO_Port, RST_ESP_Out_Pin, GPIO_PIN_SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a4:	484f      	ldr	r0, [pc, #316]	@ (80011e4 <main+0x1c4>)
 80010a6:	f002 ff0f 	bl	8003ec8 <HAL_GPIO_WritePin>

  //   
  HAL_GPIO_WritePin(Heat_Out_GPIO_Port, Heat_Out_Pin, GPIO_PIN_RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2120      	movs	r1, #32
 80010ae:	484e      	ldr	r0, [pc, #312]	@ (80011e8 <main+0x1c8>)
 80010b0:	f002 ff0a 	bl	8003ec8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Humidification_Out_GPIO_Port, Humidification_Out_Pin, GPIO_PIN_RESET);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2140      	movs	r1, #64	@ 0x40
 80010b8:	484b      	ldr	r0, [pc, #300]	@ (80011e8 <main+0x1c8>)
 80010ba:	f002 ff05 	bl	8003ec8 <HAL_GPIO_WritePin>

  //  RS485   
  RS485_EnableRX();
 80010be:	f000 fe43 	bl	8001d48 <RS485_EnableRX>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80010c2:	f004 ffa7 	bl	8006014 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  //  
  const osMutexAttr_t mutex_attributes = {
 80010c6:	f107 0320 	add.w	r3, r7, #32
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	60da      	str	r2, [r3, #12]
 80010d4:	4b45      	ldr	r3, [pc, #276]	@ (80011ec <main+0x1cc>)
 80010d6:	623b      	str	r3, [r7, #32]
 80010d8:	2301      	movs	r3, #1
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
    .name = "SensorDataMutex",
    .attr_bits = osMutexRecursive
  };
  sensor_data_mutex = osMutexNew(&mutex_attributes);
 80010dc:	f107 0320 	add.w	r3, r7, #32
 80010e0:	4618      	mov	r0, r3
 80010e2:	f005 f8a3 	bl	800622c <osMutexNew>
 80010e6:	4603      	mov	r3, r0
 80010e8:	4a41      	ldr	r2, [pc, #260]	@ (80011f0 <main+0x1d0>)
 80010ea:	6013      	str	r3, [r2, #0]

  const osMutexAttr_t settings_mutex_attr = {
 80010ec:	f107 0310 	add.w	r3, r7, #16
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	4b3e      	ldr	r3, [pc, #248]	@ (80011f4 <main+0x1d4>)
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	2301      	movs	r3, #1
 8001100:	617b      	str	r3, [r7, #20]
    .name = "SettingsMutex",
    .attr_bits = osMutexRecursive
  };
  settings_mutex = osMutexNew(&settings_mutex_attr);
 8001102:	f107 0310 	add.w	r3, r7, #16
 8001106:	4618      	mov	r0, r3
 8001108:	f005 f890 	bl	800622c <osMutexNew>
 800110c:	4603      	mov	r3, r0
 800110e:	4a3a      	ldr	r2, [pc, #232]	@ (80011f8 <main+0x1d8>)
 8001110:	6013      	str	r3, [r2, #0]

  const osMutexAttr_t history_mutex_attr = {
 8001112:	463b      	mov	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	4b37      	ldr	r3, [pc, #220]	@ (80011fc <main+0x1dc>)
 8001120:	603b      	str	r3, [r7, #0]
 8001122:	2301      	movs	r3, #1
 8001124:	607b      	str	r3, [r7, #4]
    .name = "HistoryMutex",
    .attr_bits = osMutexRecursive
  };
  history_mutex = osMutexNew(&history_mutex_attr);
 8001126:	463b      	mov	r3, r7
 8001128:	4618      	mov	r0, r3
 800112a:	f005 f87f 	bl	800622c <osMutexNew>
 800112e:	4603      	mov	r3, r0
 8001130:	4a33      	ldr	r2, [pc, #204]	@ (8001200 <main+0x1e0>)
 8001132:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  //  
  sensor_data_queue = osMessageQueueNew(10, sizeof(SensorData), NULL);
 8001134:	2200      	movs	r2, #0
 8001136:	210c      	movs	r1, #12
 8001138:	200a      	movs	r0, #10
 800113a:	f005 f985 	bl	8006448 <osMessageQueueNew>
 800113e:	4603      	mov	r3, r0
 8001140:	4a30      	ldr	r2, [pc, #192]	@ (8001204 <main+0x1e4>)
 8001142:	6013      	str	r3, [r2, #0]
  settings_queue = osMessageQueueNew(10, sizeof(SystemSettings), NULL);
 8001144:	2200      	movs	r2, #0
 8001146:	210c      	movs	r1, #12
 8001148:	200a      	movs	r0, #10
 800114a:	f005 f97d 	bl	8006448 <osMessageQueueNew>
 800114e:	4603      	mov	r3, r0
 8001150:	4a2d      	ldr	r2, [pc, #180]	@ (8001208 <main+0x1e8>)
 8001152:	6013      	str	r3, [r2, #0]
  web_command_queue = osMessageQueueNew(20, 64, NULL);
 8001154:	2200      	movs	r2, #0
 8001156:	2140      	movs	r1, #64	@ 0x40
 8001158:	2014      	movs	r0, #20
 800115a:	f005 f975 	bl	8006448 <osMessageQueueNew>
 800115e:	4603      	mov	r3, r0
 8001160:	4a2a      	ldr	r2, [pc, #168]	@ (800120c <main+0x1ec>)
 8001162:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readRS485 */
  readRS485Handle = osThreadNew(StartReadRS485, NULL, &readRS485_attributes);
 8001164:	4a2a      	ldr	r2, [pc, #168]	@ (8001210 <main+0x1f0>)
 8001166:	2100      	movs	r1, #0
 8001168:	482a      	ldr	r0, [pc, #168]	@ (8001214 <main+0x1f4>)
 800116a:	f004 ffb2 	bl	80060d2 <osThreadNew>
 800116e:	4603      	mov	r3, r0
 8001170:	4a29      	ldr	r2, [pc, #164]	@ (8001218 <main+0x1f8>)
 8001172:	6013      	str	r3, [r2, #0]

  /* creation of controlPIDTemp */
  controlPIDTempHandle = osThreadNew(StartControlPIDTemp, NULL, &controlPIDTemp_attributes);
 8001174:	4a29      	ldr	r2, [pc, #164]	@ (800121c <main+0x1fc>)
 8001176:	2100      	movs	r1, #0
 8001178:	4829      	ldr	r0, [pc, #164]	@ (8001220 <main+0x200>)
 800117a:	f004 ffaa 	bl	80060d2 <osThreadNew>
 800117e:	4603      	mov	r3, r0
 8001180:	4a28      	ldr	r2, [pc, #160]	@ (8001224 <main+0x204>)
 8001182:	6013      	str	r3, [r2, #0]

  /* creation of controlPIDHum */
  controlPIDHumHandle = osThreadNew(StartControlPIDHum, NULL, &controlPIDHum_attributes);
 8001184:	4a28      	ldr	r2, [pc, #160]	@ (8001228 <main+0x208>)
 8001186:	2100      	movs	r1, #0
 8001188:	4828      	ldr	r0, [pc, #160]	@ (800122c <main+0x20c>)
 800118a:	f004 ffa2 	bl	80060d2 <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a27      	ldr	r2, [pc, #156]	@ (8001230 <main+0x210>)
 8001192:	6013      	str	r3, [r2, #0]

  /* creation of exchangeATComma */
  exchangeATCommaHandle = osThreadNew(StartExchangeATCommand, NULL, &exchangeATComma_attributes);
 8001194:	4a27      	ldr	r2, [pc, #156]	@ (8001234 <main+0x214>)
 8001196:	2100      	movs	r1, #0
 8001198:	4827      	ldr	r0, [pc, #156]	@ (8001238 <main+0x218>)
 800119a:	f004 ff9a 	bl	80060d2 <osThreadNew>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a26      	ldr	r2, [pc, #152]	@ (800123c <main+0x21c>)
 80011a2:	6013      	str	r3, [r2, #0]

  /* creation of webInterface */
  webInterfaceHandle = osThreadNew(StartWebInterface, NULL, &webInterface_attributes);
 80011a4:	4a26      	ldr	r2, [pc, #152]	@ (8001240 <main+0x220>)
 80011a6:	2100      	movs	r1, #0
 80011a8:	4826      	ldr	r0, [pc, #152]	@ (8001244 <main+0x224>)
 80011aa:	f004 ff92 	bl	80060d2 <osThreadNew>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a25      	ldr	r2, [pc, #148]	@ (8001248 <main+0x228>)
 80011b2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011b4:	f004 ff52 	bl	800605c <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    //   
    HAL_IWDG_Refresh(&hiwdg);
 80011b8:	4824      	ldr	r0, [pc, #144]	@ (800124c <main+0x22c>)
 80011ba:	f002 fee2 	bl	8003f82 <HAL_IWDG_Refresh>
    osDelay(100);
 80011be:	2064      	movs	r0, #100	@ 0x64
 80011c0:	f005 f819 	bl	80061f6 <osDelay>
    HAL_IWDG_Refresh(&hiwdg);
 80011c4:	bf00      	nop
 80011c6:	e7f7      	b.n	80011b8 <main+0x198>
 80011c8:	3d4ccccd 	.word	0x3d4ccccd
 80011cc:	20000588 	.word	0x20000588
 80011d0:	3f4ccccd 	.word	0x3f4ccccd
 80011d4:	3cf5c28f 	.word	0x3cf5c28f
 80011d8:	200005a4 	.word	0x200005a4
 80011dc:	00000000 	.word	0x00000000
 80011e0:	20000344 	.word	0x20000344
 80011e4:	40020800 	.word	0x40020800
 80011e8:	40020000 	.word	0x40020000
 80011ec:	08012910 	.word	0x08012910
 80011f0:	200005cc 	.word	0x200005cc
 80011f4:	08012920 	.word	0x08012920
 80011f8:	200005d0 	.word	0x200005d0
 80011fc:	08012930 	.word	0x08012930
 8001200:	200005d4 	.word	0x200005d4
 8001204:	200005c0 	.word	0x200005c0
 8001208:	200005c4 	.word	0x200005c4
 800120c:	200005c8 	.word	0x200005c8
 8001210:	08012db4 	.word	0x08012db4
 8001214:	08001631 	.word	0x08001631
 8001218:	20000324 	.word	0x20000324
 800121c:	08012dd8 	.word	0x08012dd8
 8001220:	08001825 	.word	0x08001825
 8001224:	20000328 	.word	0x20000328
 8001228:	08012dfc 	.word	0x08012dfc
 800122c:	080018fd 	.word	0x080018fd
 8001230:	2000032c 	.word	0x2000032c
 8001234:	08012e20 	.word	0x08012e20
 8001238:	080019fd 	.word	0x080019fd
 800123c:	20000330 	.word	0x20000330
 8001240:	08012e44 	.word	0x08012e44
 8001244:	08001a3d 	.word	0x08001a3d
 8001248:	20000334 	.word	0x20000334
 800124c:	20000208 	.word	0x20000208

08001250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b094      	sub	sp, #80	@ 0x50
 8001254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001256:	f107 0320 	add.w	r3, r7, #32
 800125a:	2230      	movs	r2, #48	@ 0x30
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f00a f8ff 	bl	800b462 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	4b2a      	ldr	r3, [pc, #168]	@ (8001324 <SystemClock_Config+0xd4>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127c:	4a29      	ldr	r2, [pc, #164]	@ (8001324 <SystemClock_Config+0xd4>)
 800127e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001282:	6413      	str	r3, [r2, #64]	@ 0x40
 8001284:	4b27      	ldr	r3, [pc, #156]	@ (8001324 <SystemClock_Config+0xd4>)
 8001286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001290:	2300      	movs	r3, #0
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <SystemClock_Config+0xd8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a23      	ldr	r2, [pc, #140]	@ (8001328 <SystemClock_Config+0xd8>)
 800129a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <SystemClock_Config+0xd8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 80012ac:	230d      	movs	r3, #13
 80012ae:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012b6:	2301      	movs	r3, #1
 80012b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012ba:	2301      	movs	r3, #1
 80012bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012be:	2302      	movs	r3, #2
 80012c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80012c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012c8:	2308      	movs	r3, #8
 80012ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012cc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80012d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012d2:	2302      	movs	r3, #2
 80012d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012d6:	2304      	movs	r3, #4
 80012d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012da:	f107 0320 	add.w	r3, r7, #32
 80012de:	4618      	mov	r0, r3
 80012e0:	f002 fe60 	bl	8003fa4 <HAL_RCC_OscConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012ea:	f001 fccd 	bl	8002c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ee:	230f      	movs	r3, #15
 80012f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f2:	2302      	movs	r3, #2
 80012f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012fa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001304:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	2105      	movs	r1, #5
 800130c:	4618      	mov	r0, r3
 800130e:	f003 f8c1 	bl	8004494 <HAL_RCC_ClockConfig>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001318:	f001 fcb6 	bl	8002c88 <Error_Handler>
  }
}
 800131c:	bf00      	nop
 800131e:	3750      	adds	r7, #80	@ 0x50
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40023800 	.word	0x40023800
 8001328:	40007000 	.word	0x40007000

0800132c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001330:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <MX_IWDG_Init+0x2c>)
 8001332:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <MX_IWDG_Init+0x30>)
 8001334:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8001336:	4b08      	ldr	r3, [pc, #32]	@ (8001358 <MX_IWDG_Init+0x2c>)
 8001338:	2203      	movs	r2, #3
 800133a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 800133c:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <MX_IWDG_Init+0x2c>)
 800133e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001342:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001344:	4804      	ldr	r0, [pc, #16]	@ (8001358 <MX_IWDG_Init+0x2c>)
 8001346:	f002 fdd8 	bl	8003efa <HAL_IWDG_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001350:	f001 fc9a 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000208 	.word	0x20000208
 800135c:	40003000 	.word	0x40003000

08001360 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001374:	2300      	movs	r3, #0
 8001376:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001378:	4b24      	ldr	r3, [pc, #144]	@ (800140c <MX_RTC_Init+0xac>)
 800137a:	4a25      	ldr	r2, [pc, #148]	@ (8001410 <MX_RTC_Init+0xb0>)
 800137c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800137e:	4b23      	ldr	r3, [pc, #140]	@ (800140c <MX_RTC_Init+0xac>)
 8001380:	2200      	movs	r2, #0
 8001382:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001384:	4b21      	ldr	r3, [pc, #132]	@ (800140c <MX_RTC_Init+0xac>)
 8001386:	227f      	movs	r2, #127	@ 0x7f
 8001388:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800138a:	4b20      	ldr	r3, [pc, #128]	@ (800140c <MX_RTC_Init+0xac>)
 800138c:	22ff      	movs	r2, #255	@ 0xff
 800138e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001390:	4b1e      	ldr	r3, [pc, #120]	@ (800140c <MX_RTC_Init+0xac>)
 8001392:	2200      	movs	r2, #0
 8001394:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001396:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <MX_RTC_Init+0xac>)
 8001398:	2200      	movs	r2, #0
 800139a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800139c:	4b1b      	ldr	r3, [pc, #108]	@ (800140c <MX_RTC_Init+0xac>)
 800139e:	2200      	movs	r2, #0
 80013a0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013a2:	481a      	ldr	r0, [pc, #104]	@ (800140c <MX_RTC_Init+0xac>)
 80013a4:	f003 fbaa 	bl	8004afc <HAL_RTC_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80013ae:	f001 fc6b 	bl	8002c88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2201      	movs	r2, #1
 80013ca:	4619      	mov	r1, r3
 80013cc:	480f      	ldr	r0, [pc, #60]	@ (800140c <MX_RTC_Init+0xac>)
 80013ce:	f003 fc16 	bl	8004bfe <HAL_RTC_SetTime>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80013d8:	f001 fc56 	bl	8002c88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80013dc:	2301      	movs	r3, #1
 80013de:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80013e0:	2301      	movs	r3, #1
 80013e2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80013e4:	2301      	movs	r3, #1
 80013e6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80013ec:	463b      	mov	r3, r7
 80013ee:	2201      	movs	r2, #1
 80013f0:	4619      	mov	r1, r3
 80013f2:	4806      	ldr	r0, [pc, #24]	@ (800140c <MX_RTC_Init+0xac>)
 80013f4:	f003 fcfb 	bl	8004dee <HAL_RTC_SetDate>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80013fe:	f001 fc43 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000214 	.word	0x20000214
 8001410:	40002800 	.word	0x40002800

08001414 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001418:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 800141a:	4a12      	ldr	r2, [pc, #72]	@ (8001464 <MX_USART1_UART_Init+0x50>)
 800141c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800141e:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 8001420:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001424:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001432:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 800143a:	220c      	movs	r2, #12
 800143c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143e:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	@ (8001460 <MX_USART1_UART_Init+0x4c>)
 800144c:	f004 f8fc 	bl	8005648 <HAL_UART_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001456:	f001 fc17 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000234 	.word	0x20000234
 8001464:	40011000 	.word	0x40011000

08001468 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 800146e:	4a12      	ldr	r2, [pc, #72]	@ (80014b8 <MX_USART6_UART_Init+0x50>)
 8001470:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001472:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 8001474:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001478:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001486:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 800148e:	220c      	movs	r2, #12
 8001490:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001492:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 800149a:	2200      	movs	r2, #0
 800149c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <MX_USART6_UART_Init+0x4c>)
 80014a0:	f004 f8d2 	bl	8005648 <HAL_UART_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80014aa:	f001 fbed 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000027c 	.word	0x2000027c
 80014b8:	40011400 	.word	0x40011400

080014bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <MX_DMA_Init+0x3c>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a0b      	ldr	r2, [pc, #44]	@ (80014f8 <MX_DMA_Init+0x3c>)
 80014cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <MX_DMA_Init+0x3c>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80014de:	2200      	movs	r2, #0
 80014e0:	2105      	movs	r1, #5
 80014e2:	2045      	movs	r0, #69	@ 0x45
 80014e4:	f002 f828 	bl	8003538 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80014e8:	2045      	movs	r0, #69	@ 0x45
 80014ea:	f002 f841 	bl	8003570 <HAL_NVIC_EnableIRQ>

}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40023800 	.word	0x40023800

080014fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08a      	sub	sp, #40	@ 0x28
 8001500:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
 8001516:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a41      	ldr	r2, [pc, #260]	@ (8001620 <MX_GPIO_Init+0x124>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b3f      	ldr	r3, [pc, #252]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b3b      	ldr	r3, [pc, #236]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a3a      	ldr	r2, [pc, #232]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b38      	ldr	r3, [pc, #224]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	4b34      	ldr	r3, [pc, #208]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a33      	ldr	r2, [pc, #204]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b31      	ldr	r3, [pc, #196]	@ (8001620 <MX_GPIO_Init+0x124>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	4b2d      	ldr	r3, [pc, #180]	@ (8001620 <MX_GPIO_Init+0x124>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	4a2c      	ldr	r2, [pc, #176]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	6313      	str	r3, [r2, #48]	@ 0x30
 8001576:	4b2a      	ldr	r3, [pc, #168]	@ (8001620 <MX_GPIO_Init+0x124>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Heat_Out_Pin|Humidification_Out_Pin|DE_RS_Out_Pin|RE_RS_Out_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 51c3 	mov.w	r1, #6240	@ 0x1860
 8001588:	4826      	ldr	r0, [pc, #152]	@ (8001624 <MX_GPIO_Init+0x128>)
 800158a:	f002 fc9d 	bl	8003ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RST_ESP_Out_Pin|EN_ESP_Out_Pin, GPIO_PIN_SET);
 800158e:	2201      	movs	r2, #1
 8001590:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001594:	4824      	ldr	r0, [pc, #144]	@ (8001628 <MX_GPIO_Init+0x12c>)
 8001596:	f002 fc97 	bl	8003ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_Alarm_Out_Pin|Led_Warning_Out_Pin|Led_WifI_Out_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	21e0      	movs	r1, #224	@ 0xe0
 800159e:	4823      	ldr	r0, [pc, #140]	@ (800162c <MX_GPIO_Init+0x130>)
 80015a0:	f002 fc92 	bl	8003ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Heat_Out_Pin Humidification_Out_Pin DE_RS_Out_Pin RE_RS_Out_Pin */
  GPIO_InitStruct.Pin = Heat_Out_Pin|Humidification_Out_Pin|DE_RS_Out_Pin|RE_RS_Out_Pin;
 80015a4:	f44f 53c3 	mov.w	r3, #6240	@ 0x1860
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4819      	ldr	r0, [pc, #100]	@ (8001624 <MX_GPIO_Init+0x128>)
 80015be:	f002 facf 	bl	8003b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : HumAlm_In_Pin HumRun_In_Pin HumServ_In_Pin */
  GPIO_InitStruct.Pin = HumAlm_In_Pin|HumRun_In_Pin|HumServ_In_Pin;
 80015c2:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80015c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	4815      	ldr	r0, [pc, #84]	@ (800162c <MX_GPIO_Init+0x130>)
 80015d8:	f002 fac2 	bl	8003b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_ESP_Out_Pin EN_ESP_Out_Pin */
  GPIO_InitStruct.Pin = RST_ESP_Out_Pin|EN_ESP_Out_Pin;
 80015dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4619      	mov	r1, r3
 80015f4:	480c      	ldr	r0, [pc, #48]	@ (8001628 <MX_GPIO_Init+0x12c>)
 80015f6:	f002 fab3 	bl	8003b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_Alarm_Out_Pin Led_Warning_Out_Pin Led_WifI_Out_Pin */
  GPIO_InitStruct.Pin = Led_Alarm_Out_Pin|Led_Warning_Out_Pin|Led_WifI_Out_Pin;
 80015fa:	23e0      	movs	r3, #224	@ 0xe0
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	4619      	mov	r1, r3
 8001610:	4806      	ldr	r0, [pc, #24]	@ (800162c <MX_GPIO_Init+0x130>)
 8001612:	f002 faa5 	bl	8003b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001616:	bf00      	nop
 8001618:	3728      	adds	r7, #40	@ 0x28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40023800 	.word	0x40023800
 8001624:	40020000 	.word	0x40020000
 8001628:	40020800 	.word	0x40020800
 800162c:	40020400 	.word	0x40020400

08001630 <StartReadRS485>:
/* USER CODE BEGIN 4 */
/**
  * @brief     RS485 
  */
void StartReadRS485(void *argument)
{
 8001630:	b590      	push	{r4, r7, lr}
 8001632:	b08f      	sub	sp, #60	@ 0x3c
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t last_save_time = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	637b      	str	r3, [r7, #52]	@ 0x34
  SensorData sensor_data;

  for(;;)
  {
    //     
    Send_Modbus_Request(MODBUS_ADDRESS, MODBUS_READ_HOLDING_REG,
 800163c:	2301      	movs	r3, #1
 800163e:	2201      	movs	r2, #1
 8001640:	2103      	movs	r1, #3
 8001642:	2001      	movs	r0, #1
 8001644:	f000 fbd4 	bl	8001df0 <Send_Modbus_Request>
                       TEMP_REG_ADDR, 1);
    RS485_EnableTX();
 8001648:	f000 fb68 	bl	8001d1c <RS485_EnableTX>
    HAL_UART_Transmit(&huart1, modbus_frame, 8, RS485_TIMEOUT);
 800164c:	2364      	movs	r3, #100	@ 0x64
 800164e:	2208      	movs	r2, #8
 8001650:	4966      	ldr	r1, [pc, #408]	@ (80017ec <StartReadRS485+0x1bc>)
 8001652:	4867      	ldr	r0, [pc, #412]	@ (80017f0 <StartReadRS485+0x1c0>)
 8001654:	f004 f848 	bl	80056e8 <HAL_UART_Transmit>
    RS485_EnableRX();
 8001658:	f000 fb76 	bl	8001d48 <RS485_EnableRX>

    //  
    if(HAL_UART_Receive(&huart1, rs485_rx_buffer, 7, RS485_TIMEOUT) == HAL_OK)
 800165c:	2364      	movs	r3, #100	@ 0x64
 800165e:	2207      	movs	r2, #7
 8001660:	4964      	ldr	r1, [pc, #400]	@ (80017f4 <StartReadRS485+0x1c4>)
 8001662:	4863      	ldr	r0, [pc, #396]	@ (80017f0 <StartReadRS485+0x1c0>)
 8001664:	f004 f8cb 	bl	80057fe <HAL_UART_Receive>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d114      	bne.n	8001698 <StartReadRS485+0x68>
    {
      uint16_t temp_raw;
      if(Parse_Modbus_Response(rs485_rx_buffer, &temp_raw, NULL))
 800166e:	f107 030a 	add.w	r3, r7, #10
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	485f      	ldr	r0, [pc, #380]	@ (80017f4 <StartReadRS485+0x1c4>)
 8001678:	f000 fbfa 	bl	8001e70 <Parse_Modbus_Response>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00a      	beq.n	8001698 <StartReadRS485+0x68>
      {
        sensor_data.temperature = temp_raw / 10.0f; //    * 10
 8001682:	897b      	ldrh	r3, [r7, #10]
 8001684:	ee07 3a90 	vmov	s15, r3
 8001688:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800168c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001690:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001694:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      }
    }

    osDelay(10);
 8001698:	200a      	movs	r0, #10
 800169a:	f004 fdac 	bl	80061f6 <osDelay>

    //     
    Send_Modbus_Request(MODBUS_ADDRESS, MODBUS_READ_HOLDING_REG,
 800169e:	2301      	movs	r3, #1
 80016a0:	2202      	movs	r2, #2
 80016a2:	2103      	movs	r1, #3
 80016a4:	2001      	movs	r0, #1
 80016a6:	f000 fba3 	bl	8001df0 <Send_Modbus_Request>
                       HUM_REG_ADDR, 1);
    RS485_EnableTX();
 80016aa:	f000 fb37 	bl	8001d1c <RS485_EnableTX>
    HAL_UART_Transmit(&huart1, modbus_frame, 8, RS485_TIMEOUT);
 80016ae:	2364      	movs	r3, #100	@ 0x64
 80016b0:	2208      	movs	r2, #8
 80016b2:	494e      	ldr	r1, [pc, #312]	@ (80017ec <StartReadRS485+0x1bc>)
 80016b4:	484e      	ldr	r0, [pc, #312]	@ (80017f0 <StartReadRS485+0x1c0>)
 80016b6:	f004 f817 	bl	80056e8 <HAL_UART_Transmit>
    RS485_EnableRX();
 80016ba:	f000 fb45 	bl	8001d48 <RS485_EnableRX>

    //  
    if(HAL_UART_Receive(&huart1, rs485_rx_buffer, 7, RS485_TIMEOUT) == HAL_OK)
 80016be:	2364      	movs	r3, #100	@ 0x64
 80016c0:	2207      	movs	r2, #7
 80016c2:	494c      	ldr	r1, [pc, #304]	@ (80017f4 <StartReadRS485+0x1c4>)
 80016c4:	484a      	ldr	r0, [pc, #296]	@ (80017f0 <StartReadRS485+0x1c0>)
 80016c6:	f004 f89a 	bl	80057fe <HAL_UART_Receive>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d114      	bne.n	80016fa <StartReadRS485+0xca>
    {
      uint16_t hum_raw;
      if(Parse_Modbus_Response(rs485_rx_buffer, NULL, &hum_raw))
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	461a      	mov	r2, r3
 80016d6:	2100      	movs	r1, #0
 80016d8:	4846      	ldr	r0, [pc, #280]	@ (80017f4 <StartReadRS485+0x1c4>)
 80016da:	f000 fbc9 	bl	8001e70 <Parse_Modbus_Response>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d00a      	beq.n	80016fa <StartReadRS485+0xca>
      {
        sensor_data.humidity = hum_raw / 10.0f; //    * 10
 80016e4:	893b      	ldrh	r3, [r7, #8]
 80016e6:	ee07 3a90 	vmov	s15, r3
 80016ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ee:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80016f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    }

    //   
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80016fa:	f107 0310 	add.w	r3, r7, #16
 80016fe:	2200      	movs	r2, #0
 8001700:	4619      	mov	r1, r3
 8001702:	483d      	ldr	r0, [pc, #244]	@ (80017f8 <StartReadRS485+0x1c8>)
 8001704:	f003 fb15 	bl	8004d32 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2200      	movs	r2, #0
 800170e:	4619      	mov	r1, r3
 8001710:	4839      	ldr	r0, [pc, #228]	@ (80017f8 <StartReadRS485+0x1c8>)
 8001712:	f003 fbf0 	bl	8004ef6 <HAL_RTC_GetDate>

    //  timestamp
    sensor_data.timestamp =
        (sDate.Year + 2000) * 100000000 +
 8001716:	7bfb      	ldrb	r3, [r7, #15]
 8001718:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800171c:	4a37      	ldr	r2, [pc, #220]	@ (80017fc <StartReadRS485+0x1cc>)
 800171e:	fb03 f202 	mul.w	r2, r3, r2
        sDate.Month * 1000000 +
 8001722:	7b7b      	ldrb	r3, [r7, #13]
 8001724:	4619      	mov	r1, r3
 8001726:	4b36      	ldr	r3, [pc, #216]	@ (8001800 <StartReadRS485+0x1d0>)
 8001728:	fb01 f303 	mul.w	r3, r1, r3
        (sDate.Year + 2000) * 100000000 +
 800172c:	441a      	add	r2, r3
        sDate.Date * 10000 +
 800172e:	7bbb      	ldrb	r3, [r7, #14]
 8001730:	4619      	mov	r1, r3
 8001732:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001736:	fb01 f303 	mul.w	r3, r1, r3
        sDate.Month * 1000000 +
 800173a:	441a      	add	r2, r3
        sTime.Hours * 100 +
 800173c:	7c3b      	ldrb	r3, [r7, #16]
 800173e:	4619      	mov	r1, r3
 8001740:	2364      	movs	r3, #100	@ 0x64
 8001742:	fb01 f303 	mul.w	r3, r1, r3
        sDate.Date * 10000 +
 8001746:	4413      	add	r3, r2
        sTime.Minutes;
 8001748:	7c7a      	ldrb	r2, [r7, #17]
        sTime.Hours * 100 +
 800174a:	4413      	add	r3, r2
    sensor_data.timestamp =
 800174c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    //      
    osMutexAcquire(sensor_data_mutex, osWaitForever);
 800174e:	4b2d      	ldr	r3, [pc, #180]	@ (8001804 <StartReadRS485+0x1d4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f04f 31ff 	mov.w	r1, #4294967295
 8001756:	4618      	mov	r0, r3
 8001758:	f004 fdee 	bl	8006338 <osMutexAcquire>
    current_sensor_data = sensor_data;
 800175c:	4b2a      	ldr	r3, [pc, #168]	@ (8001808 <StartReadRS485+0x1d8>)
 800175e:	461c      	mov	r4, r3
 8001760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001764:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001768:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osMutexRelease(sensor_data_mutex);
 800176c:	4b25      	ldr	r3, [pc, #148]	@ (8001804 <StartReadRS485+0x1d4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f004 fe2c 	bl	80063ce <osMutexRelease>

    //       
    osMessageQueuePut(sensor_data_queue, &sensor_data, 0, 0);
 8001776:	4b25      	ldr	r3, [pc, #148]	@ (800180c <StartReadRS485+0x1dc>)
 8001778:	6818      	ldr	r0, [r3, #0]
 800177a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800177e:	2300      	movs	r3, #0
 8001780:	2200      	movs	r2, #0
 8001782:	f004 fed5 	bl	8006530 <osMessageQueuePut>

    //     30 
    uint32_t current_time = osKernelGetTickCount();
 8001786:	f004 fc8f 	bl	80060a8 <osKernelGetTickCount>
 800178a:	6338      	str	r0, [r7, #48]	@ 0x30
    if((current_time - last_save_time) >= (30 * 60 * 1000)) // 30   
 800178c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800178e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	4a1f      	ldr	r2, [pc, #124]	@ (8001810 <StartReadRS485+0x1e0>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d307      	bcc.n	80017a8 <StartReadRS485+0x178>
    {
      Update_History(sensor_data);
 8001798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800179c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017a0:	f000 fbc0 	bl	8001f24 <Update_History>
      last_save_time = current_time;
 80017a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017a6:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    //  
    Update_LEDs();
 80017a8:	f000 fc0e 	bl	8001fc8 <Update_LEDs>

    //   
    humidifier_alarm = HAL_GPIO_ReadPin(HumAlm_In_GPIO_Port, HumAlm_In_Pin);
 80017ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017b0:	4818      	ldr	r0, [pc, #96]	@ (8001814 <StartReadRS485+0x1e4>)
 80017b2:	f002 fb71 	bl	8003e98 <HAL_GPIO_ReadPin>
 80017b6:	4603      	mov	r3, r0
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <StartReadRS485+0x1e8>)
 80017bc:	701a      	strb	r2, [r3, #0]
    humidifier_running = HAL_GPIO_ReadPin(HumRun_In_GPIO_Port, HumRun_In_Pin);
 80017be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017c2:	4814      	ldr	r0, [pc, #80]	@ (8001814 <StartReadRS485+0x1e4>)
 80017c4:	f002 fb68 	bl	8003e98 <HAL_GPIO_ReadPin>
 80017c8:	4603      	mov	r3, r0
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b13      	ldr	r3, [pc, #76]	@ (800181c <StartReadRS485+0x1ec>)
 80017ce:	701a      	strb	r2, [r3, #0]
    humidifier_service = HAL_GPIO_ReadPin(HumServ_In_GPIO_Port, HumServ_In_Pin);
 80017d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017d4:	480f      	ldr	r0, [pc, #60]	@ (8001814 <StartReadRS485+0x1e4>)
 80017d6:	f002 fb5f 	bl	8003e98 <HAL_GPIO_ReadPin>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <StartReadRS485+0x1f0>)
 80017e0:	701a      	strb	r2, [r3, #0]

    osDelay(5000); //    5 
 80017e2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80017e6:	f004 fd06 	bl	80061f6 <osDelay>
  {
 80017ea:	e727      	b.n	800163c <StartReadRS485+0xc>
 80017ec:	20000720 	.word	0x20000720
 80017f0:	20000234 	.word	0x20000234
 80017f4:	200005e0 	.word	0x200005e0
 80017f8:	20000214 	.word	0x20000214
 80017fc:	05f5e100 	.word	0x05f5e100
 8001800:	000f4240 	.word	0x000f4240
 8001804:	200005cc 	.word	0x200005cc
 8001808:	20000338 	.word	0x20000338
 800180c:	200005c0 	.word	0x200005c0
 8001810:	001b7740 	.word	0x001b7740
 8001814:	40020400 	.word	0x40020400
 8001818:	200005db 	.word	0x200005db
 800181c:	200005dc 	.word	0x200005dc
 8001820:	200005dd 	.word	0x200005dd

08001824 <StartControlPIDTemp>:

/**
  * @brief   
  */
void StartControlPIDTemp(void *argument)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08a      	sub	sp, #40	@ 0x28
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  float pid_output;

  for(;;)
  {
    //     
    if(osMessageQueueGet(sensor_data_queue, &sensor_data, NULL, 100) == osOK)
 800182c:	4b2d      	ldr	r3, [pc, #180]	@ (80018e4 <StartControlPIDTemp+0xc0>)
 800182e:	6818      	ldr	r0, [r3, #0]
 8001830:	f107 0118 	add.w	r1, r7, #24
 8001834:	2364      	movs	r3, #100	@ 0x64
 8001836:	2200      	movs	r2, #0
 8001838:	f004 feda 	bl	80065f0 <osMessageQueueGet>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d14a      	bne.n	80018d8 <StartControlPIDTemp+0xb4>
    {
      //      
      SystemSettings settings;
      osMutexAcquire(settings_mutex, osWaitForever);
 8001842:	4b29      	ldr	r3, [pc, #164]	@ (80018e8 <StartControlPIDTemp+0xc4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f04f 31ff 	mov.w	r1, #4294967295
 800184a:	4618      	mov	r0, r3
 800184c:	f004 fd74 	bl	8006338 <osMutexAcquire>
      settings = system_settings;
 8001850:	4a26      	ldr	r2, [pc, #152]	@ (80018ec <StartControlPIDTemp+0xc8>)
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	ca07      	ldmia	r2, {r0, r1, r2}
 8001858:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      osMutexRelease(settings_mutex);
 800185c:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <StartControlPIDTemp+0xc4>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f004 fdb4 	bl	80063ce <osMutexRelease>

      if(settings.auto_mode)
 8001866:	7d3b      	ldrb	r3, [r7, #20]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d027      	beq.n	80018bc <StartControlPIDTemp+0x98>
      {
        //   -   
        pid_output = PID_Compute(&pid_temp, sensor_data.temperature,
 800186c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001870:	ed97 7a03 	vldr	s14, [r7, #12]
 8001874:	eef0 0a47 	vmov.f32	s1, s14
 8001878:	eeb0 0a67 	vmov.f32	s0, s15
 800187c:	481c      	ldr	r0, [pc, #112]	@ (80018f0 <StartControlPIDTemp+0xcc>)
 800187e:	f001 fa46 	bl	8002d0e <PID_Compute>
 8001882:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
                                settings.temperature_setpoint);

        //      
        if(pid_output > 0.5f)
 8001886:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800188a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800188e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001896:	dd08      	ble.n	80018aa <StartControlPIDTemp+0x86>
        {
          heating_active = 1;
 8001898:	4b16      	ldr	r3, [pc, #88]	@ (80018f4 <StartControlPIDTemp+0xd0>)
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(Heat_Out_GPIO_Port, Heat_Out_Pin, GPIO_PIN_SET);
 800189e:	2201      	movs	r2, #1
 80018a0:	2120      	movs	r1, #32
 80018a2:	4815      	ldr	r0, [pc, #84]	@ (80018f8 <StartControlPIDTemp+0xd4>)
 80018a4:	f002 fb10 	bl	8003ec8 <HAL_GPIO_WritePin>
 80018a8:	e016      	b.n	80018d8 <StartControlPIDTemp+0xb4>
        }
        else
        {
          heating_active = 0;
 80018aa:	4b12      	ldr	r3, [pc, #72]	@ (80018f4 <StartControlPIDTemp+0xd0>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(Heat_Out_GPIO_Port, Heat_Out_Pin, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2120      	movs	r1, #32
 80018b4:	4810      	ldr	r0, [pc, #64]	@ (80018f8 <StartControlPIDTemp+0xd4>)
 80018b6:	f002 fb07 	bl	8003ec8 <HAL_GPIO_WritePin>
 80018ba:	e00d      	b.n	80018d8 <StartControlPIDTemp+0xb4>
        }
      }
      else
      {
        //  
        heating_active = settings.heating_enabled;
 80018bc:	7d7a      	ldrb	r2, [r7, #21]
 80018be:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <StartControlPIDTemp+0xd0>)
 80018c0:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(Heat_Out_GPIO_Port, Heat_Out_Pin,
                         settings.heating_enabled ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80018c2:	7d7b      	ldrb	r3, [r7, #21]
        HAL_GPIO_WritePin(Heat_Out_GPIO_Port, Heat_Out_Pin,
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	bf14      	ite	ne
 80018c8:	2301      	movne	r3, #1
 80018ca:	2300      	moveq	r3, #0
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	461a      	mov	r2, r3
 80018d0:	2120      	movs	r1, #32
 80018d2:	4809      	ldr	r0, [pc, #36]	@ (80018f8 <StartControlPIDTemp+0xd4>)
 80018d4:	f002 faf8 	bl	8003ec8 <HAL_GPIO_WritePin>
      }
    }

    osDelay(1000); //   
 80018d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018dc:	f004 fc8b 	bl	80061f6 <osDelay>
    if(osMessageQueueGet(sensor_data_queue, &sensor_data, NULL, 100) == osOK)
 80018e0:	e7a4      	b.n	800182c <StartControlPIDTemp+0x8>
 80018e2:	bf00      	nop
 80018e4:	200005c0 	.word	0x200005c0
 80018e8:	200005d0 	.word	0x200005d0
 80018ec:	20000000 	.word	0x20000000
 80018f0:	20000588 	.word	0x20000588
 80018f4:	200005d8 	.word	0x200005d8
 80018f8:	40020000 	.word	0x40020000

080018fc <StartControlPIDHum>:

/**
  * @brief   
  */
void StartControlPIDHum(void *argument)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	@ 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  float pid_output;

  for(;;)
  {
    //     
    if(osMessageQueueGet(sensor_data_queue, &sensor_data, NULL, 100) == osOK)
 8001904:	4b36      	ldr	r3, [pc, #216]	@ (80019e0 <StartControlPIDHum+0xe4>)
 8001906:	6818      	ldr	r0, [r3, #0]
 8001908:	f107 0118 	add.w	r1, r7, #24
 800190c:	2364      	movs	r3, #100	@ 0x64
 800190e:	2200      	movs	r2, #0
 8001910:	f004 fe6e 	bl	80065f0 <osMessageQueueGet>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d15c      	bne.n	80019d4 <StartControlPIDHum+0xd8>
    {
      //      
      SystemSettings settings;
      osMutexAcquire(settings_mutex, osWaitForever);
 800191a:	4b32      	ldr	r3, [pc, #200]	@ (80019e4 <StartControlPIDHum+0xe8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f04f 31ff 	mov.w	r1, #4294967295
 8001922:	4618      	mov	r0, r3
 8001924:	f004 fd08 	bl	8006338 <osMutexAcquire>
      settings = system_settings;
 8001928:	4a2f      	ldr	r2, [pc, #188]	@ (80019e8 <StartControlPIDHum+0xec>)
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001930:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      osMutexRelease(settings_mutex);
 8001934:	4b2b      	ldr	r3, [pc, #172]	@ (80019e4 <StartControlPIDHum+0xe8>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4618      	mov	r0, r3
 800193a:	f004 fd48 	bl	80063ce <osMutexRelease>

      //   
      if(humidifier_alarm)
 800193e:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <StartControlPIDHum+0xf0>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	d00c      	beq.n	8001962 <StartControlPIDHum+0x66>
      {
        //  -  
        humidification_active = 0;
 8001948:	4b29      	ldr	r3, [pc, #164]	@ (80019f0 <StartControlPIDHum+0xf4>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(Humidification_Out_GPIO_Port, Humidification_Out_Pin, GPIO_PIN_RESET);
 800194e:	2200      	movs	r2, #0
 8001950:	2140      	movs	r1, #64	@ 0x40
 8001952:	4828      	ldr	r0, [pc, #160]	@ (80019f4 <StartControlPIDHum+0xf8>)
 8001954:	f002 fab8 	bl	8003ec8 <HAL_GPIO_WritePin>
        osDelay(1000);
 8001958:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800195c:	f004 fc4b 	bl	80061f6 <osDelay>
 8001960:	e7d0      	b.n	8001904 <StartControlPIDHum+0x8>
        continue;
      }

      if(settings.auto_mode)
 8001962:	7d3b      	ldrb	r3, [r7, #20]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d027      	beq.n	80019b8 <StartControlPIDHum+0xbc>
      {
        //   -   
        pid_output = PID_Compute(&pid_hum, sensor_data.humidity,
 8001968:	edd7 7a07 	vldr	s15, [r7, #28]
 800196c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001970:	eef0 0a47 	vmov.f32	s1, s14
 8001974:	eeb0 0a67 	vmov.f32	s0, s15
 8001978:	481f      	ldr	r0, [pc, #124]	@ (80019f8 <StartControlPIDHum+0xfc>)
 800197a:	f001 f9c8 	bl	8002d0e <PID_Compute>
 800197e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
                                settings.humidity_setpoint);

        //      
        if(pid_output > 0.5f)
 8001982:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001986:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800198a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001992:	dd08      	ble.n	80019a6 <StartControlPIDHum+0xaa>
        {
          humidification_active = 1;
 8001994:	4b16      	ldr	r3, [pc, #88]	@ (80019f0 <StartControlPIDHum+0xf4>)
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(Humidification_Out_GPIO_Port, Humidification_Out_Pin, GPIO_PIN_SET);
 800199a:	2201      	movs	r2, #1
 800199c:	2140      	movs	r1, #64	@ 0x40
 800199e:	4815      	ldr	r0, [pc, #84]	@ (80019f4 <StartControlPIDHum+0xf8>)
 80019a0:	f002 fa92 	bl	8003ec8 <HAL_GPIO_WritePin>
 80019a4:	e016      	b.n	80019d4 <StartControlPIDHum+0xd8>
        }
        else
        {
          humidification_active = 0;
 80019a6:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <StartControlPIDHum+0xf4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(Humidification_Out_GPIO_Port, Humidification_Out_Pin, GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2140      	movs	r1, #64	@ 0x40
 80019b0:	4810      	ldr	r0, [pc, #64]	@ (80019f4 <StartControlPIDHum+0xf8>)
 80019b2:	f002 fa89 	bl	8003ec8 <HAL_GPIO_WritePin>
 80019b6:	e00d      	b.n	80019d4 <StartControlPIDHum+0xd8>
        }
      }
      else
      {
        //  
        humidification_active = settings.humidification_enabled;
 80019b8:	7dba      	ldrb	r2, [r7, #22]
 80019ba:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <StartControlPIDHum+0xf4>)
 80019bc:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(Humidification_Out_GPIO_Port, Humidification_Out_Pin,
                         settings.humidification_enabled ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80019be:	7dbb      	ldrb	r3, [r7, #22]
        HAL_GPIO_WritePin(Humidification_Out_GPIO_Port, Humidification_Out_Pin,
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	bf14      	ite	ne
 80019c4:	2301      	movne	r3, #1
 80019c6:	2300      	moveq	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	461a      	mov	r2, r3
 80019cc:	2140      	movs	r1, #64	@ 0x40
 80019ce:	4809      	ldr	r0, [pc, #36]	@ (80019f4 <StartControlPIDHum+0xf8>)
 80019d0:	f002 fa7a 	bl	8003ec8 <HAL_GPIO_WritePin>
      }
    }

    osDelay(1000); //   
 80019d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019d8:	f004 fc0d 	bl	80061f6 <osDelay>
    if(osMessageQueueGet(sensor_data_queue, &sensor_data, NULL, 100) == osOK)
 80019dc:	e792      	b.n	8001904 <StartControlPIDHum+0x8>
 80019de:	bf00      	nop
 80019e0:	200005c0 	.word	0x200005c0
 80019e4:	200005d0 	.word	0x200005d0
 80019e8:	20000000 	.word	0x20000000
 80019ec:	200005db 	.word	0x200005db
 80019f0:	200005d9 	.word	0x200005d9
 80019f4:	40020000 	.word	0x40020000
 80019f8:	200005a4 	.word	0x200005a4

080019fc <StartExchangeATCommand>:

/**
  * @brief   AT   ESP
  */
void StartExchangeATCommand(void *argument)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b092      	sub	sp, #72	@ 0x48
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    char command[64];

    //  ESP 
    ESP_Init();
 8001a04:	f000 fc7a 	bl	80022fc <ESP_Init>

    for(;;)
    {
        //     -
        if(osMessageQueueGet(web_command_queue, command, NULL, 0) == osOK)
 8001a08:	4b0b      	ldr	r3, [pc, #44]	@ (8001a38 <StartExchangeATCommand+0x3c>)
 8001a0a:	6818      	ldr	r0, [r3, #0]
 8001a0c:	f107 0108 	add.w	r1, r7, #8
 8001a10:	2300      	movs	r3, #0
 8001a12:	2200      	movs	r2, #0
 8001a14:	f004 fdec 	bl	80065f0 <osMessageQueueGet>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d104      	bne.n	8001a28 <StartExchangeATCommand+0x2c>
        {
            Process_Web_Command(command);
 8001a1e:	f107 0308 	add.w	r3, r7, #8
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fb3e 	bl	80020a4 <Process_Web_Command>
        }

        //   Wi-Fi
        Check_WiFi_Status();
 8001a28:	f001 f8f2 	bl	8002c10 <Check_WiFi_Status>

        osDelay(1000);
 8001a2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a30:	f004 fbe1 	bl	80061f6 <osDelay>
        if(osMessageQueueGet(web_command_queue, command, NULL, 0) == osOK)
 8001a34:	e7e8      	b.n	8001a08 <StartExchangeATCommand+0xc>
 8001a36:	bf00      	nop
 8001a38:	200005c8 	.word	0x200005c8

08001a3c <StartWebInterface>:

/**
  * @brief  -
  */
void StartWebInterface(void *argument)
{
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	f6ad 3d74 	subw	sp, sp, #2932	@ 0xb74
 8001a42:	af02      	add	r7, sp, #8
 8001a44:	f607 3368 	addw	r3, r7, #2920	@ 0xb68
 8001a48:	f6a3 3364 	subw	r3, r3, #2916	@ 0xb64
 8001a4c:	6018      	str	r0, [r3, #0]
    char http_request[512];
    char http_response[2048];
    uint8_t client_id = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f887 3b67 	strb.w	r3, [r7, #2919]	@ 0xb67
    char *ipd_marker = "+IPD,";
 8001a54:	4ba1      	ldr	r3, [pc, #644]	@ (8001cdc <StartWebInterface+0x2a0>)
 8001a56:	f8c7 3b60 	str.w	r3, [r7, #2912]	@ 0xb60

    //   
    memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 8001a5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a5e:	2100      	movs	r1, #0
 8001a60:	489f      	ldr	r0, [pc, #636]	@ (8001ce0 <StartWebInterface+0x2a4>)
 8001a62:	f009 fcfe 	bl	800b462 <memset>

    for(;;)
    {
        if(wifi_ap_active)
 8001a66:	4b9f      	ldr	r3, [pc, #636]	@ (8001ce4 <StartWebInterface+0x2a8>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 811f 	beq.w	8001cb0 <StartWebInterface+0x274>
        {
            //     ESP
            uint16_t bytes_available = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	f8a7 3b5e 	strh.w	r3, [r7, #2910]	@ 0xb5e
            uint8_t tmp_buffer[256];

            // ,     UART
            if(HAL_UART_Receive(&huart6, tmp_buffer, sizeof(tmp_buffer), 10) == HAL_OK)
 8001a78:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001a7c:	230a      	movs	r3, #10
 8001a7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a82:	4899      	ldr	r0, [pc, #612]	@ (8001ce8 <StartWebInterface+0x2ac>)
 8001a84:	f003 febb 	bl	80057fe <HAL_UART_Receive>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	f040 8121 	bne.w	8001cd2 <StartWebInterface+0x296>
            {
                //    
                strncat((char*)esp_rx_buffer, (char*)tmp_buffer, sizeof(tmp_buffer));
 8001a90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4891      	ldr	r0, [pc, #580]	@ (8001ce0 <StartWebInterface+0x2a4>)
 8001a9c:	f009 fd05 	bl	800b4aa <strncat>

                //     "+IPD"
                char *ipd_start = strstr((char*)esp_rx_buffer, ipd_marker);
 8001aa0:	f8d7 1b60 	ldr.w	r1, [r7, #2912]	@ 0xb60
 8001aa4:	488e      	ldr	r0, [pc, #568]	@ (8001ce0 <StartWebInterface+0x2a4>)
 8001aa6:	f009 fd63 	bl	800b570 <strstr>
 8001aaa:	f8c7 0b58 	str.w	r0, [r7, #2904]	@ 0xb58
                if(ipd_start)
 8001aae:	f8d7 3b58 	ldr.w	r3, [r7, #2904]	@ 0xb58
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 80ee 	beq.w	8001c94 <StartWebInterface+0x258>
                {
                    //  ID    
                    // : +IPD,<client_id>,<length>:<data>
                    char *comma = strchr(ipd_start, ',');
 8001ab8:	212c      	movs	r1, #44	@ 0x2c
 8001aba:	f8d7 0b58 	ldr.w	r0, [r7, #2904]	@ 0xb58
 8001abe:	f009 fce7 	bl	800b490 <strchr>
 8001ac2:	f8c7 0b54 	str.w	r0, [r7, #2900]	@ 0xb54
                    if(comma)
 8001ac6:	f8d7 3b54 	ldr.w	r3, [r7, #2900]	@ 0xb54
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80e2 	beq.w	8001c94 <StartWebInterface+0x258>
                    {
                        client_id = atoi(comma + 1);
 8001ad0:	f8d7 3b54 	ldr.w	r3, [r7, #2900]	@ 0xb54
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f007 fe61 	bl	800979e <atoi>
 8001adc:	4603      	mov	r3, r0
 8001ade:	f887 3b67 	strb.w	r3, [r7, #2919]	@ 0xb67
                        char *colon = strchr(comma, ':');
 8001ae2:	213a      	movs	r1, #58	@ 0x3a
 8001ae4:	f8d7 0b54 	ldr.w	r0, [r7, #2900]	@ 0xb54
 8001ae8:	f009 fcd2 	bl	800b490 <strchr>
 8001aec:	f8c7 0b50 	str.w	r0, [r7, #2896]	@ 0xb50
                        if(colon)
 8001af0:	f8d7 3b50 	ldr.w	r3, [r7, #2896]	@ 0xb50
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 80cd 	beq.w	8001c94 <StartWebInterface+0x258>
                        {
                            //  HTTP 
                            strncpy(http_request, colon + 1, sizeof(http_request) - 1);
 8001afa:	f8d7 3b50 	ldr.w	r3, [r7, #2896]	@ 0xb50
 8001afe:	1c59      	adds	r1, r3, #1
 8001b00:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001b04:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f009 fcf3 	bl	800b4f4 <strncpy>
                            http_request[sizeof(http_request) - 1] = '\0';
 8001b0e:	f607 3368 	addw	r3, r7, #2920	@ 0xb68
 8001b12:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff

                            //  HTTP 
                            if(strstr(http_request, "GET / "))
 8001b1c:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001b20:	4972      	ldr	r1, [pc, #456]	@ (8001cec <StartWebInterface+0x2b0>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f009 fd24 	bl	800b570 <strstr>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d007      	beq.n	8001b3e <StartWebInterface+0x102>
                            {
                                //  
                                Generate_HTML_Page(http_response, sizeof(http_response));
 8001b2e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001b32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 fcba 	bl	80024b0 <Generate_HTML_Page>
 8001b3c:	e075      	b.n	8001c2a <StartWebInterface+0x1ee>
                            }
                            else if(strstr(http_request, "GET /index.html"))
 8001b3e:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001b42:	496b      	ldr	r1, [pc, #428]	@ (8001cf0 <StartWebInterface+0x2b4>)
 8001b44:	4618      	mov	r0, r3
 8001b46:	f009 fd13 	bl	800b570 <strstr>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d007      	beq.n	8001b60 <StartWebInterface+0x124>
                            {
                                //  
                                Generate_HTML_Page(http_response, sizeof(http_response));
 8001b50:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001b54:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 fca9 	bl	80024b0 <Generate_HTML_Page>
 8001b5e:	e064      	b.n	8001c2a <StartWebInterface+0x1ee>
                            }
                            else if(strstr(http_request, "GET /data"))
 8001b60:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001b64:	4963      	ldr	r1, [pc, #396]	@ (8001cf4 <StartWebInterface+0x2b8>)
 8001b66:	4618      	mov	r0, r3
 8001b68:	f009 fd02 	bl	800b570 <strstr>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d007      	beq.n	8001b82 <StartWebInterface+0x146>
                            {
                                // JSON   AJAX
                                Generate_JSON_Data(http_response, sizeof(http_response));
 8001b72:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001b76:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 fe98 	bl	80028b0 <Generate_JSON_Data>
 8001b80:	e053      	b.n	8001c2a <StartWebInterface+0x1ee>
                            }
                            else if(strstr(http_request, "GET /control"))
 8001b82:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001b86:	495c      	ldr	r1, [pc, #368]	@ (8001cf8 <StartWebInterface+0x2bc>)
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f009 fcf1 	bl	800b570 <strstr>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01c      	beq.n	8001bce <StartWebInterface+0x192>
                            {
                                //   
                                char *query = strstr(http_request, "?");
 8001b94:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001b98:	213f      	movs	r1, #63	@ 0x3f
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f009 fc78 	bl	800b490 <strchr>
 8001ba0:	f8c7 0b48 	str.w	r0, [r7, #2888]	@ 0xb48
                                if(query)
 8001ba4:	f8d7 3b48 	ldr.w	r3, [r7, #2888]	@ 0xb48
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d007      	beq.n	8001bbc <StartWebInterface+0x180>
                                {
                                    osMessageQueuePut(web_command_queue, query, 0, 0);
 8001bac:	4b53      	ldr	r3, [pc, #332]	@ (8001cfc <StartWebInterface+0x2c0>)
 8001bae:	6818      	ldr	r0, [r3, #0]
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f8d7 1b48 	ldr.w	r1, [r7, #2888]	@ 0xb48
 8001bb8:	f004 fcba 	bl	8006530 <osMessageQueuePut>
                                }
                                snprintf(http_response, sizeof(http_response),
 8001bbc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001bc0:	4a4f      	ldr	r2, [pc, #316]	@ (8001d00 <StartWebInterface+0x2c4>)
 8001bc2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f009 fbb0 	bl	800b32c <sniprintf>
 8001bcc:	e02d      	b.n	8001c2a <StartWebInterface+0x1ee>
                                         "HTTP/1.1 200 OK\r\n"
                                         "Content-Type: text/plain\r\n"
                                         "Access-Control-Allow-Origin: *\r\n"
                                         "\r\nOK");
                            }
                            else if(strstr(http_request, "GET /settings"))
 8001bce:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001bd2:	494c      	ldr	r1, [pc, #304]	@ (8001d04 <StartWebInterface+0x2c8>)
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f009 fccb 	bl	800b570 <strstr>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d01c      	beq.n	8001c1a <StartWebInterface+0x1de>
                            {
                                //  
                                char *query = strstr(http_request, "?");
 8001be0:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8001be4:	213f      	movs	r1, #63	@ 0x3f
 8001be6:	4618      	mov	r0, r3
 8001be8:	f009 fc52 	bl	800b490 <strchr>
 8001bec:	f8c7 0b4c 	str.w	r0, [r7, #2892]	@ 0xb4c
                                if(query)
 8001bf0:	f8d7 3b4c 	ldr.w	r3, [r7, #2892]	@ 0xb4c
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d007      	beq.n	8001c08 <StartWebInterface+0x1cc>
                                {
                                    osMessageQueuePut(web_command_queue, query, 0, 0);
 8001bf8:	4b40      	ldr	r3, [pc, #256]	@ (8001cfc <StartWebInterface+0x2c0>)
 8001bfa:	6818      	ldr	r0, [r3, #0]
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f8d7 1b4c 	ldr.w	r1, [r7, #2892]	@ 0xb4c
 8001c04:	f004 fc94 	bl	8006530 <osMessageQueuePut>
                                }
                                snprintf(http_response, sizeof(http_response),
 8001c08:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c0c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d00 <StartWebInterface+0x2c4>)
 8001c0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c12:	4618      	mov	r0, r3
 8001c14:	f009 fb8a 	bl	800b32c <sniprintf>
 8001c18:	e007      	b.n	8001c2a <StartWebInterface+0x1ee>
                                         "\r\nOK");
                            }
                            else
                            {
                                //   
                                snprintf(http_response, sizeof(http_response),
 8001c1a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c1e:	4a3a      	ldr	r2, [pc, #232]	@ (8001d08 <StartWebInterface+0x2cc>)
 8001c20:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c24:	4618      	mov	r0, r3
 8001c26:	f009 fb81 	bl	800b32c <sniprintf>
                                         "\r\n<h1>404 Not Found</h1>");
                            }

                            //  HTTP 
                            char send_cmd[64];
                            snprintf(send_cmd, sizeof(send_cmd),
 8001c2a:	f897 4b67 	ldrb.w	r4, [r7, #2919]	@ 0xb67
 8001c2e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fb1c 	bl	8000270 <strlen>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	f107 0008 	add.w	r0, r7, #8
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	4623      	mov	r3, r4
 8001c42:	4a32      	ldr	r2, [pc, #200]	@ (8001d0c <StartWebInterface+0x2d0>)
 8001c44:	2140      	movs	r1, #64	@ 0x40
 8001c46:	f009 fb71 	bl	800b32c <sniprintf>
                                     "AT+CIPSEND=%d,%d\r\n",
                                     client_id, strlen(http_response));
                            Send_AT_Command(send_cmd);
 8001c4a:	f107 0308 	add.w	r3, r7, #8
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 fb02 	bl	8002258 <Send_AT_Command>

                            //   ">"
                            if(Wait_AT_Response(">", 1000))
 8001c54:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c58:	482d      	ldr	r0, [pc, #180]	@ (8001d10 <StartWebInterface+0x2d4>)
 8001c5a:	f000 fb13 	bl	8002284 <Wait_AT_Response>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d011      	beq.n	8001c88 <StartWebInterface+0x24c>
                            {
                                //  HTTP 
                                Send_AT_Command(http_response);
 8001c64:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f000 faf5 	bl	8002258 <Send_AT_Command>

                                //  
                                snprintf(send_cmd, sizeof(send_cmd),
 8001c6e:	f897 3b67 	ldrb.w	r3, [r7, #2919]	@ 0xb67
 8001c72:	f107 0008 	add.w	r0, r7, #8
 8001c76:	4a27      	ldr	r2, [pc, #156]	@ (8001d14 <StartWebInterface+0x2d8>)
 8001c78:	2140      	movs	r1, #64	@ 0x40
 8001c7a:	f009 fb57 	bl	800b32c <sniprintf>
                                         "AT+CIPCLOSE=%d\r\n", client_id);
                                Send_AT_Command(send_cmd);
 8001c7e:	f107 0308 	add.w	r3, r7, #8
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 fae8 	bl	8002258 <Send_AT_Command>
                            }

                            //    
                            memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 8001c88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4814      	ldr	r0, [pc, #80]	@ (8001ce0 <StartWebInterface+0x2a4>)
 8001c90:	f009 fbe7 	bl	800b462 <memset>
                        }
                    }
                }

                //     
                if(strlen((char*)esp_rx_buffer) > 400)
 8001c94:	4812      	ldr	r0, [pc, #72]	@ (8001ce0 <StartWebInterface+0x2a4>)
 8001c96:	f7fe faeb 	bl	8000270 <strlen>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001ca0:	d917      	bls.n	8001cd2 <StartWebInterface+0x296>
                {
                    memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 8001ca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	480d      	ldr	r0, [pc, #52]	@ (8001ce0 <StartWebInterface+0x2a4>)
 8001caa:	f009 fbda 	bl	800b462 <memset>
 8001cae:	e010      	b.n	8001cd2 <StartWebInterface+0x296>
        }
        else
        {
            //  Wi-Fi ,    30 
            static uint32_t last_retry = 0;
            if(osKernelGetTickCount() - last_retry > 30000)
 8001cb0:	f004 f9fa 	bl	80060a8 <osKernelGetTickCount>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <StartWebInterface+0x2dc>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d906      	bls.n	8001cd2 <StartWebInterface+0x296>
            {
                ESP_Init();
 8001cc4:	f000 fb1a 	bl	80022fc <ESP_Init>
                last_retry = osKernelGetTickCount();
 8001cc8:	f004 f9ee 	bl	80060a8 <osKernelGetTickCount>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4a12      	ldr	r2, [pc, #72]	@ (8001d18 <StartWebInterface+0x2dc>)
 8001cd0:	6013      	str	r3, [r2, #0]
            }
        }

        osDelay(50);
 8001cd2:	2032      	movs	r0, #50	@ 0x32
 8001cd4:	f004 fa8f 	bl	80061f6 <osDelay>
        if(wifi_ap_active)
 8001cd8:	e6c5      	b.n	8001a66 <StartWebInterface+0x2a>
 8001cda:	bf00      	nop
 8001cdc:	08012940 	.word	0x08012940
 8001ce0:	20000620 	.word	0x20000620
 8001ce4:	200005da 	.word	0x200005da
 8001ce8:	2000027c 	.word	0x2000027c
 8001cec:	08012948 	.word	0x08012948
 8001cf0:	08012950 	.word	0x08012950
 8001cf4:	08012960 	.word	0x08012960
 8001cf8:	0801296c 	.word	0x0801296c
 8001cfc:	200005c8 	.word	0x200005c8
 8001d00:	0801297c 	.word	0x0801297c
 8001d04:	080129cc 	.word	0x080129cc
 8001d08:	080129dc 	.word	0x080129dc
 8001d0c:	08012a28 	.word	0x08012a28
 8001d10:	08012a3c 	.word	0x08012a3c
 8001d14:	08012a40 	.word	0x08012a40
 8001d18:	20000728 	.word	0x20000728

08001d1c <RS485_EnableTX>:

/**
  * @brief   RS485
  */
static void RS485_EnableTX(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(DE_RS_Out_GPIO_Port, DE_RS_Out_Pin, GPIO_PIN_SET);
 8001d20:	2201      	movs	r2, #1
 8001d22:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d26:	4807      	ldr	r0, [pc, #28]	@ (8001d44 <RS485_EnableTX+0x28>)
 8001d28:	f002 f8ce 	bl	8003ec8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RE_RS_Out_GPIO_Port, RE_RS_Out_Pin, GPIO_PIN_SET);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d32:	4804      	ldr	r0, [pc, #16]	@ (8001d44 <RS485_EnableTX+0x28>)
 8001d34:	f002 f8c8 	bl	8003ec8 <HAL_GPIO_WritePin>
  osDelay(1); //   
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f004 fa5c 	bl	80061f6 <osDelay>
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40020000 	.word	0x40020000

08001d48 <RS485_EnableRX>:

/**
  * @brief   RS485
  */
static void RS485_EnableRX(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(DE_RS_Out_GPIO_Port, DE_RS_Out_Pin, GPIO_PIN_RESET);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d52:	4807      	ldr	r0, [pc, #28]	@ (8001d70 <RS485_EnableRX+0x28>)
 8001d54:	f002 f8b8 	bl	8003ec8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RE_RS_Out_GPIO_Port, RE_RS_Out_Pin, GPIO_PIN_RESET);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d5e:	4804      	ldr	r0, [pc, #16]	@ (8001d70 <RS485_EnableRX+0x28>)
 8001d60:	f002 f8b2 	bl	8003ec8 <HAL_GPIO_WritePin>
  osDelay(1); //   
 8001d64:	2001      	movs	r0, #1
 8001d66:	f004 fa46 	bl	80061f6 <osDelay>
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40020000 	.word	0x40020000

08001d74 <Modbus_CRC16>:

/**
  * @brief  CRC16  Modbus
  */
static uint16_t Modbus_CRC16(uint8_t *data, uint16_t length)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]
  uint16_t crc = 0xFFFF;
 8001d80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d84:	81fb      	strh	r3, [r7, #14]

  for(uint16_t i = 0; i < length; i++)
 8001d86:	2300      	movs	r3, #0
 8001d88:	81bb      	strh	r3, [r7, #12]
 8001d8a:	e026      	b.n	8001dda <Modbus_CRC16+0x66>
  {
    crc ^= data[i];
 8001d8c:	89bb      	ldrh	r3, [r7, #12]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	89fb      	ldrh	r3, [r7, #14]
 8001d98:	4053      	eors	r3, r2
 8001d9a:	81fb      	strh	r3, [r7, #14]
    for(uint8_t j = 0; j < 8; j++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	72fb      	strb	r3, [r7, #11]
 8001da0:	e015      	b.n	8001dce <Modbus_CRC16+0x5a>
    {
      if(crc & 0x0001)
 8001da2:	89fb      	ldrh	r3, [r7, #14]
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00a      	beq.n	8001dc2 <Modbus_CRC16+0x4e>
      {
        crc >>= 1;
 8001dac:	89fb      	ldrh	r3, [r7, #14]
 8001dae:	085b      	lsrs	r3, r3, #1
 8001db0:	81fb      	strh	r3, [r7, #14]
        crc ^= MODBUS_CRC16_POLYNOMIAL;
 8001db2:	89fb      	ldrh	r3, [r7, #14]
 8001db4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001db8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	81fb      	strh	r3, [r7, #14]
 8001dc0:	e002      	b.n	8001dc8 <Modbus_CRC16+0x54>
      }
      else
      {
        crc >>= 1;
 8001dc2:	89fb      	ldrh	r3, [r7, #14]
 8001dc4:	085b      	lsrs	r3, r3, #1
 8001dc6:	81fb      	strh	r3, [r7, #14]
    for(uint8_t j = 0; j < 8; j++)
 8001dc8:	7afb      	ldrb	r3, [r7, #11]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	72fb      	strb	r3, [r7, #11]
 8001dce:	7afb      	ldrb	r3, [r7, #11]
 8001dd0:	2b07      	cmp	r3, #7
 8001dd2:	d9e6      	bls.n	8001da2 <Modbus_CRC16+0x2e>
  for(uint16_t i = 0; i < length; i++)
 8001dd4:	89bb      	ldrh	r3, [r7, #12]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	81bb      	strh	r3, [r7, #12]
 8001dda:	89ba      	ldrh	r2, [r7, #12]
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d3d4      	bcc.n	8001d8c <Modbus_CRC16+0x18>
      }
    }
  }

  return crc;
 8001de2:	89fb      	ldrh	r3, [r7, #14]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <Send_Modbus_Request>:
/**
  * @brief  Modbus 
  */
static void Send_Modbus_Request(uint8_t slave_addr, uint8_t function_code,
                               uint16_t reg_addr, uint16_t reg_count)
{
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4604      	mov	r4, r0
 8001df8:	4608      	mov	r0, r1
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4623      	mov	r3, r4
 8001e00:	71fb      	strb	r3, [r7, #7]
 8001e02:	4603      	mov	r3, r0
 8001e04:	71bb      	strb	r3, [r7, #6]
 8001e06:	460b      	mov	r3, r1
 8001e08:	80bb      	strh	r3, [r7, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	807b      	strh	r3, [r7, #2]
  modbus_frame[0] = slave_addr;
 8001e0e:	4a17      	ldr	r2, [pc, #92]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	7013      	strb	r3, [r2, #0]
  modbus_frame[1] = function_code;
 8001e14:	4a15      	ldr	r2, [pc, #84]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e16:	79bb      	ldrb	r3, [r7, #6]
 8001e18:	7053      	strb	r3, [r2, #1]
  modbus_frame[2] = (reg_addr >> 8) & 0xFF;
 8001e1a:	88bb      	ldrh	r3, [r7, #4]
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e24:	709a      	strb	r2, [r3, #2]
  modbus_frame[3] = reg_addr & 0xFF;
 8001e26:	88bb      	ldrh	r3, [r7, #4]
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e2c:	70da      	strb	r2, [r3, #3]
  modbus_frame[4] = (reg_count >> 8) & 0xFF;
 8001e2e:	887b      	ldrh	r3, [r7, #2]
 8001e30:	0a1b      	lsrs	r3, r3, #8
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4b0d      	ldr	r3, [pc, #52]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e38:	711a      	strb	r2, [r3, #4]
  modbus_frame[5] = reg_count & 0xFF;
 8001e3a:	887b      	ldrh	r3, [r7, #2]
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e40:	715a      	strb	r2, [r3, #5]

  uint16_t crc = Modbus_CRC16(modbus_frame, 6);
 8001e42:	2106      	movs	r1, #6
 8001e44:	4809      	ldr	r0, [pc, #36]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e46:	f7ff ff95 	bl	8001d74 <Modbus_CRC16>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	81fb      	strh	r3, [r7, #14]
  modbus_frame[6] = crc & 0xFF;
 8001e4e:	89fb      	ldrh	r3, [r7, #14]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e54:	719a      	strb	r2, [r3, #6]
  modbus_frame[7] = (crc >> 8) & 0xFF;
 8001e56:	89fb      	ldrh	r3, [r7, #14]
 8001e58:	0a1b      	lsrs	r3, r3, #8
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	4b03      	ldr	r3, [pc, #12]	@ (8001e6c <Send_Modbus_Request+0x7c>)
 8001e60:	71da      	strb	r2, [r3, #7]
}
 8001e62:	bf00      	nop
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd90      	pop	{r4, r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000720 	.word	0x20000720

08001e70 <Parse_Modbus_Response>:

/**
  * @brief  Modbus 
  */
static uint8_t Parse_Modbus_Response(uint8_t *response, uint16_t *temperature, uint16_t *humidity)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  //  CRC
  uint16_t received_crc = (response[6] << 8) | response[5];
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	3306      	adds	r3, #6
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	3305      	adds	r3, #5
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	4313      	orrs	r3, r2
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	82fb      	strh	r3, [r7, #22]
  uint16_t calculated_crc = Modbus_CRC16(response, 5);
 8001e96:	2105      	movs	r1, #5
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f7ff ff6b 	bl	8001d74 <Modbus_CRC16>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	82bb      	strh	r3, [r7, #20]

  if(received_crc != calculated_crc)
 8001ea2:	8afa      	ldrh	r2, [r7, #22]
 8001ea4:	8abb      	ldrh	r3, [r7, #20]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d001      	beq.n	8001eae <Parse_Modbus_Response+0x3e>
    return 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e036      	b.n	8001f1c <Parse_Modbus_Response+0xac>

  //    
  if(response[0] != MODBUS_ADDRESS || response[1] != MODBUS_READ_HOLDING_REG)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d104      	bne.n	8001ec0 <Parse_Modbus_Response+0x50>
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d001      	beq.n	8001ec4 <Parse_Modbus_Response+0x54>
    return 0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e02b      	b.n	8001f1c <Parse_Modbus_Response+0xac>

  //   
  if(response[2] != 2) // 2   
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	3302      	adds	r3, #2
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d001      	beq.n	8001ed2 <Parse_Modbus_Response+0x62>
    return 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e024      	b.n	8001f1c <Parse_Modbus_Response+0xac>

  //  
  if(temperature)
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00e      	beq.n	8001ef6 <Parse_Modbus_Response+0x86>
  {
    *temperature = (response[3] << 8) | response[4];
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	3303      	adds	r3, #3
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b21b      	sxth	r3, r3
 8001ee0:	021b      	lsls	r3, r3, #8
 8001ee2:	b21a      	sxth	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	3304      	adds	r3, #4
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	4313      	orrs	r3, r2
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	801a      	strh	r2, [r3, #0]
  }

  if(humidity)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00e      	beq.n	8001f1a <Parse_Modbus_Response+0xaa>
  {
    *humidity = (response[3] << 8) | response[4];
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	3303      	adds	r3, #3
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	b21b      	sxth	r3, r3
 8001f04:	021b      	lsls	r3, r3, #8
 8001f06:	b21a      	sxth	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b21b      	sxth	r3, r3
 8001f10:	4313      	orrs	r3, r2
 8001f12:	b21b      	sxth	r3, r3
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	801a      	strh	r2, [r3, #0]
  }

  return 1;
 8001f1a:	2301      	movs	r3, #1
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <Update_History>:

/**
  * @brief   
  */
static void Update_History(SensorData data)
{
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	1d3b      	adds	r3, r7, #4
 8001f2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  osMutexAcquire(history_mutex, osWaitForever);
 8001f30:	4b21      	ldr	r3, [pc, #132]	@ (8001fb8 <Update_History+0x94>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f04f 31ff 	mov.w	r1, #4294967295
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f004 f9fd 	bl	8006338 <osMutexAcquire>

  //  
  for(int i = HISTORY_SIZE - 1; i > 0; i--)
 8001f3e:	232f      	movs	r3, #47	@ 0x2f
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	e015      	b.n	8001f70 <Update_History+0x4c>
  {
    history_data[i] = history_data[i-1];
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	1e5a      	subs	r2, r3, #1
 8001f48:	481c      	ldr	r0, [pc, #112]	@ (8001fbc <Update_History+0x98>)
 8001f4a:	6979      	ldr	r1, [r7, #20]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	440b      	add	r3, r1
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4418      	add	r0, r3
 8001f56:	4919      	ldr	r1, [pc, #100]	@ (8001fbc <Update_History+0x98>)
 8001f58:	4613      	mov	r3, r2
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	4413      	add	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	18ca      	adds	r2, r1, r3
 8001f62:	4603      	mov	r3, r0
 8001f64:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for(int i = HISTORY_SIZE - 1; i > 0; i--)
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	617b      	str	r3, [r7, #20]
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	dce6      	bgt.n	8001f44 <Update_History+0x20>
  }

  //   
  history_data[0] = data;
 8001f76:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <Update_History+0x98>)
 8001f78:	461c      	mov	r4, r3
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f80:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  //  
  history_index = (history_index + 1) % HISTORY_SIZE;
 8001f84:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc0 <Update_History+0x9c>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <Update_History+0xa0>)
 8001f8c:	fb83 1302 	smull	r1, r3, r3, r2
 8001f90:	10d9      	asrs	r1, r3, #3
 8001f92:	17d3      	asrs	r3, r2, #31
 8001f94:	1ac9      	subs	r1, r1, r3
 8001f96:	460b      	mov	r3, r1
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	440b      	add	r3, r1
 8001f9c:	011b      	lsls	r3, r3, #4
 8001f9e:	1ad1      	subs	r1, r2, r3
 8001fa0:	b2ca      	uxtb	r2, r1
 8001fa2:	4b07      	ldr	r3, [pc, #28]	@ (8001fc0 <Update_History+0x9c>)
 8001fa4:	701a      	strb	r2, [r3, #0]

  osMutexRelease(history_mutex);
 8001fa6:	4b04      	ldr	r3, [pc, #16]	@ (8001fb8 <Update_History+0x94>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f004 fa0f 	bl	80063ce <osMutexRelease>
}
 8001fb0:	bf00      	nop
 8001fb2:	371c      	adds	r7, #28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd90      	pop	{r4, r7, pc}
 8001fb8:	200005d4 	.word	0x200005d4
 8001fbc:	20000344 	.word	0x20000344
 8001fc0:	20000584 	.word	0x20000584
 8001fc4:	2aaaaaab 	.word	0x2aaaaaab

08001fc8 <Update_LEDs>:

/**
  * @brief  
  */
static void Update_LEDs(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
  // Wi-Fi 
  HAL_GPIO_WritePin(Led_WifI_Out_GPIO_Port, Led_WifI_Out_Pin,
 8001fce:	4b2e      	ldr	r3, [pc, #184]	@ (8002088 <Update_LEDs+0xc0>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	bf14      	ite	ne
 8001fd8:	2301      	movne	r3, #1
 8001fda:	2300      	moveq	r3, #0
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	461a      	mov	r2, r3
 8001fe0:	2180      	movs	r1, #128	@ 0x80
 8001fe2:	482a      	ldr	r0, [pc, #168]	@ (800208c <Update_LEDs+0xc4>)
 8001fe4:	f001 ff70 	bl	8003ec8 <HAL_GPIO_WritePin>
		  wifi_ap_active ? GPIO_PIN_SET : GPIO_PIN_RESET);

  //  
  uint8_t alarm = (humidifier_alarm ||
 8001fe8:	4b29      	ldr	r3, [pc, #164]	@ (8002090 <Update_LEDs+0xc8>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	b2db      	uxtb	r3, r3
                  current_sensor_data.temperature < TEMP_MIN ||
                  current_sensor_data.temperature > TEMP_MAX ||
                  current_sensor_data.humidity < HUM_MIN ||
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d125      	bne.n	800203e <Update_LEDs+0x76>
                  current_sensor_data.temperature < TEMP_MIN ||
 8001ff2:	4b28      	ldr	r3, [pc, #160]	@ (8002094 <Update_LEDs+0xcc>)
 8001ff4:	edd3 7a00 	vldr	s15, [r3]
  uint8_t alarm = (humidifier_alarm ||
 8001ff8:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8001ffc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002004:	d41b      	bmi.n	800203e <Update_LEDs+0x76>
                  current_sensor_data.temperature > TEMP_MAX ||
 8002006:	4b23      	ldr	r3, [pc, #140]	@ (8002094 <Update_LEDs+0xcc>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
                  current_sensor_data.temperature < TEMP_MIN ||
 800200c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002098 <Update_LEDs+0xd0>
 8002010:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002018:	dc11      	bgt.n	800203e <Update_LEDs+0x76>
                  current_sensor_data.humidity < HUM_MIN ||
 800201a:	4b1e      	ldr	r3, [pc, #120]	@ (8002094 <Update_LEDs+0xcc>)
 800201c:	edd3 7a01 	vldr	s15, [r3, #4]
                  current_sensor_data.temperature > TEMP_MAX ||
 8002020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002028:	d409      	bmi.n	800203e <Update_LEDs+0x76>
                  current_sensor_data.humidity > HUM_MAX);
 800202a:	4b1a      	ldr	r3, [pc, #104]	@ (8002094 <Update_LEDs+0xcc>)
 800202c:	edd3 7a01 	vldr	s15, [r3, #4]
                  current_sensor_data.humidity < HUM_MIN ||
 8002030:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800209c <Update_LEDs+0xd4>
 8002034:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203c:	dd01      	ble.n	8002042 <Update_LEDs+0x7a>
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <Update_LEDs+0x7c>
 8002042:	2300      	movs	r3, #0
  uint8_t alarm = (humidifier_alarm ||
 8002044:	71fb      	strb	r3, [r7, #7]

  HAL_GPIO_WritePin(Led_Alarm_Out_GPIO_Port, Led_Alarm_Out_Pin,
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2b00      	cmp	r3, #0
 800204a:	bf14      	ite	ne
 800204c:	2301      	movne	r3, #1
 800204e:	2300      	moveq	r3, #0
 8002050:	b2db      	uxtb	r3, r3
 8002052:	461a      	mov	r2, r3
 8002054:	2120      	movs	r1, #32
 8002056:	480d      	ldr	r0, [pc, #52]	@ (800208c <Update_LEDs+0xc4>)
 8002058:	f001 ff36 	bl	8003ec8 <HAL_GPIO_WritePin>
                   alarm ? GPIO_PIN_SET : GPIO_PIN_RESET);

  //   
  HAL_GPIO_WritePin(Led_Warning_Out_GPIO_Port, Led_Warning_Out_Pin,
                   (!alarm && heating_active) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d106      	bne.n	8002070 <Update_LEDs+0xa8>
 8002062:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <Update_LEDs+0xd8>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <Update_LEDs+0xa8>
 800206c:	2301      	movs	r3, #1
 800206e:	e000      	b.n	8002072 <Update_LEDs+0xaa>
 8002070:	2300      	movs	r3, #0
  HAL_GPIO_WritePin(Led_Warning_Out_GPIO_Port, Led_Warning_Out_Pin,
 8002072:	b2db      	uxtb	r3, r3
 8002074:	461a      	mov	r2, r3
 8002076:	2140      	movs	r1, #64	@ 0x40
 8002078:	4804      	ldr	r0, [pc, #16]	@ (800208c <Update_LEDs+0xc4>)
 800207a:	f001 ff25 	bl	8003ec8 <HAL_GPIO_WritePin>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	200005da 	.word	0x200005da
 800208c:	40020400 	.word	0x40020400
 8002090:	200005db 	.word	0x200005db
 8002094:	20000338 	.word	0x20000338
 8002098:	42700000 	.word	0x42700000
 800209c:	42c80000 	.word	0x42c80000
 80020a0:	200005d8 	.word	0x200005d8

080020a4 <Process_Web_Command>:

/**
  * @brief  -
  */
static void Process_Web_Command(char *command)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  char *token;
  char *saveptr;

  token = strtok_r(command, "?&", &saveptr);
 80020ac:	f107 0308 	add.w	r3, r7, #8
 80020b0:	461a      	mov	r2, r3
 80020b2:	495b      	ldr	r1, [pc, #364]	@ (8002220 <Process_Web_Command+0x17c>)
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f009 fa58 	bl	800b56a <strtok_r>
 80020ba:	4603      	mov	r3, r0
 80020bc:	60fb      	str	r3, [r7, #12]
  while(token != NULL)
 80020be:	e0a5      	b.n	800220c <Process_Web_Command+0x168>
  {
    if(strstr(token, "mode="))
 80020c0:	4958      	ldr	r1, [pc, #352]	@ (8002224 <Process_Web_Command+0x180>)
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f009 fa54 	bl	800b570 <strstr>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d009      	beq.n	80020e2 <Process_Web_Command+0x3e>
    {
      system_settings.auto_mode = atoi(token + 5);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	3305      	adds	r3, #5
 80020d2:	4618      	mov	r0, r3
 80020d4:	f007 fb63 	bl	800979e <atoi>
 80020d8:	4603      	mov	r3, r0
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	4b52      	ldr	r3, [pc, #328]	@ (8002228 <Process_Web_Command+0x184>)
 80020de:	721a      	strb	r2, [r3, #8]
 80020e0:	e08b      	b.n	80021fa <Process_Web_Command+0x156>
    }
    else if(strstr(token, "heating="))
 80020e2:	4952      	ldr	r1, [pc, #328]	@ (800222c <Process_Web_Command+0x188>)
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f009 fa43 	bl	800b570 <strstr>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d009      	beq.n	8002104 <Process_Web_Command+0x60>
    {
      system_settings.heating_enabled = atoi(token + 8);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	3308      	adds	r3, #8
 80020f4:	4618      	mov	r0, r3
 80020f6:	f007 fb52 	bl	800979e <atoi>
 80020fa:	4603      	mov	r3, r0
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <Process_Web_Command+0x184>)
 8002100:	725a      	strb	r2, [r3, #9]
 8002102:	e07a      	b.n	80021fa <Process_Web_Command+0x156>
    }
    else if(strstr(token, "humidification="))
 8002104:	494a      	ldr	r1, [pc, #296]	@ (8002230 <Process_Web_Command+0x18c>)
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f009 fa32 	bl	800b570 <strstr>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d009      	beq.n	8002126 <Process_Web_Command+0x82>
    {
      system_settings.humidification_enabled = atoi(token + 15);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	330f      	adds	r3, #15
 8002116:	4618      	mov	r0, r3
 8002118:	f007 fb41 	bl	800979e <atoi>
 800211c:	4603      	mov	r3, r0
 800211e:	b2da      	uxtb	r2, r3
 8002120:	4b41      	ldr	r3, [pc, #260]	@ (8002228 <Process_Web_Command+0x184>)
 8002122:	729a      	strb	r2, [r3, #10]
 8002124:	e069      	b.n	80021fa <Process_Web_Command+0x156>
    }
    else if(strstr(token, "heat_setpoint="))
 8002126:	4943      	ldr	r1, [pc, #268]	@ (8002234 <Process_Web_Command+0x190>)
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f009 fa21 	bl	800b570 <strstr>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d028      	beq.n	8002186 <Process_Web_Command+0xe2>
    {
      system_settings.temperature_setpoint = atof(token + 14);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	330e      	adds	r3, #14
 8002138:	4618      	mov	r0, r3
 800213a:	f007 fb2d 	bl	8009798 <atof>
 800213e:	ee07 0a90 	vmov	s15, r0
 8002142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002146:	4b38      	ldr	r3, [pc, #224]	@ (8002228 <Process_Web_Command+0x184>)
 8002148:	edc3 7a00 	vstr	s15, [r3]
      system_settings.temperature_setpoint =
          CLAMP(system_settings.temperature_setpoint, TEMP_MIN, TEMP_MAX);
 800214c:	4b36      	ldr	r3, [pc, #216]	@ (8002228 <Process_Web_Command+0x184>)
 800214e:	edd3 7a00 	vldr	s15, [r3]
 8002152:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8002156:	eef4 7ac7 	vcmpe.f32	s15, s14
 800215a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215e:	d501      	bpl.n	8002164 <Process_Web_Command+0xc0>
 8002160:	4b35      	ldr	r3, [pc, #212]	@ (8002238 <Process_Web_Command+0x194>)
 8002162:	e00d      	b.n	8002180 <Process_Web_Command+0xdc>
 8002164:	4b30      	ldr	r3, [pc, #192]	@ (8002228 <Process_Web_Command+0x184>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800223c <Process_Web_Command+0x198>
 800216e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002176:	dd01      	ble.n	800217c <Process_Web_Command+0xd8>
 8002178:	4b31      	ldr	r3, [pc, #196]	@ (8002240 <Process_Web_Command+0x19c>)
 800217a:	e001      	b.n	8002180 <Process_Web_Command+0xdc>
 800217c:	4b2a      	ldr	r3, [pc, #168]	@ (8002228 <Process_Web_Command+0x184>)
 800217e:	681b      	ldr	r3, [r3, #0]
      system_settings.temperature_setpoint =
 8002180:	4a29      	ldr	r2, [pc, #164]	@ (8002228 <Process_Web_Command+0x184>)
 8002182:	6013      	str	r3, [r2, #0]
 8002184:	e039      	b.n	80021fa <Process_Web_Command+0x156>
    }
    else if(strstr(token, "hum_setpoint="))
 8002186:	492f      	ldr	r1, [pc, #188]	@ (8002244 <Process_Web_Command+0x1a0>)
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f009 f9f1 	bl	800b570 <strstr>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d027      	beq.n	80021e4 <Process_Web_Command+0x140>
    {
      system_settings.humidity_setpoint = atof(token + 13);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	330d      	adds	r3, #13
 8002198:	4618      	mov	r0, r3
 800219a:	f007 fafd 	bl	8009798 <atof>
 800219e:	ee07 0a90 	vmov	s15, r0
 80021a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <Process_Web_Command+0x184>)
 80021a8:	edc3 7a01 	vstr	s15, [r3, #4]
      system_settings.humidity_setpoint =
          CLAMP(system_settings.humidity_setpoint, HUM_MIN, HUM_MAX);
 80021ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002228 <Process_Web_Command+0x184>)
 80021ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80021b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ba:	d502      	bpl.n	80021c2 <Process_Web_Command+0x11e>
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	e00d      	b.n	80021de <Process_Web_Command+0x13a>
 80021c2:	4b19      	ldr	r3, [pc, #100]	@ (8002228 <Process_Web_Command+0x184>)
 80021c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80021c8:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002248 <Process_Web_Command+0x1a4>
 80021cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d4:	dd01      	ble.n	80021da <Process_Web_Command+0x136>
 80021d6:	4b1d      	ldr	r3, [pc, #116]	@ (800224c <Process_Web_Command+0x1a8>)
 80021d8:	e001      	b.n	80021de <Process_Web_Command+0x13a>
 80021da:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <Process_Web_Command+0x184>)
 80021dc:	685b      	ldr	r3, [r3, #4]
      system_settings.humidity_setpoint =
 80021de:	4a12      	ldr	r2, [pc, #72]	@ (8002228 <Process_Web_Command+0x184>)
 80021e0:	6053      	str	r3, [r2, #4]
 80021e2:	e00a      	b.n	80021fa <Process_Web_Command+0x156>
    }
    else if(strstr(token, "date=") && strstr(token, "time="))
 80021e4:	491a      	ldr	r1, [pc, #104]	@ (8002250 <Process_Web_Command+0x1ac>)
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f009 f9c2 	bl	800b570 <strstr>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <Process_Web_Command+0x156>
 80021f2:	4918      	ldr	r1, [pc, #96]	@ (8002254 <Process_Web_Command+0x1b0>)
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f009 f9bb 	bl	800b570 <strstr>
      //   RTC
      //      
      //    
    }

    token = strtok_r(NULL, "?&", &saveptr);
 80021fa:	f107 0308 	add.w	r3, r7, #8
 80021fe:	461a      	mov	r2, r3
 8002200:	4907      	ldr	r1, [pc, #28]	@ (8002220 <Process_Web_Command+0x17c>)
 8002202:	2000      	movs	r0, #0
 8002204:	f009 f9b1 	bl	800b56a <strtok_r>
 8002208:	4603      	mov	r3, r0
 800220a:	60fb      	str	r3, [r7, #12]
  while(token != NULL)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b00      	cmp	r3, #0
 8002210:	f47f af56 	bne.w	80020c0 <Process_Web_Command+0x1c>
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	08012a54 	.word	0x08012a54
 8002224:	08012a58 	.word	0x08012a58
 8002228:	20000000 	.word	0x20000000
 800222c:	08012a60 	.word	0x08012a60
 8002230:	08012a6c 	.word	0x08012a6c
 8002234:	08012a7c 	.word	0x08012a7c
 8002238:	c1200000 	.word	0xc1200000
 800223c:	42700000 	.word	0x42700000
 8002240:	42700000 	.word	0x42700000
 8002244:	08012a8c 	.word	0x08012a8c
 8002248:	42c80000 	.word	0x42c80000
 800224c:	42c80000 	.word	0x42c80000
 8002250:	08012a9c 	.word	0x08012a9c
 8002254:	08012aa4 	.word	0x08012aa4

08002258 <Send_AT_Command>:

/**
  * @brief  AT 
  */
static void Send_AT_Command(const char *cmd)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart6, (uint8_t*)cmd, strlen(cmd), 1000);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7fe f805 	bl	8000270 <strlen>
 8002266:	4603      	mov	r3, r0
 8002268:	b29a      	uxth	r2, r3
 800226a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4803      	ldr	r0, [pc, #12]	@ (8002280 <Send_AT_Command+0x28>)
 8002272:	f003 fa39 	bl	80056e8 <HAL_UART_Transmit>
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	2000027c 	.word	0x2000027c

08002284 <Wait_AT_Response>:

/**
  * @brief  AT 
  */
static uint8_t Wait_AT_Response(const char *expected, uint32_t timeout)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  uint32_t start_time = osKernelGetTickCount();
 800228e:	f003 ff0b 	bl	80060a8 <osKernelGetTickCount>
 8002292:	60b8      	str	r0, [r7, #8]
  uint16_t index = 0;
 8002294:	2300      	movs	r3, #0
 8002296:	81fb      	strh	r3, [r7, #14]

  while((osKernelGetTickCount() - start_time) < timeout)
 8002298:	e01f      	b.n	80022da <Wait_AT_Response+0x56>
  {
    if(HAL_UART_Receive(&huart6, &esp_rx_buffer[index], 1, 10) == HAL_OK)
 800229a:	89fb      	ldrh	r3, [r7, #14]
 800229c:	4a15      	ldr	r2, [pc, #84]	@ (80022f4 <Wait_AT_Response+0x70>)
 800229e:	1899      	adds	r1, r3, r2
 80022a0:	230a      	movs	r3, #10
 80022a2:	2201      	movs	r2, #1
 80022a4:	4814      	ldr	r0, [pc, #80]	@ (80022f8 <Wait_AT_Response+0x74>)
 80022a6:	f003 faaa 	bl	80057fe <HAL_UART_Receive>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d114      	bne.n	80022da <Wait_AT_Response+0x56>
    {
      index++;
 80022b0:	89fb      	ldrh	r3, [r7, #14]
 80022b2:	3301      	adds	r3, #1
 80022b4:	81fb      	strh	r3, [r7, #14]
      esp_rx_buffer[index] = '\0';
 80022b6:	89fb      	ldrh	r3, [r7, #14]
 80022b8:	4a0e      	ldr	r2, [pc, #56]	@ (80022f4 <Wait_AT_Response+0x70>)
 80022ba:	2100      	movs	r1, #0
 80022bc:	54d1      	strb	r1, [r2, r3]

      if(strstr((char*)esp_rx_buffer, expected))
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	480c      	ldr	r0, [pc, #48]	@ (80022f4 <Wait_AT_Response+0x70>)
 80022c2:	f009 f955 	bl	800b570 <strstr>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <Wait_AT_Response+0x4c>
      {
        return 1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e00d      	b.n	80022ec <Wait_AT_Response+0x68>
      }

      if(index >= sizeof(esp_rx_buffer) - 1)
 80022d0:	89fb      	ldrh	r3, [r7, #14]
 80022d2:	2bfe      	cmp	r3, #254	@ 0xfe
 80022d4:	d901      	bls.n	80022da <Wait_AT_Response+0x56>
      {
        index = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	81fb      	strh	r3, [r7, #14]
  while((osKernelGetTickCount() - start_time) < timeout)
 80022da:	f003 fee5 	bl	80060a8 <osKernelGetTickCount>
 80022de:	4602      	mov	r2, r0
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d8d7      	bhi.n	800229a <Wait_AT_Response+0x16>
      }
    }
  }

  return 0;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20000620 	.word	0x20000620
 80022f8:	2000027c 	.word	0x2000027c

080022fc <ESP_Init>:

/**
  * @brief  ESP 
  */
static void ESP_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
    uint8_t retry = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	71fb      	strb	r3, [r7, #7]

    // 1.  
    HAL_GPIO_WritePin(RST_ESP_Out_GPIO_Port, RST_ESP_Out_Pin, GPIO_PIN_RESET);
 8002306:	2200      	movs	r2, #0
 8002308:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800230c:	4858      	ldr	r0, [pc, #352]	@ (8002470 <ESP_Init+0x174>)
 800230e:	f001 fddb 	bl	8003ec8 <HAL_GPIO_WritePin>
    osDelay(100);
 8002312:	2064      	movs	r0, #100	@ 0x64
 8002314:	f003 ff6f 	bl	80061f6 <osDelay>
    HAL_GPIO_WritePin(RST_ESP_Out_GPIO_Port, RST_ESP_Out_Pin, GPIO_PIN_SET);
 8002318:	2201      	movs	r2, #1
 800231a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800231e:	4854      	ldr	r0, [pc, #336]	@ (8002470 <ESP_Init+0x174>)
 8002320:	f001 fdd2 	bl	8003ec8 <HAL_GPIO_WritePin>
    osDelay(3000); //     
 8002324:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002328:	f003 ff65 	bl	80061f6 <osDelay>

    // 2.   UART
    uint8_t dummy;
    while(HAL_UART_Receive(&huart6, &dummy, 1, 10) == HAL_OK);
 800232c:	bf00      	nop
 800232e:	1db9      	adds	r1, r7, #6
 8002330:	230a      	movs	r3, #10
 8002332:	2201      	movs	r2, #1
 8002334:	484f      	ldr	r0, [pc, #316]	@ (8002474 <ESP_Init+0x178>)
 8002336:	f003 fa62 	bl	80057fe <HAL_UART_Receive>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0f6      	beq.n	800232e <ESP_Init+0x32>

    // 3.   ()
    for(retry = 0; retry < 5; retry++)
 8002340:	2300      	movs	r3, #0
 8002342:	71fb      	strb	r3, [r7, #7]
 8002344:	e011      	b.n	800236a <ESP_Init+0x6e>
    {
        Send_AT_Command("AT\r\n");
 8002346:	484c      	ldr	r0, [pc, #304]	@ (8002478 <ESP_Init+0x17c>)
 8002348:	f7ff ff86 	bl	8002258 <Send_AT_Command>
        if(Wait_AT_Response("OK", 1000))
 800234c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002350:	484a      	ldr	r0, [pc, #296]	@ (800247c <ESP_Init+0x180>)
 8002352:	f7ff ff97 	bl	8002284 <Wait_AT_Response>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10a      	bne.n	8002372 <ESP_Init+0x76>
        {
            break;
        }
        osDelay(500);
 800235c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002360:	f003 ff49 	bl	80061f6 <osDelay>
    for(retry = 0; retry < 5; retry++)
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	3301      	adds	r3, #1
 8002368:	71fb      	strb	r3, [r7, #7]
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	2b04      	cmp	r3, #4
 800236e:	d9ea      	bls.n	8002346 <ESP_Init+0x4a>
 8002370:	e000      	b.n	8002374 <ESP_Init+0x78>
            break;
 8002372:	bf00      	nop
    }

    if(retry >= 5)
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	2b04      	cmp	r3, #4
 8002378:	d903      	bls.n	8002382 <ESP_Init+0x86>
    {
        //    
        wifi_ap_active = 0;
 800237a:	4b41      	ldr	r3, [pc, #260]	@ (8002480 <ESP_Init+0x184>)
 800237c:	2200      	movs	r2, #0
 800237e:	701a      	strb	r2, [r3, #0]
        return;
 8002380:	e072      	b.n	8002468 <ESP_Init+0x16c>
    }

    // 4.    
    Send_AT_Command("AT+RESTORE\r\n");
 8002382:	4840      	ldr	r0, [pc, #256]	@ (8002484 <ESP_Init+0x188>)
 8002384:	f7ff ff68 	bl	8002258 <Send_AT_Command>
    osDelay(2000);
 8002388:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800238c:	f003 ff33 	bl	80061f6 <osDelay>

    //    
    while(HAL_UART_Receive(&huart6, &dummy, 1, 10) == HAL_OK);
 8002390:	bf00      	nop
 8002392:	1db9      	adds	r1, r7, #6
 8002394:	230a      	movs	r3, #10
 8002396:	2201      	movs	r2, #1
 8002398:	4836      	ldr	r0, [pc, #216]	@ (8002474 <ESP_Init+0x178>)
 800239a:	f003 fa30 	bl	80057fe <HAL_UART_Receive>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0f6      	beq.n	8002392 <ESP_Init+0x96>

    // 5.     (1=Station, 2=AP, 3=Both)
    Send_AT_Command("AT+CWMODE=2\r\n");
 80023a4:	4838      	ldr	r0, [pc, #224]	@ (8002488 <ESP_Init+0x18c>)
 80023a6:	f7ff ff57 	bl	8002258 <Send_AT_Command>
    if(!Wait_AT_Response("OK", 2000))
 80023aa:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80023ae:	4833      	ldr	r0, [pc, #204]	@ (800247c <ESP_Init+0x180>)
 80023b0:	f7ff ff68 	bl	8002284 <Wait_AT_Response>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d103      	bne.n	80023c2 <ESP_Init+0xc6>
    {
        wifi_ap_active = 0;
 80023ba:	4b31      	ldr	r3, [pc, #196]	@ (8002480 <ESP_Init+0x184>)
 80023bc:	2200      	movs	r2, #0
 80023be:	701a      	strb	r2, [r3, #0]
        return;
 80023c0:	e052      	b.n	8002468 <ESP_Init+0x16c>
    }

    // 6.   
    Send_AT_Command("AT+CWSAP=\"SVS_Kursov\",\"12345678\",1,3\r\n");
 80023c2:	4832      	ldr	r0, [pc, #200]	@ (800248c <ESP_Init+0x190>)
 80023c4:	f7ff ff48 	bl	8002258 <Send_AT_Command>
    if(!Wait_AT_Response("OK", 5000))
 80023c8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80023cc:	482b      	ldr	r0, [pc, #172]	@ (800247c <ESP_Init+0x180>)
 80023ce:	f7ff ff59 	bl	8002284 <Wait_AT_Response>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d103      	bne.n	80023e0 <ESP_Init+0xe4>
    {
        wifi_ap_active = 0;
 80023d8:	4b29      	ldr	r3, [pc, #164]	@ (8002480 <ESP_Init+0x184>)
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
        return;
 80023de:	e043      	b.n	8002468 <ESP_Init+0x16c>
    }

    // 7.   IP-
    Send_AT_Command("AT+CIPAP=\"192.168.4.1\"\r\n");
 80023e0:	482b      	ldr	r0, [pc, #172]	@ (8002490 <ESP_Init+0x194>)
 80023e2:	f7ff ff39 	bl	8002258 <Send_AT_Command>
    Wait_AT_Response("OK", 2000);
 80023e6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80023ea:	4824      	ldr	r0, [pc, #144]	@ (800247c <ESP_Init+0x180>)
 80023ec:	f7ff ff4a 	bl	8002284 <Wait_AT_Response>

    // 8.   
    Send_AT_Command("AT+CIPMUX=1\r\n");
 80023f0:	4828      	ldr	r0, [pc, #160]	@ (8002494 <ESP_Init+0x198>)
 80023f2:	f7ff ff31 	bl	8002258 <Send_AT_Command>
    Wait_AT_Response("OK", 2000);
 80023f6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80023fa:	4820      	ldr	r0, [pc, #128]	@ (800247c <ESP_Init+0x180>)
 80023fc:	f7ff ff42 	bl	8002284 <Wait_AT_Response>

    // 9.  -   80
    Send_AT_Command("AT+CIPSERVER=1,80\r\n");
 8002400:	4825      	ldr	r0, [pc, #148]	@ (8002498 <ESP_Init+0x19c>)
 8002402:	f7ff ff29 	bl	8002258 <Send_AT_Command>
    if(Wait_AT_Response("OK", 2000))
 8002406:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800240a:	481c      	ldr	r0, [pc, #112]	@ (800247c <ESP_Init+0x180>)
 800240c:	f7ff ff3a 	bl	8002284 <Wait_AT_Response>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d020      	beq.n	8002458 <ESP_Init+0x15c>
    {
        wifi_ap_active = 1;
 8002416:	4b1a      	ldr	r3, [pc, #104]	@ (8002480 <ESP_Init+0x184>)
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]

        //  
        Send_AT_Command("AT+CIPSTO=30\r\n"); //   30 
 800241c:	481f      	ldr	r0, [pc, #124]	@ (800249c <ESP_Init+0x1a0>)
 800241e:	f7ff ff1b 	bl	8002258 <Send_AT_Command>
        Wait_AT_Response("OK", 1000);
 8002422:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002426:	4815      	ldr	r0, [pc, #84]	@ (800247c <ESP_Init+0x180>)
 8002428:	f7ff ff2c 	bl	8002284 <Wait_AT_Response>

        //    
        Send_AT_Command("AT+CIPDINFO=1\r\n");
 800242c:	481c      	ldr	r0, [pc, #112]	@ (80024a0 <ESP_Init+0x1a4>)
 800242e:	f7ff ff13 	bl	8002258 <Send_AT_Command>
        Wait_AT_Response("OK", 1000);
 8002432:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002436:	4811      	ldr	r0, [pc, #68]	@ (800247c <ESP_Init+0x180>)
 8002438:	f7ff ff24 	bl	8002284 <Wait_AT_Response>

        //     
        Send_AT_Command("AT+CWSAP?\r\n");
 800243c:	4819      	ldr	r0, [pc, #100]	@ (80024a4 <ESP_Init+0x1a8>)
 800243e:	f7ff ff0b 	bl	8002258 <Send_AT_Command>
        Wait_AT_Response("+CWSAP:", 2000);
 8002442:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002446:	4818      	ldr	r0, [pc, #96]	@ (80024a8 <ESP_Init+0x1ac>)
 8002448:	f7ff ff1c 	bl	8002284 <Wait_AT_Response>

        HAL_GPIO_WritePin(Led_WifI_Out_GPIO_Port, Led_WifI_Out_Pin, GPIO_PIN_SET);
 800244c:	2201      	movs	r2, #1
 800244e:	2180      	movs	r1, #128	@ 0x80
 8002450:	4816      	ldr	r0, [pc, #88]	@ (80024ac <ESP_Init+0x1b0>)
 8002452:	f001 fd39 	bl	8003ec8 <HAL_GPIO_WritePin>
 8002456:	e007      	b.n	8002468 <ESP_Init+0x16c>
    }
    else
    {
        wifi_ap_active = 0;
 8002458:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <ESP_Init+0x184>)
 800245a:	2200      	movs	r2, #0
 800245c:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(Led_WifI_Out_GPIO_Port, Led_WifI_Out_Pin, GPIO_PIN_RESET);
 800245e:	2200      	movs	r2, #0
 8002460:	2180      	movs	r1, #128	@ 0x80
 8002462:	4812      	ldr	r0, [pc, #72]	@ (80024ac <ESP_Init+0x1b0>)
 8002464:	f001 fd30 	bl	8003ec8 <HAL_GPIO_WritePin>
    }
}
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40020800 	.word	0x40020800
 8002474:	2000027c 	.word	0x2000027c
 8002478:	08012aac 	.word	0x08012aac
 800247c:	08012ab4 	.word	0x08012ab4
 8002480:	200005da 	.word	0x200005da
 8002484:	08012ab8 	.word	0x08012ab8
 8002488:	08012ac8 	.word	0x08012ac8
 800248c:	08012ad8 	.word	0x08012ad8
 8002490:	08012b00 	.word	0x08012b00
 8002494:	08012b1c 	.word	0x08012b1c
 8002498:	08012b2c 	.word	0x08012b2c
 800249c:	08012b40 	.word	0x08012b40
 80024a0:	08012b50 	.word	0x08012b50
 80024a4:	08012b60 	.word	0x08012b60
 80024a8:	08012b6c 	.word	0x08012b6c
 80024ac:	40020400 	.word	0x40020400

080024b0 <Generate_HTML_Page>:

/**
  * @brief  HTML 
  */
static void Generate_HTML_Page(char *buffer, uint32_t size)
{
 80024b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024b4:	f6ad 1d44 	subw	sp, sp, #2372	@ 0x944
 80024b8:	af26      	add	r7, sp, #152	@ 0x98
 80024ba:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80024be:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 80024c2:	6018      	str	r0, [r3, #0]
 80024c4:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80024c8:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 80024cc:	6019      	str	r1, [r3, #0]
  char history_html[2048] = "";
 80024ce:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80024d2:	f6a3 0308 	subw	r3, r3, #2056	@ 0x808
 80024d6:	4618      	mov	r0, r3
 80024d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024dc:	461a      	mov	r2, r3
 80024de:	2100      	movs	r1, #0
 80024e0:	f008 ffbf 	bl	800b462 <memset>
  char date_str[11] = "2026-02-27";
 80024e4:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80024e8:	f6a3 0314 	subw	r3, r3, #2068	@ 0x814
 80024ec:	4aab      	ldr	r2, [pc, #684]	@ (800279c <Generate_HTML_Page+0x2ec>)
 80024ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80024f0:	c303      	stmia	r3!, {r0, r1}
 80024f2:	801a      	strh	r2, [r3, #0]
 80024f4:	3302      	adds	r3, #2
 80024f6:	0c12      	lsrs	r2, r2, #16
 80024f8:	701a      	strb	r2, [r3, #0]
  char time_str[6] = "14:30";
 80024fa:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80024fe:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002502:	4aa7      	ldr	r2, [pc, #668]	@ (80027a0 <Generate_HTML_Page+0x2f0>)
 8002504:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002508:	6018      	str	r0, [r3, #0]
 800250a:	3304      	adds	r3, #4
 800250c:	8019      	strh	r1, [r3, #0]
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;

  //   
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800250e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002512:	2200      	movs	r2, #0
 8002514:	4619      	mov	r1, r3
 8002516:	48a3      	ldr	r0, [pc, #652]	@ (80027a4 <Generate_HTML_Page+0x2f4>)
 8002518:	f002 fc0b 	bl	8004d32 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800251c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002520:	2200      	movs	r2, #0
 8002522:	4619      	mov	r1, r3
 8002524:	489f      	ldr	r0, [pc, #636]	@ (80027a4 <Generate_HTML_Page+0x2f4>)
 8002526:	f002 fce6 	bl	8004ef6 <HAL_RTC_GetDate>

  //    
  sprintf(date_str, "%04d-%02d-%02d",
          sDate.Year + 2000, sDate.Month, sDate.Date);
 800252a:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800252e:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8002532:	78db      	ldrb	r3, [r3, #3]
  sprintf(date_str, "%04d-%02d-%02d",
 8002534:	f503 62fa 	add.w	r2, r3, #2000	@ 0x7d0
          sDate.Year + 2000, sDate.Month, sDate.Date);
 8002538:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800253c:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8002540:	785b      	ldrb	r3, [r3, #1]
  sprintf(date_str, "%04d-%02d-%02d",
 8002542:	4619      	mov	r1, r3
          sDate.Year + 2000, sDate.Month, sDate.Date);
 8002544:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002548:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 800254c:	789b      	ldrb	r3, [r3, #2]
  sprintf(date_str, "%04d-%02d-%02d",
 800254e:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	460b      	mov	r3, r1
 8002556:	4994      	ldr	r1, [pc, #592]	@ (80027a8 <Generate_HTML_Page+0x2f8>)
 8002558:	f008 ff1e 	bl	800b398 <siprintf>
  sprintf(time_str, "%02d:%02d", sTime.Hours, sTime.Minutes);
 800255c:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002560:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800256c:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8002570:	785b      	ldrb	r3, [r3, #1]
 8002572:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8002576:	498d      	ldr	r1, [pc, #564]	@ (80027ac <Generate_HTML_Page+0x2fc>)
 8002578:	f008 ff0e 	bl	800b398 <siprintf>

  //  HTML 
  Generate_History_HTML(history_html, sizeof(history_html));
 800257c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002580:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fa5f 	bl	8002a48 <Generate_History_HTML>

  //     
  osMutexAcquire(sensor_data_mutex, osWaitForever);
 800258a:	4b89      	ldr	r3, [pc, #548]	@ (80027b0 <Generate_HTML_Page+0x300>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f04f 31ff 	mov.w	r1, #4294967295
 8002592:	4618      	mov	r0, r3
 8002594:	f003 fed0 	bl	8006338 <osMutexAcquire>
  float current_temp = current_sensor_data.temperature;
 8002598:	4b86      	ldr	r3, [pc, #536]	@ (80027b4 <Generate_HTML_Page+0x304>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f607 02a4 	addw	r2, r7, #2212	@ 0x8a4
 80025a0:	6013      	str	r3, [r2, #0]
  float current_hum = current_sensor_data.humidity;
 80025a2:	4b84      	ldr	r3, [pc, #528]	@ (80027b4 <Generate_HTML_Page+0x304>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f507 620a 	add.w	r2, r7, #2208	@ 0x8a0
 80025aa:	6013      	str	r3, [r2, #0]
  osMutexRelease(sensor_data_mutex);
 80025ac:	4b80      	ldr	r3, [pc, #512]	@ (80027b0 <Generate_HTML_Page+0x300>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f003 ff0c 	bl	80063ce <osMutexRelease>

  osMutexAcquire(settings_mutex, osWaitForever);
 80025b6:	4b80      	ldr	r3, [pc, #512]	@ (80027b8 <Generate_HTML_Page+0x308>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f04f 31ff 	mov.w	r1, #4294967295
 80025be:	4618      	mov	r0, r3
 80025c0:	f003 feba 	bl	8006338 <osMutexAcquire>
  SystemSettings settings = system_settings;
 80025c4:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80025c8:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80025cc:	4a7b      	ldr	r2, [pc, #492]	@ (80027bc <Generate_HTML_Page+0x30c>)
 80025ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80025d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  osMutexRelease(settings_mutex);
 80025d4:	4b78      	ldr	r3, [pc, #480]	@ (80027b8 <Generate_HTML_Page+0x308>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f003 fef8 	bl	80063ce <osMutexRelease>

  //   HTML 
  snprintf(buffer, size, html_page,
 80025de:	4b78      	ldr	r3, [pc, #480]	@ (80027c0 <Generate_HTML_Page+0x310>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025e4:	f607 03a4 	addw	r3, r7, #2212	@ 0x8a4
 80025e8:	6818      	ldr	r0, [r3, #0]
 80025ea:	f7fd ffad 	bl	8000548 <__aeabi_f2d>
 80025ee:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
           current_temp, settings.temperature_setpoint,
 80025f2:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80025f6:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80025fa:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, size, html_page,
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fd ffa3 	bl	8000548 <__aeabi_f2d>
 8002602:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8002606:	f507 630a 	add.w	r3, r7, #2208	@ 0x8a0
 800260a:	6818      	ldr	r0, [r3, #0]
 800260c:	f7fd ff9c 	bl	8000548 <__aeabi_f2d>
 8002610:	e9c7 0108 	strd	r0, r1, [r7, #32]
           current_hum, settings.humidity_setpoint,
 8002614:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002618:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800261c:	685b      	ldr	r3, [r3, #4]
  snprintf(buffer, size, html_page,
 800261e:	4618      	mov	r0, r3
 8002620:	f7fd ff92 	bl	8000548 <__aeabi_f2d>
 8002624:	e9c7 0106 	strd	r0, r1, [r7, #24]
           settings.heating_enabled ? " " : " ",
 8002628:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800262c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002630:	7a5b      	ldrb	r3, [r3, #9]
  snprintf(buffer, size, html_page,
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <Generate_HTML_Page+0x18c>
 8002636:	4b63      	ldr	r3, [pc, #396]	@ (80027c4 <Generate_HTML_Page+0x314>)
 8002638:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800263a:	e001      	b.n	8002640 <Generate_HTML_Page+0x190>
 800263c:	4b62      	ldr	r3, [pc, #392]	@ (80027c8 <Generate_HTML_Page+0x318>)
 800263e:	65fb      	str	r3, [r7, #92]	@ 0x5c
           settings.humidification_enabled ? " " : " ",
 8002640:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002644:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002648:	7a9b      	ldrb	r3, [r3, #10]
  snprintf(buffer, size, html_page,
 800264a:	2b00      	cmp	r3, #0
 800264c:	d002      	beq.n	8002654 <Generate_HTML_Page+0x1a4>
 800264e:	4b5f      	ldr	r3, [pc, #380]	@ (80027cc <Generate_HTML_Page+0x31c>)
 8002650:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002652:	e001      	b.n	8002658 <Generate_HTML_Page+0x1a8>
 8002654:	4b5e      	ldr	r3, [pc, #376]	@ (80027d0 <Generate_HTML_Page+0x320>)
 8002656:	65bb      	str	r3, [r7, #88]	@ 0x58
           settings.auto_mode ? "#4fc3f7" : "#ff9800",
 8002658:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800265c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002660:	7a1b      	ldrb	r3, [r3, #8]
  snprintf(buffer, size, html_page,
 8002662:	2b00      	cmp	r3, #0
 8002664:	d002      	beq.n	800266c <Generate_HTML_Page+0x1bc>
 8002666:	4b5b      	ldr	r3, [pc, #364]	@ (80027d4 <Generate_HTML_Page+0x324>)
 8002668:	657b      	str	r3, [r7, #84]	@ 0x54
 800266a:	e001      	b.n	8002670 <Generate_HTML_Page+0x1c0>
 800266c:	4b5a      	ldr	r3, [pc, #360]	@ (80027d8 <Generate_HTML_Page+0x328>)
 800266e:	657b      	str	r3, [r7, #84]	@ 0x54
           settings.auto_mode ? "" : "",
 8002670:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002674:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002678:	7a1b      	ldrb	r3, [r3, #8]
  snprintf(buffer, size, html_page,
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <Generate_HTML_Page+0x1d4>
 800267e:	4b57      	ldr	r3, [pc, #348]	@ (80027dc <Generate_HTML_Page+0x32c>)
 8002680:	653b      	str	r3, [r7, #80]	@ 0x50
 8002682:	e001      	b.n	8002688 <Generate_HTML_Page+0x1d8>
 8002684:	4b56      	ldr	r3, [pc, #344]	@ (80027e0 <Generate_HTML_Page+0x330>)
 8002686:	653b      	str	r3, [r7, #80]	@ 0x50
           history_html,
           settings.auto_mode ? "checked" : "",
 8002688:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800268c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002690:	7a1b      	ldrb	r3, [r3, #8]
  snprintf(buffer, size, html_page,
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <Generate_HTML_Page+0x1ec>
 8002696:	4b53      	ldr	r3, [pc, #332]	@ (80027e4 <Generate_HTML_Page+0x334>)
 8002698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800269a:	e001      	b.n	80026a0 <Generate_HTML_Page+0x1f0>
 800269c:	4b52      	ldr	r3, [pc, #328]	@ (80027e8 <Generate_HTML_Page+0x338>)
 800269e:	64fb      	str	r3, [r7, #76]	@ 0x4c
           settings.auto_mode ? "active" : "",
 80026a0:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80026a4:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80026a8:	7a1b      	ldrb	r3, [r3, #8]
  snprintf(buffer, size, html_page,
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d002      	beq.n	80026b4 <Generate_HTML_Page+0x204>
 80026ae:	4b4f      	ldr	r3, [pc, #316]	@ (80027ec <Generate_HTML_Page+0x33c>)
 80026b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026b2:	e001      	b.n	80026b8 <Generate_HTML_Page+0x208>
 80026b4:	4b4c      	ldr	r3, [pc, #304]	@ (80027e8 <Generate_HTML_Page+0x338>)
 80026b6:	64bb      	str	r3, [r7, #72]	@ 0x48
           settings.temperature_setpoint, settings.temperature_setpoint,
 80026b8:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80026bc:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80026c0:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, size, html_page,
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7fd ff40 	bl	8000548 <__aeabi_f2d>
 80026c8:	e9c7 0104 	strd	r0, r1, [r7, #16]
           settings.temperature_setpoint, settings.temperature_setpoint,
 80026cc:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80026d0:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80026d4:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, size, html_page,
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff36 	bl	8000548 <__aeabi_f2d>
 80026dc:	e9c7 0102 	strd	r0, r1, [r7, #8]
           settings.auto_mode ? "active" : "",
 80026e0:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80026e4:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80026e8:	7a1b      	ldrb	r3, [r3, #8]
  snprintf(buffer, size, html_page,
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <Generate_HTML_Page+0x244>
 80026ee:	4b3f      	ldr	r3, [pc, #252]	@ (80027ec <Generate_HTML_Page+0x33c>)
 80026f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80026f2:	e001      	b.n	80026f8 <Generate_HTML_Page+0x248>
 80026f4:	4b3c      	ldr	r3, [pc, #240]	@ (80027e8 <Generate_HTML_Page+0x338>)
 80026f6:	647b      	str	r3, [r7, #68]	@ 0x44
           settings.humidity_setpoint, settings.humidity_setpoint,
 80026f8:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 80026fc:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002700:	685b      	ldr	r3, [r3, #4]
  snprintf(buffer, size, html_page,
 8002702:	4618      	mov	r0, r3
 8002704:	f7fd ff20 	bl	8000548 <__aeabi_f2d>
 8002708:	e9c7 0100 	strd	r0, r1, [r7]
           settings.humidity_setpoint, settings.humidity_setpoint,
 800270c:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002710:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002714:	685b      	ldr	r3, [r3, #4]
  snprintf(buffer, size, html_page,
 8002716:	4618      	mov	r0, r3
 8002718:	f7fd ff16 	bl	8000548 <__aeabi_f2d>
 800271c:	4682      	mov	sl, r0
 800271e:	468b      	mov	fp, r1
           date_str, time_str,
		   wifi_ap_active ? "Wi-Fi " : "Wi-Fi ",
 8002720:	4b33      	ldr	r3, [pc, #204]	@ (80027f0 <Generate_HTML_Page+0x340>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	b2db      	uxtb	r3, r3
  snprintf(buffer, size, html_page,
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <Generate_HTML_Page+0x280>
 800272a:	4b32      	ldr	r3, [pc, #200]	@ (80027f4 <Generate_HTML_Page+0x344>)
 800272c:	643b      	str	r3, [r7, #64]	@ 0x40
 800272e:	e001      	b.n	8002734 <Generate_HTML_Page+0x284>
 8002730:	4b31      	ldr	r3, [pc, #196]	@ (80027f8 <Generate_HTML_Page+0x348>)
 8002732:	643b      	str	r3, [r7, #64]	@ 0x40
           settings.temperature_setpoint, settings.humidity_setpoint,
 8002734:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002738:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800273c:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, size, html_page,
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd ff02 	bl	8000548 <__aeabi_f2d>
 8002744:	4680      	mov	r8, r0
 8002746:	4689      	mov	r9, r1
           settings.temperature_setpoint, settings.humidity_setpoint,
 8002748:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800274c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002750:	685b      	ldr	r3, [r3, #4]
  snprintf(buffer, size, html_page,
 8002752:	4618      	mov	r0, r3
 8002754:	f7fd fef8 	bl	8000548 <__aeabi_f2d>
 8002758:	4604      	mov	r4, r0
 800275a:	460d      	mov	r5, r1
           settings.heating_enabled ? "true" : "false",
 800275c:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002760:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002764:	7a5b      	ldrb	r3, [r3, #9]
  snprintf(buffer, size, html_page,
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <Generate_HTML_Page+0x2c0>
 800276a:	4b24      	ldr	r3, [pc, #144]	@ (80027fc <Generate_HTML_Page+0x34c>)
 800276c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800276e:	e001      	b.n	8002774 <Generate_HTML_Page+0x2c4>
 8002770:	4b23      	ldr	r3, [pc, #140]	@ (8002800 <Generate_HTML_Page+0x350>)
 8002772:	63fb      	str	r3, [r7, #60]	@ 0x3c
           settings.humidification_enabled ? "true" : "false",
 8002774:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002778:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800277c:	7a9b      	ldrb	r3, [r3, #10]
  snprintf(buffer, size, html_page,
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <Generate_HTML_Page+0x2d6>
 8002782:	491e      	ldr	r1, [pc, #120]	@ (80027fc <Generate_HTML_Page+0x34c>)
 8002784:	e000      	b.n	8002788 <Generate_HTML_Page+0x2d8>
 8002786:	491e      	ldr	r1, [pc, #120]	@ (8002800 <Generate_HTML_Page+0x350>)
           settings.auto_mode ? "true" : "false");
 8002788:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800278c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002790:	7a1b      	ldrb	r3, [r3, #8]
  snprintf(buffer, size, html_page,
 8002792:	2b00      	cmp	r3, #0
 8002794:	d036      	beq.n	8002804 <Generate_HTML_Page+0x354>
 8002796:	4a19      	ldr	r2, [pc, #100]	@ (80027fc <Generate_HTML_Page+0x34c>)
 8002798:	e035      	b.n	8002806 <Generate_HTML_Page+0x356>
 800279a:	bf00      	nop
 800279c:	08012cbc 	.word	0x08012cbc
 80027a0:	08012cc8 	.word	0x08012cc8
 80027a4:	20000214 	.word	0x20000214
 80027a8:	08012b74 	.word	0x08012b74
 80027ac:	08012b84 	.word	0x08012b84
 80027b0:	200005cc 	.word	0x200005cc
 80027b4:	20000338 	.word	0x20000338
 80027b8:	200005d0 	.word	0x200005d0
 80027bc:	20000000 	.word	0x20000000
 80027c0:	2000000c 	.word	0x2000000c
 80027c4:	08012b90 	.word	0x08012b90
 80027c8:	08012bb4 	.word	0x08012bb4
 80027cc:	08012bd4 	.word	0x08012bd4
 80027d0:	08012bfc 	.word	0x08012bfc
 80027d4:	08012c24 	.word	0x08012c24
 80027d8:	08012c2c 	.word	0x08012c2c
 80027dc:	08012c34 	.word	0x08012c34
 80027e0:	08012c54 	.word	0x08012c54
 80027e4:	08012c64 	.word	0x08012c64
 80027e8:	08012c6c 	.word	0x08012c6c
 80027ec:	08012c70 	.word	0x08012c70
 80027f0:	200005da 	.word	0x200005da
 80027f4:	08012c78 	.word	0x08012c78
 80027f8:	08012c94 	.word	0x08012c94
 80027fc:	08012cac 	.word	0x08012cac
 8002800:	08012cb4 	.word	0x08012cb4
 8002804:	4a29      	ldr	r2, [pc, #164]	@ (80028ac <Generate_HTML_Page+0x3fc>)
 8002806:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 800280a:	f6a3 0648 	subw	r6, r3, #2120	@ 0x848
 800280e:	f607 03a8 	addw	r3, r7, #2216	@ 0x8a8
 8002812:	f6a3 0044 	subw	r0, r3, #2116	@ 0x844
 8002816:	9224      	str	r2, [sp, #144]	@ 0x90
 8002818:	9123      	str	r1, [sp, #140]	@ 0x8c
 800281a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800281c:	9322      	str	r3, [sp, #136]	@ 0x88
 800281e:	e9cd 4520 	strd	r4, r5, [sp, #128]	@ 0x80
 8002822:	e9cd 891e 	strd	r8, r9, [sp, #120]	@ 0x78
 8002826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002828:	931c      	str	r3, [sp, #112]	@ 0x70
 800282a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800282e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8002830:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002834:	931a      	str	r3, [sp, #104]	@ 0x68
 8002836:	e9cd ab18 	strd	sl, fp, [sp, #96]	@ 0x60
 800283a:	ed97 7b00 	vldr	d7, [r7]
 800283e:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8002842:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002844:	9314      	str	r3, [sp, #80]	@ 0x50
 8002846:	ed97 7b02 	vldr	d7, [r7, #8]
 800284a:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 800284e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002852:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8002856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002858:	930e      	str	r3, [sp, #56]	@ 0x38
 800285a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800285c:	930d      	str	r3, [sp, #52]	@ 0x34
 800285e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002862:	930c      	str	r3, [sp, #48]	@ 0x30
 8002864:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002866:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800286a:	930a      	str	r3, [sp, #40]	@ 0x28
 800286c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800286e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002870:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002872:	9308      	str	r3, [sp, #32]
 8002874:	ed97 7b06 	vldr	d7, [r7, #24]
 8002878:	ed8d 7b06 	vstr	d7, [sp, #24]
 800287c:	ed97 7b08 	vldr	d7, [r7, #32]
 8002880:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002884:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002888:	ed8d 7b02 	vstr	d7, [sp, #8]
 800288c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8002890:	ed8d 7b00 	vstr	d7, [sp]
 8002894:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002896:	6831      	ldr	r1, [r6, #0]
 8002898:	6800      	ldr	r0, [r0, #0]
 800289a:	f008 fd47 	bl	800b32c <sniprintf>
}
 800289e:	bf00      	nop
 80028a0:	f607 07ac 	addw	r7, r7, #2220	@ 0x8ac
 80028a4:	46bd      	mov	sp, r7
 80028a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028aa:	bf00      	nop
 80028ac:	08012cb4 	.word	0x08012cb4

080028b0 <Generate_JSON_Data>:

/**
  * @brief  JSON 
  */
static void Generate_JSON_Data(char *buffer, uint32_t size)
{
 80028b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b4:	b0e1      	sub	sp, #388	@ 0x184
 80028b6:	af10      	add	r7, sp, #64	@ 0x40
 80028b8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028bc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80028c0:	6018      	str	r0, [r3, #0]
 80028c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028c6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80028ca:	6019      	str	r1, [r3, #0]
  osMutexAcquire(sensor_data_mutex, osWaitForever);
 80028cc:	4b52      	ldr	r3, [pc, #328]	@ (8002a18 <Generate_JSON_Data+0x168>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f04f 31ff 	mov.w	r1, #4294967295
 80028d4:	4618      	mov	r0, r3
 80028d6:	f003 fd2f 	bl	8006338 <osMutexAcquire>
  float current_temp = current_sensor_data.temperature;
 80028da:	4b50      	ldr	r3, [pc, #320]	@ (8002a1c <Generate_JSON_Data+0x16c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  float current_hum = current_sensor_data.humidity;
 80028e2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a1c <Generate_JSON_Data+0x16c>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  osMutexRelease(sensor_data_mutex);
 80028ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002a18 <Generate_JSON_Data+0x168>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f003 fd6d 	bl	80063ce <osMutexRelease>

  osMutexAcquire(settings_mutex, osWaitForever);
 80028f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002a20 <Generate_JSON_Data+0x170>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f04f 31ff 	mov.w	r1, #4294967295
 80028fc:	4618      	mov	r0, r3
 80028fe:	f003 fd1b 	bl	8006338 <osMutexAcquire>
  SystemSettings settings = system_settings;
 8002902:	4a48      	ldr	r2, [pc, #288]	@ (8002a24 <Generate_JSON_Data+0x174>)
 8002904:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002908:	ca07      	ldmia	r2, {r0, r1, r2}
 800290a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  osMutexRelease(settings_mutex);
 800290e:	4b44      	ldr	r3, [pc, #272]	@ (8002a20 <Generate_JSON_Data+0x170>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4618      	mov	r0, r3
 8002914:	f003 fd5b 	bl	80063ce <osMutexRelease>

  snprintf(buffer, size, json_data_template,
 8002918:	4b43      	ldr	r3, [pc, #268]	@ (8002a28 <Generate_JSON_Data+0x178>)
 800291a:	681e      	ldr	r6, [r3, #0]
 800291c:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8002920:	f7fd fe12 	bl	8000548 <__aeabi_f2d>
 8002924:	4604      	mov	r4, r0
 8002926:	460d      	mov	r5, r1
 8002928:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800292c:	f7fd fe0c 	bl	8000548 <__aeabi_f2d>
 8002930:	4680      	mov	r8, r0
 8002932:	4689      	mov	r9, r1
 8002934:	4b3d      	ldr	r3, [pc, #244]	@ (8002a2c <Generate_JSON_Data+0x17c>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	4b3c      	ldr	r3, [pc, #240]	@ (8002a30 <Generate_JSON_Data+0x180>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	b2db      	uxtb	r3, r3
 8002942:	61bb      	str	r3, [r7, #24]
           current_temp, current_hum,
           heating_active, humidification_active,
           settings.temperature_setpoint, settings.humidity_setpoint,
 8002944:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
  snprintf(buffer, size, json_data_template,
 8002948:	4618      	mov	r0, r3
 800294a:	f7fd fdfd 	bl	8000548 <__aeabi_f2d>
 800294e:	4682      	mov	sl, r0
 8002950:	468b      	mov	fp, r1
           settings.temperature_setpoint, settings.humidity_setpoint,
 8002952:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
  snprintf(buffer, size, json_data_template,
 8002956:	4618      	mov	r0, r3
 8002958:	f7fd fdf6 	bl	8000548 <__aeabi_f2d>
 800295c:	e9c7 0104 	strd	r0, r1, [r7, #16]
           settings.auto_mode,
 8002960:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
  snprintf(buffer, size, json_data_template,
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	4b33      	ldr	r3, [pc, #204]	@ (8002a34 <Generate_JSON_Data+0x184>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	b2db      	uxtb	r3, r3
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	4b32      	ldr	r3, [pc, #200]	@ (8002a38 <Generate_JSON_Data+0x188>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	607b      	str	r3, [r7, #4]
 8002976:	4b31      	ldr	r3, [pc, #196]	@ (8002a3c <Generate_JSON_Data+0x18c>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b2db      	uxtb	r3, r3
 800297c:	4618      	mov	r0, r3
 800297e:	4b30      	ldr	r3, [pc, #192]	@ (8002a40 <Generate_JSON_Data+0x190>)
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	461a      	mov	r2, r3
 8002986:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800298a:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 800298e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002992:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002996:	920e      	str	r2, [sp, #56]	@ 0x38
 8002998:	900d      	str	r0, [sp, #52]	@ 0x34
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	920c      	str	r2, [sp, #48]	@ 0x30
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	920a      	str	r2, [sp, #40]	@ 0x28
 80029a6:	ed97 7b04 	vldr	d7, [r7, #16]
 80029aa:	ed8d 7b08 	vstr	d7, [sp, #32]
 80029ae:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	9205      	str	r2, [sp, #20]
 80029b6:	69fa      	ldr	r2, [r7, #28]
 80029b8:	9204      	str	r2, [sp, #16]
 80029ba:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80029be:	e9cd 4500 	strd	r4, r5, [sp]
 80029c2:	4632      	mov	r2, r6
 80029c4:	6809      	ldr	r1, [r1, #0]
 80029c6:	6818      	ldr	r0, [r3, #0]
 80029c8:	f008 fcb0 	bl	800b32c <sniprintf>
		   wifi_ap_active, humidifier_alarm,
           humidifier_running, humidifier_service);

  //  HTTP 
  char http_header[256];
  snprintf(http_header, sizeof(http_header),
 80029cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029d4:	6818      	ldr	r0, [r3, #0]
 80029d6:	f7fd fc4b 	bl	8000270 <strlen>
 80029da:	4602      	mov	r2, r0
 80029dc:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80029e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029e4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <Generate_JSON_Data+0x194>)
 80029f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029f4:	f008 fc9a 	bl	800b32c <sniprintf>
           "Content-Type: application/json\r\n"
           "Access-Control-Allow-Origin: *\r\n"
           "Content-Length: %d\r\n\r\n%s",
           strlen(buffer), buffer);

  strcpy(buffer, http_header);
 80029f8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80029fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a00:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a04:	4611      	mov	r1, r2
 8002a06:	6818      	ldr	r0, [r3, #0]
 8002a08:	f008 fe9d 	bl	800b746 <strcpy>
}
 8002a0c:	bf00      	nop
 8002a0e:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8002a12:	46bd      	mov	sp, r7
 8002a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a18:	200005cc 	.word	0x200005cc
 8002a1c:	20000338 	.word	0x20000338
 8002a20:	200005d0 	.word	0x200005d0
 8002a24:	20000000 	.word	0x20000000
 8002a28:	20000010 	.word	0x20000010
 8002a2c:	200005d8 	.word	0x200005d8
 8002a30:	200005d9 	.word	0x200005d9
 8002a34:	200005da 	.word	0x200005da
 8002a38:	200005db 	.word	0x200005db
 8002a3c:	200005dc 	.word	0x200005dc
 8002a40:	200005dd 	.word	0x200005dd
 8002a44:	08012cd0 	.word	0x08012cd0

08002a48 <Generate_History_HTML>:

/**
  * @brief  HTML  
  */
static void Generate_History_HTML(char *buffer, uint32_t size)
{
 8002a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a4c:	f5ad 7d2e 	sub.w	sp, sp, #696	@ 0x2b8
 8002a50:	af08      	add	r7, sp, #32
 8002a52:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8002a56:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8002a5a:	6018      	str	r0, [r3, #0]
 8002a5c:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8002a60:	f5a3 7324 	sub.w	r3, r3, #656	@ 0x290
 8002a64:	6019      	str	r1, [r3, #0]
  char temp[512] = "";
 8002a66:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8002a6a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a74:	461a      	mov	r2, r3
 8002a76:	2100      	movs	r1, #0
 8002a78:	f008 fcf3 	bl	800b462 <memset>
  osMutexAcquire(history_mutex, osWaitForever);
 8002a7c:	4b5b      	ldr	r3, [pc, #364]	@ (8002bec <Generate_History_HTML+0x1a4>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f04f 31ff 	mov.w	r1, #4294967295
 8002a84:	4618      	mov	r0, r3
 8002a86:	f003 fc57 	bl	8006338 <osMutexAcquire>

  for(int i = 0; i < HISTORY_SIZE; i++)
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
 8002a90:	e08e      	b.n	8002bb0 <Generate_History_HTML+0x168>
  {
    if(history_data[i].timestamp != 0)
 8002a92:	4957      	ldr	r1, [pc, #348]	@ (8002bf0 <Generate_History_HTML+0x1a8>)
 8002a94:	f8d7 2294 	ldr.w	r2, [r7, #660]	@ 0x294
 8002a98:	4613      	mov	r3, r2
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	4413      	add	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	3308      	adds	r3, #8
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d07d      	beq.n	8002ba6 <Generate_History_HTML+0x15e>
    {
      uint32_t ts = history_data[i].timestamp;
 8002aaa:	4951      	ldr	r1, [pc, #324]	@ (8002bf0 <Generate_History_HTML+0x1a8>)
 8002aac:	f8d7 2294 	ldr.w	r2, [r7, #660]	@ 0x294
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4413      	add	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	440b      	add	r3, r1
 8002aba:	3308      	adds	r3, #8
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
      char row[128];

      //      timestamp
      snprintf(row, sizeof(row),
 8002ac2:	f8d7 3290 	ldr.w	r3, [r7, #656]	@ 0x290
 8002ac6:	4a4b      	ldr	r2, [pc, #300]	@ (8002bf4 <Generate_History_HTML+0x1ac>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	ea4f 6a53 	mov.w	sl, r3, lsr #25
               "<tr><td>%04d-%02d-%02d %02d:%02d</td>"
               "<td>%.1fC</td><td>%.1f%%</td></tr>",
               ts / 100000000, (ts % 100000000) / 1000000,
 8002ad0:	f8d7 2290 	ldr.w	r2, [r7, #656]	@ 0x290
 8002ad4:	4b47      	ldr	r3, [pc, #284]	@ (8002bf4 <Generate_History_HTML+0x1ac>)
 8002ad6:	fba3 1302 	umull	r1, r3, r3, r2
 8002ada:	0e5b      	lsrs	r3, r3, #25
 8002adc:	4946      	ldr	r1, [pc, #280]	@ (8002bf8 <Generate_History_HTML+0x1b0>)
 8002ade:	fb01 f303 	mul.w	r3, r1, r3
 8002ae2:	1ad3      	subs	r3, r2, r3
      snprintf(row, sizeof(row),
 8002ae4:	4a45      	ldr	r2, [pc, #276]	@ (8002bfc <Generate_History_HTML+0x1b4>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	0c9d      	lsrs	r5, r3, #18
               (ts % 1000000) / 10000, (ts % 10000) / 100,
 8002aec:	f8d7 2290 	ldr.w	r2, [r7, #656]	@ 0x290
 8002af0:	4b42      	ldr	r3, [pc, #264]	@ (8002bfc <Generate_History_HTML+0x1b4>)
 8002af2:	fba3 1302 	umull	r1, r3, r3, r2
 8002af6:	0c9b      	lsrs	r3, r3, #18
 8002af8:	4941      	ldr	r1, [pc, #260]	@ (8002c00 <Generate_History_HTML+0x1b8>)
 8002afa:	fb01 f303 	mul.w	r3, r1, r3
 8002afe:	1ad3      	subs	r3, r2, r3
      snprintf(row, sizeof(row),
 8002b00:	4a40      	ldr	r2, [pc, #256]	@ (8002c04 <Generate_History_HTML+0x1bc>)
 8002b02:	fba2 2303 	umull	r2, r3, r2, r3
 8002b06:	0b5e      	lsrs	r6, r3, #13
               (ts % 1000000) / 10000, (ts % 10000) / 100,
 8002b08:	f8d7 2290 	ldr.w	r2, [r7, #656]	@ 0x290
 8002b0c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c04 <Generate_History_HTML+0x1bc>)
 8002b0e:	fba3 1302 	umull	r1, r3, r3, r2
 8002b12:	0b5b      	lsrs	r3, r3, #13
 8002b14:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002b18:	fb01 f303 	mul.w	r3, r1, r3
 8002b1c:	1ad3      	subs	r3, r2, r3
      snprintf(row, sizeof(row),
 8002b1e:	4a3a      	ldr	r2, [pc, #232]	@ (8002c08 <Generate_History_HTML+0x1c0>)
 8002b20:	fba2 2303 	umull	r2, r3, r2, r3
 8002b24:	095b      	lsrs	r3, r3, #5
 8002b26:	607b      	str	r3, [r7, #4]
 8002b28:	f8d7 3290 	ldr.w	r3, [r7, #656]	@ 0x290
 8002b2c:	4a36      	ldr	r2, [pc, #216]	@ (8002c08 <Generate_History_HTML+0x1c0>)
 8002b2e:	fba2 1203 	umull	r1, r2, r2, r3
 8002b32:	0954      	lsrs	r4, r2, #5
 8002b34:	2264      	movs	r2, #100	@ 0x64
 8002b36:	fb04 f202 	mul.w	r2, r4, r2
 8002b3a:	1a9c      	subs	r4, r3, r2
               ts % 100,
               history_data[i].temperature,
 8002b3c:	492c      	ldr	r1, [pc, #176]	@ (8002bf0 <Generate_History_HTML+0x1a8>)
 8002b3e:	f8d7 2294 	ldr.w	r2, [r7, #660]	@ 0x294
 8002b42:	4613      	mov	r3, r2
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	4413      	add	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	681b      	ldr	r3, [r3, #0]
      snprintf(row, sizeof(row),
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fd fcfa 	bl	8000548 <__aeabi_f2d>
 8002b54:	4680      	mov	r8, r0
 8002b56:	4689      	mov	r9, r1
               history_data[i].humidity);
 8002b58:	4925      	ldr	r1, [pc, #148]	@ (8002bf0 <Generate_History_HTML+0x1a8>)
 8002b5a:	f8d7 2294 	ldr.w	r2, [r7, #660]	@ 0x294
 8002b5e:	4613      	mov	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	3304      	adds	r3, #4
 8002b6a:	681b      	ldr	r3, [r3, #0]
      snprintf(row, sizeof(row),
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7fd fceb 	bl	8000548 <__aeabi_f2d>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	f107 0010 	add.w	r0, r7, #16
 8002b7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002b7e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002b82:	9403      	str	r4, [sp, #12]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	9302      	str	r3, [sp, #8]
 8002b88:	9601      	str	r6, [sp, #4]
 8002b8a:	9500      	str	r5, [sp, #0]
 8002b8c:	4653      	mov	r3, sl
 8002b8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002c0c <Generate_History_HTML+0x1c4>)
 8002b90:	2180      	movs	r1, #128	@ 0x80
 8002b92:	f008 fbcb 	bl	800b32c <sniprintf>

      strcat(temp, row);
 8002b96:	f107 0210 	add.w	r2, r7, #16
 8002b9a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f008 fc66 	bl	800b472 <strcat>
  for(int i = 0; i < HISTORY_SIZE; i++)
 8002ba6:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8002baa:	3301      	adds	r3, #1
 8002bac:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
 8002bb0:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8002bb4:	2b2f      	cmp	r3, #47	@ 0x2f
 8002bb6:	f77f af6c 	ble.w	8002a92 <Generate_History_HTML+0x4a>
    }
  }

  osMutexRelease(history_mutex);
 8002bba:	4b0c      	ldr	r3, [pc, #48]	@ (8002bec <Generate_History_HTML+0x1a4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f003 fc05 	bl	80063ce <osMutexRelease>
  strncpy(buffer, temp, size);
 8002bc4:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8002bc8:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 8002bcc:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002bd0:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8002bd4:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	f008 fc8a 	bl	800b4f4 <strncpy>
}
 8002be0:	bf00      	nop
 8002be2:	f507 7726 	add.w	r7, r7, #664	@ 0x298
 8002be6:	46bd      	mov	sp, r7
 8002be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bec:	200005d4 	.word	0x200005d4
 8002bf0:	20000344 	.word	0x20000344
 8002bf4:	55e63b89 	.word	0x55e63b89
 8002bf8:	05f5e100 	.word	0x05f5e100
 8002bfc:	431bde83 	.word	0x431bde83
 8002c00:	000f4240 	.word	0x000f4240
 8002c04:	d1b71759 	.word	0xd1b71759
 8002c08:	51eb851f 	.word	0x51eb851f
 8002c0c:	08012d3c 	.word	0x08012d3c

08002c10 <Check_WiFi_Status>:

/**
  * @brief   Wi-Fi
  */
static void Check_WiFi_Status(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
    static uint32_t last_check = 0;
    uint32_t current_time = osKernelGetTickCount();
 8002c16:	f003 fa47 	bl	80060a8 <osKernelGetTickCount>
 8002c1a:	6078      	str	r0, [r7, #4]

    if(current_time - last_check > 10000) //   10 
 8002c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c54 <Check_WiFi_Status+0x44>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d90f      	bls.n	8002c4c <Check_WiFi_Status+0x3c>
    {
        if(wifi_ap_active)
 8002c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c58 <Check_WiFi_Status+0x48>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <Check_WiFi_Status+0x36>
        {
            //    
            Send_AT_Command("AT+CWLIF\r\n");
 8002c36:	4809      	ldr	r0, [pc, #36]	@ (8002c5c <Check_WiFi_Status+0x4c>)
 8002c38:	f7ff fb0e 	bl	8002258 <Send_AT_Command>
            Wait_AT_Response("+CWLIF:", 1000);
 8002c3c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c40:	4807      	ldr	r0, [pc, #28]	@ (8002c60 <Check_WiFi_Status+0x50>)
 8002c42:	f7ff fb1f 	bl	8002284 <Wait_AT_Response>
        }
        last_check = current_time;
 8002c46:	4a03      	ldr	r2, [pc, #12]	@ (8002c54 <Check_WiFi_Status+0x44>)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6013      	str	r3, [r2, #0]
    }
}
 8002c4c:	bf00      	nop
 8002c4e:	3708      	adds	r7, #8
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	2000072c 	.word	0x2000072c
 8002c58:	200005da 	.word	0x200005da
 8002c5c:	08012d88 	.word	0x08012d88
 8002c60:	08012d94 	.word	0x08012d94

08002c64 <HAL_TIM_PeriodElapsedCallback>:
  * @retval None
  */
/* USER CODE END Header_StartReadRS485 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a04      	ldr	r2, [pc, #16]	@ (8002c84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d101      	bne.n	8002c7a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002c76:	f000 fb87 	bl	8003388 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40010000 	.word	0x40010000

08002c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c8c:	b672      	cpsid	i
}
 8002c8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c90:	bf00      	nop
 8002c92:	e7fd      	b.n	8002c90 <Error_Handler+0x8>

08002c94 <PID_Init>:

// pid.c
#include "pid.h"

void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ca0:	edc7 0a01 	vstr	s1, [r7, #4]
 8002ca4:	ed87 1a00 	vstr	s2, [r7]
    pid->Kp = Kp;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	609a      	str	r2, [r3, #8]
    pid->integral = 0.0f;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f04f 0200 	mov.w	r2, #0
 8002cc8:	611a      	str	r2, [r3, #16]
    pid->output_min = 0.0f;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f04f 0200 	mov.w	r2, #0
 8002cd0:	615a      	str	r2, [r3, #20]
    pid->output_max = 1.0f;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002cd8:	619a      	str	r2, [r3, #24]
}
 8002cda:	bf00      	nop
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <PID_SetOutputLimits>:

void PID_SetOutputLimits(PID_HandleTypeDef *pid, float min, float max)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b085      	sub	sp, #20
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	60f8      	str	r0, [r7, #12]
 8002cee:	ed87 0a02 	vstr	s0, [r7, #8]
 8002cf2:	edc7 0a01 	vstr	s1, [r7, #4]
    pid->output_min = min;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	615a      	str	r2, [r3, #20]
    pid->output_max = max;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	619a      	str	r2, [r3, #24]
}
 8002d02:	bf00      	nop
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <PID_Compute>:

float PID_Compute(PID_HandleTypeDef *pid, float input, float setpoint)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b08b      	sub	sp, #44	@ 0x2c
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d1a:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = setpoint - input;
 8002d1e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d22:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d2a:	edc7 7a08 	vstr	s15, [r7, #32]

    //  
    float P = pid->Kp * error;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	edd3 7a00 	vldr	s15, [r3]
 8002d34:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d3c:	edc7 7a07 	vstr	s15, [r7, #28]

    //  
    pid->integral += error;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	ed93 7a03 	vldr	s14, [r3, #12]
 8002d46:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	edc3 7a03 	vstr	s15, [r3, #12]
    float I = pid->Ki * pid->integral;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	ed93 7a01 	vldr	s14, [r3, #4]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d64:	edc7 7a06 	vstr	s15, [r7, #24]

    //  
    float D = pid->Kd * (error - pid->prev_error);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d74:	edd7 6a08 	vldr	s13, [r7, #32]
 8002d78:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d80:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->prev_error = error;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6a3a      	ldr	r2, [r7, #32]
 8002d88:	611a      	str	r2, [r3, #16]

    // 
    float output = P + I + D;
 8002d8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002d8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d96:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d9e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    //  
    if(output > pid->output_max)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	edd3 7a06 	vldr	s15, [r3, #24]
 8002da8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002dac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db4:	dd03      	ble.n	8002dbe <PID_Compute+0xb0>
        output = pid->output_max;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dbc:	e00c      	b.n	8002dd8 <PID_Compute+0xca>
    else if(output < pid->output_min)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002dc4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002dc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd0:	d502      	bpl.n	8002dd8 <PID_Compute+0xca>
        output = pid->output_min;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	627b      	str	r3, [r7, #36]	@ 0x24

    return output;
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	ee07 3a90 	vmov	s15, r3
}
 8002dde:	eeb0 0a67 	vmov.f32	s0, s15
 8002de2:	372c      	adds	r7, #44	@ 0x2c
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	607b      	str	r3, [r7, #4]
 8002df6:	4b12      	ldr	r3, [pc, #72]	@ (8002e40 <HAL_MspInit+0x54>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	4a11      	ldr	r2, [pc, #68]	@ (8002e40 <HAL_MspInit+0x54>)
 8002dfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e02:	4b0f      	ldr	r3, [pc, #60]	@ (8002e40 <HAL_MspInit+0x54>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e0a:	607b      	str	r3, [r7, #4]
 8002e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	603b      	str	r3, [r7, #0]
 8002e12:	4b0b      	ldr	r3, [pc, #44]	@ (8002e40 <HAL_MspInit+0x54>)
 8002e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e16:	4a0a      	ldr	r2, [pc, #40]	@ (8002e40 <HAL_MspInit+0x54>)
 8002e18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e1e:	4b08      	ldr	r3, [pc, #32]	@ (8002e40 <HAL_MspInit+0x54>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	210f      	movs	r1, #15
 8002e2e:	f06f 0001 	mvn.w	r0, #1
 8002e32:	f000 fb81 	bl	8003538 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800

08002e44 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e4c:	f107 0308 	add.w	r3, r7, #8
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002e90 <HAL_RTC_MspInit+0x4c>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d111      	bne.n	8002e88 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002e64:	2302      	movs	r3, #2
 8002e66:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002e68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e6c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e6e:	f107 0308 	add.w	r3, r7, #8
 8002e72:	4618      	mov	r0, r3
 8002e74:	f001 fd60 	bl	8004938 <HAL_RCCEx_PeriphCLKConfig>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002e7e:	f7ff ff03 	bl	8002c88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002e82:	4b04      	ldr	r3, [pc, #16]	@ (8002e94 <HAL_RTC_MspInit+0x50>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002e88:	bf00      	nop
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40002800 	.word	0x40002800
 8002e94:	42470e3c 	.word	0x42470e3c

08002e98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08c      	sub	sp, #48	@ 0x30
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 031c 	add.w	r3, r7, #28
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
 8002eae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a49      	ldr	r2, [pc, #292]	@ (8002fdc <HAL_UART_MspInit+0x144>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d12d      	bne.n	8002f16 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61bb      	str	r3, [r7, #24]
 8002ebe:	4b48      	ldr	r3, [pc, #288]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	4a47      	ldr	r2, [pc, #284]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002ec4:	f043 0310 	orr.w	r3, r3, #16
 8002ec8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eca:	4b45      	ldr	r3, [pc, #276]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ece:	f003 0310 	and.w	r3, r3, #16
 8002ed2:	61bb      	str	r3, [r7, #24]
 8002ed4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	4b41      	ldr	r3, [pc, #260]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	4a40      	ldr	r2, [pc, #256]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002ee0:	f043 0301 	orr.w	r3, r3, #1
 8002ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ee6:	4b3e      	ldr	r3, [pc, #248]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ef2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef8:	2302      	movs	r3, #2
 8002efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f00:	2303      	movs	r3, #3
 8002f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f04:	2307      	movs	r3, #7
 8002f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f08:	f107 031c 	add.w	r3, r7, #28
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4835      	ldr	r0, [pc, #212]	@ (8002fe4 <HAL_UART_MspInit+0x14c>)
 8002f10:	f000 fe26 	bl	8003b60 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002f14:	e05e      	b.n	8002fd4 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART6)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a33      	ldr	r2, [pc, #204]	@ (8002fe8 <HAL_UART_MspInit+0x150>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d159      	bne.n	8002fd4 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002f20:	2300      	movs	r3, #0
 8002f22:	613b      	str	r3, [r7, #16]
 8002f24:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f28:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002f2a:	f043 0320 	orr.w	r3, r3, #32
 8002f2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f30:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	4b27      	ldr	r3, [pc, #156]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	4a26      	ldr	r2, [pc, #152]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002f46:	f043 0304 	orr.w	r3, r3, #4
 8002f4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4c:	4b24      	ldr	r3, [pc, #144]	@ (8002fe0 <HAL_UART_MspInit+0x148>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f58:	23c0      	movs	r3, #192	@ 0xc0
 8002f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f64:	2303      	movs	r3, #3
 8002f66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f68:	2308      	movs	r3, #8
 8002f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f6c:	f107 031c 	add.w	r3, r7, #28
 8002f70:	4619      	mov	r1, r3
 8002f72:	481e      	ldr	r0, [pc, #120]	@ (8002fec <HAL_UART_MspInit+0x154>)
 8002f74:	f000 fdf4 	bl	8003b60 <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002f78:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002f7a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ff4 <HAL_UART_MspInit+0x15c>)
 8002f7c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002f80:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002f84:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002f88:	2240      	movs	r2, #64	@ 0x40
 8002f8a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f8c:	4b18      	ldr	r3, [pc, #96]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f92:	4b17      	ldr	r3, [pc, #92]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002f94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f98:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f9a:	4b15      	ldr	r3, [pc, #84]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fa0:	4b13      	ldr	r3, [pc, #76]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002fa6:	4b12      	ldr	r3, [pc, #72]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fac:	4b10      	ldr	r3, [pc, #64]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002fb8:	480d      	ldr	r0, [pc, #52]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fba:	f000 fae7 	bl	800358c <HAL_DMA_Init>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002fc4:	f7ff fe60 	bl	8002c88 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a09      	ldr	r2, [pc, #36]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fcc:	639a      	str	r2, [r3, #56]	@ 0x38
 8002fce:	4a08      	ldr	r2, [pc, #32]	@ (8002ff0 <HAL_UART_MspInit+0x158>)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002fd4:	bf00      	nop
 8002fd6:	3730      	adds	r7, #48	@ 0x30
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40011000 	.word	0x40011000
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	40011400 	.word	0x40011400
 8002fec:	40020800 	.word	0x40020800
 8002ff0:	200002c4 	.word	0x200002c4
 8002ff4:	400264a0 	.word	0x400264a0

08002ff8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08c      	sub	sp, #48	@ 0x30
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003004:	2300      	movs	r3, #0
 8003006:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003008:	2300      	movs	r3, #0
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	4b2f      	ldr	r3, [pc, #188]	@ (80030cc <HAL_InitTick+0xd4>)
 800300e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003010:	4a2e      	ldr	r2, [pc, #184]	@ (80030cc <HAL_InitTick+0xd4>)
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	6453      	str	r3, [r2, #68]	@ 0x44
 8003018:	4b2c      	ldr	r3, [pc, #176]	@ (80030cc <HAL_InitTick+0xd4>)
 800301a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	60bb      	str	r3, [r7, #8]
 8003022:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003024:	f107 020c 	add.w	r2, r7, #12
 8003028:	f107 0310 	add.w	r3, r7, #16
 800302c:	4611      	mov	r1, r2
 800302e:	4618      	mov	r0, r3
 8003030:	f001 fc50 	bl	80048d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003034:	f001 fc3a 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8003038:	4603      	mov	r3, r0
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800303e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003040:	4a23      	ldr	r2, [pc, #140]	@ (80030d0 <HAL_InitTick+0xd8>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0c9b      	lsrs	r3, r3, #18
 8003048:	3b01      	subs	r3, #1
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800304c:	4b21      	ldr	r3, [pc, #132]	@ (80030d4 <HAL_InitTick+0xdc>)
 800304e:	4a22      	ldr	r2, [pc, #136]	@ (80030d8 <HAL_InitTick+0xe0>)
 8003050:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003052:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <HAL_InitTick+0xdc>)
 8003054:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003058:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800305a:	4a1e      	ldr	r2, [pc, #120]	@ (80030d4 <HAL_InitTick+0xdc>)
 800305c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003060:	4b1c      	ldr	r3, [pc, #112]	@ (80030d4 <HAL_InitTick+0xdc>)
 8003062:	2200      	movs	r2, #0
 8003064:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003066:	4b1b      	ldr	r3, [pc, #108]	@ (80030d4 <HAL_InitTick+0xdc>)
 8003068:	2200      	movs	r2, #0
 800306a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800306c:	4b19      	ldr	r3, [pc, #100]	@ (80030d4 <HAL_InitTick+0xdc>)
 800306e:	2200      	movs	r2, #0
 8003070:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003072:	4818      	ldr	r0, [pc, #96]	@ (80030d4 <HAL_InitTick+0xdc>)
 8003074:	f002 f84c 	bl	8005110 <HAL_TIM_Base_Init>
 8003078:	4603      	mov	r3, r0
 800307a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800307e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003082:	2b00      	cmp	r3, #0
 8003084:	d11b      	bne.n	80030be <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003086:	4813      	ldr	r0, [pc, #76]	@ (80030d4 <HAL_InitTick+0xdc>)
 8003088:	f002 f89c 	bl	80051c4 <HAL_TIM_Base_Start_IT>
 800308c:	4603      	mov	r3, r0
 800308e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003092:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003096:	2b00      	cmp	r3, #0
 8003098:	d111      	bne.n	80030be <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800309a:	2019      	movs	r0, #25
 800309c:	f000 fa68 	bl	8003570 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b0f      	cmp	r3, #15
 80030a4:	d808      	bhi.n	80030b8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80030a6:	2200      	movs	r2, #0
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	2019      	movs	r0, #25
 80030ac:	f000 fa44 	bl	8003538 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030b0:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <HAL_InitTick+0xe4>)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	e002      	b.n	80030be <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80030be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3730      	adds	r7, #48	@ 0x30
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40023800 	.word	0x40023800
 80030d0:	431bde83 	.word	0x431bde83
 80030d4:	20000730 	.word	0x20000730
 80030d8:	40010000 	.word	0x40010000
 80030dc:	20000018 	.word	0x20000018

080030e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <NMI_Handler+0x4>

080030e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030ec:	bf00      	nop
 80030ee:	e7fd      	b.n	80030ec <HardFault_Handler+0x4>

080030f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030f4:	bf00      	nop
 80030f6:	e7fd      	b.n	80030f4 <MemManage_Handler+0x4>

080030f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030fc:	bf00      	nop
 80030fe:	e7fd      	b.n	80030fc <BusFault_Handler+0x4>

08003100 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <UsageFault_Handler+0x4>

08003108 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800310c:	bf00      	nop
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
	...

08003118 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800311c:	4802      	ldr	r0, [pc, #8]	@ (8003128 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800311e:	f002 f8c1 	bl	80052a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000730 	.word	0x20000730

0800312c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8003130:	4802      	ldr	r0, [pc, #8]	@ (800313c <DMA2_Stream6_IRQHandler+0x10>)
 8003132:	f000 fad9 	bl	80036e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	200002c4 	.word	0x200002c4

08003140 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return 1;
 8003144:	2301      	movs	r3, #1
}
 8003146:	4618      	mov	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <_kill>:

int _kill(int pid, int sig)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800315a:	f008 fac7 	bl	800b6ec <__errno>
 800315e:	4603      	mov	r3, r0
 8003160:	2216      	movs	r2, #22
 8003162:	601a      	str	r2, [r3, #0]
  return -1;
 8003164:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003168:	4618      	mov	r0, r3
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <_exit>:

void _exit (int status)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003178:	f04f 31ff 	mov.w	r1, #4294967295
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f7ff ffe7 	bl	8003150 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003182:	bf00      	nop
 8003184:	e7fd      	b.n	8003182 <_exit+0x12>

08003186 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	e00a      	b.n	80031ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003198:	f3af 8000 	nop.w
 800319c:	4601      	mov	r1, r0
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	60ba      	str	r2, [r7, #8]
 80031a4:	b2ca      	uxtb	r2, r1
 80031a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	3301      	adds	r3, #1
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	dbf0      	blt.n	8003198 <_read+0x12>
  }

  return len;
 80031b6:	687b      	ldr	r3, [r7, #4]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3718      	adds	r7, #24
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031cc:	2300      	movs	r3, #0
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	e009      	b.n	80031e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	1c5a      	adds	r2, r3, #1
 80031d6:	60ba      	str	r2, [r7, #8]
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	4618      	mov	r0, r3
 80031dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	3301      	adds	r3, #1
 80031e4:	617b      	str	r3, [r7, #20]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	dbf1      	blt.n	80031d2 <_write+0x12>
  }
  return len;
 80031ee:	687b      	ldr	r3, [r7, #4]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <_close>:

int _close(int file)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003200:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003220:	605a      	str	r2, [r3, #4]
  return 0;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <_isatty>:

int _isatty(int file)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003238:	2301      	movs	r3, #1
}
 800323a:	4618      	mov	r0, r3
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003246:	b480      	push	{r7}
 8003248:	b085      	sub	sp, #20
 800324a:	af00      	add	r7, sp, #0
 800324c:	60f8      	str	r0, [r7, #12]
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003268:	4a14      	ldr	r2, [pc, #80]	@ (80032bc <_sbrk+0x5c>)
 800326a:	4b15      	ldr	r3, [pc, #84]	@ (80032c0 <_sbrk+0x60>)
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003274:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <_sbrk+0x64>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d102      	bne.n	8003282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800327c:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <_sbrk+0x64>)
 800327e:	4a12      	ldr	r2, [pc, #72]	@ (80032c8 <_sbrk+0x68>)
 8003280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003282:	4b10      	ldr	r3, [pc, #64]	@ (80032c4 <_sbrk+0x64>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4413      	add	r3, r2
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	429a      	cmp	r2, r3
 800328e:	d207      	bcs.n	80032a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003290:	f008 fa2c 	bl	800b6ec <__errno>
 8003294:	4603      	mov	r3, r0
 8003296:	220c      	movs	r2, #12
 8003298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800329a:	f04f 33ff 	mov.w	r3, #4294967295
 800329e:	e009      	b.n	80032b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032a0:	4b08      	ldr	r3, [pc, #32]	@ (80032c4 <_sbrk+0x64>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032a6:	4b07      	ldr	r3, [pc, #28]	@ (80032c4 <_sbrk+0x64>)
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4413      	add	r3, r2
 80032ae:	4a05      	ldr	r2, [pc, #20]	@ (80032c4 <_sbrk+0x64>)
 80032b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032b2:	68fb      	ldr	r3, [r7, #12]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20020000 	.word	0x20020000
 80032c0:	00000400 	.word	0x00000400
 80032c4:	20000778 	.word	0x20000778
 80032c8:	200052b8 	.word	0x200052b8

080032cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <SystemInit+0x20>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d6:	4a05      	ldr	r2, [pc, #20]	@ (80032ec <SystemInit+0x20>)
 80032d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80032f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003328 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80032f4:	f7ff ffea 	bl	80032cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032f8:	480c      	ldr	r0, [pc, #48]	@ (800332c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032fa:	490d      	ldr	r1, [pc, #52]	@ (8003330 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80032fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003334 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80032fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003300:	e002      	b.n	8003308 <LoopCopyDataInit>

08003302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003306:	3304      	adds	r3, #4

08003308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800330a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800330c:	d3f9      	bcc.n	8003302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800330e:	4a0a      	ldr	r2, [pc, #40]	@ (8003338 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003310:	4c0a      	ldr	r4, [pc, #40]	@ (800333c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003314:	e001      	b.n	800331a <LoopFillZerobss>

08003316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003318:	3204      	adds	r2, #4

0800331a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800331a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800331c:	d3fb      	bcc.n	8003316 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800331e:	f008 f9eb 	bl	800b6f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003322:	f7fd fe7d 	bl	8001020 <main>
  bx  lr    
 8003326:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003328:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800332c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003330:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003334:	080132c0 	.word	0x080132c0
  ldr r2, =_sbss
 8003338:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800333c:	200052b4 	.word	0x200052b4

08003340 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003340:	e7fe      	b.n	8003340 <ADC_IRQHandler>
	...

08003344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003348:	4b0e      	ldr	r3, [pc, #56]	@ (8003384 <HAL_Init+0x40>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0d      	ldr	r2, [pc, #52]	@ (8003384 <HAL_Init+0x40>)
 800334e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003352:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003354:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <HAL_Init+0x40>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a0a      	ldr	r2, [pc, #40]	@ (8003384 <HAL_Init+0x40>)
 800335a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800335e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003360:	4b08      	ldr	r3, [pc, #32]	@ (8003384 <HAL_Init+0x40>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a07      	ldr	r2, [pc, #28]	@ (8003384 <HAL_Init+0x40>)
 8003366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800336c:	2003      	movs	r0, #3
 800336e:	f000 f8d8 	bl	8003522 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003372:	200f      	movs	r0, #15
 8003374:	f7ff fe40 	bl	8002ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003378:	f7ff fd38 	bl	8002dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40023c00 	.word	0x40023c00

08003388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_IncTick+0x20>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <HAL_IncTick+0x24>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4413      	add	r3, r2
 8003398:	4a04      	ldr	r2, [pc, #16]	@ (80033ac <HAL_IncTick+0x24>)
 800339a:	6013      	str	r3, [r2, #0]
}
 800339c:	bf00      	nop
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	2000001c 	.word	0x2000001c
 80033ac:	2000077c 	.word	0x2000077c

080033b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  return uwTick;
 80033b4:	4b03      	ldr	r3, [pc, #12]	@ (80033c4 <HAL_GetTick+0x14>)
 80033b6:	681b      	ldr	r3, [r3, #0]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	2000077c 	.word	0x2000077c

080033c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033d8:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <__NVIC_SetPriorityGrouping+0x44>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033e4:	4013      	ands	r3, r2
 80033e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fa:	4a04      	ldr	r2, [pc, #16]	@ (800340c <__NVIC_SetPriorityGrouping+0x44>)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	60d3      	str	r3, [r2, #12]
}
 8003400:	bf00      	nop
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003414:	4b04      	ldr	r3, [pc, #16]	@ (8003428 <__NVIC_GetPriorityGrouping+0x18>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	0a1b      	lsrs	r3, r3, #8
 800341a:	f003 0307 	and.w	r3, r3, #7
}
 800341e:	4618      	mov	r0, r3
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343a:	2b00      	cmp	r3, #0
 800343c:	db0b      	blt.n	8003456 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	f003 021f 	and.w	r2, r3, #31
 8003444:	4907      	ldr	r1, [pc, #28]	@ (8003464 <__NVIC_EnableIRQ+0x38>)
 8003446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344a:	095b      	lsrs	r3, r3, #5
 800344c:	2001      	movs	r0, #1
 800344e:	fa00 f202 	lsl.w	r2, r0, r2
 8003452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	e000e100 	.word	0xe000e100

08003468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	6039      	str	r1, [r7, #0]
 8003472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003478:	2b00      	cmp	r3, #0
 800347a:	db0a      	blt.n	8003492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	490c      	ldr	r1, [pc, #48]	@ (80034b4 <__NVIC_SetPriority+0x4c>)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	0112      	lsls	r2, r2, #4
 8003488:	b2d2      	uxtb	r2, r2
 800348a:	440b      	add	r3, r1
 800348c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003490:	e00a      	b.n	80034a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	b2da      	uxtb	r2, r3
 8003496:	4908      	ldr	r1, [pc, #32]	@ (80034b8 <__NVIC_SetPriority+0x50>)
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	3b04      	subs	r3, #4
 80034a0:	0112      	lsls	r2, r2, #4
 80034a2:	b2d2      	uxtb	r2, r2
 80034a4:	440b      	add	r3, r1
 80034a6:	761a      	strb	r2, [r3, #24]
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000e100 	.word	0xe000e100
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034bc:	b480      	push	{r7}
 80034be:	b089      	sub	sp, #36	@ 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f1c3 0307 	rsb	r3, r3, #7
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	bf28      	it	cs
 80034da:	2304      	movcs	r3, #4
 80034dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3304      	adds	r3, #4
 80034e2:	2b06      	cmp	r3, #6
 80034e4:	d902      	bls.n	80034ec <NVIC_EncodePriority+0x30>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3b03      	subs	r3, #3
 80034ea:	e000      	b.n	80034ee <NVIC_EncodePriority+0x32>
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f0:	f04f 32ff 	mov.w	r2, #4294967295
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43da      	mvns	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	401a      	ands	r2, r3
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003504:	f04f 31ff 	mov.w	r1, #4294967295
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	fa01 f303 	lsl.w	r3, r1, r3
 800350e:	43d9      	mvns	r1, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003514:	4313      	orrs	r3, r2
         );
}
 8003516:	4618      	mov	r0, r3
 8003518:	3724      	adds	r7, #36	@ 0x24
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7ff ff4c 	bl	80033c8 <__NVIC_SetPriorityGrouping>
}
 8003530:	bf00      	nop
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003546:	2300      	movs	r3, #0
 8003548:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800354a:	f7ff ff61 	bl	8003410 <__NVIC_GetPriorityGrouping>
 800354e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	6978      	ldr	r0, [r7, #20]
 8003556:	f7ff ffb1 	bl	80034bc <NVIC_EncodePriority>
 800355a:	4602      	mov	r2, r0
 800355c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003560:	4611      	mov	r1, r2
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff ff80 	bl	8003468 <__NVIC_SetPriority>
}
 8003568:	bf00      	nop
 800356a:	3718      	adds	r7, #24
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff ff54 	bl	800342c <__NVIC_EnableIRQ>
}
 8003584:	bf00      	nop
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003598:	f7ff ff0a 	bl	80033b0 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e099      	b.n	80036dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0201 	bic.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035c8:	e00f      	b.n	80035ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ca:	f7ff fef1 	bl	80033b0 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b05      	cmp	r3, #5
 80035d6:	d908      	bls.n	80035ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2220      	movs	r2, #32
 80035dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2203      	movs	r2, #3
 80035e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e078      	b.n	80036dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1e8      	bne.n	80035ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	4b38      	ldr	r3, [pc, #224]	@ (80036e4 <HAL_DMA_Init+0x158>)
 8003604:	4013      	ands	r3, r2
 8003606:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003616:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003622:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800362e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	4313      	orrs	r3, r2
 800363a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	2b04      	cmp	r3, #4
 8003642:	d107      	bne.n	8003654 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364c:	4313      	orrs	r3, r2
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	4313      	orrs	r3, r2
 8003652:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f023 0307 	bic.w	r3, r3, #7
 800366a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	4313      	orrs	r3, r2
 8003674:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	2b04      	cmp	r3, #4
 800367c:	d117      	bne.n	80036ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	4313      	orrs	r3, r2
 8003686:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00e      	beq.n	80036ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f9e9 	bl	8003a68 <DMA_CheckFifoParam>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d008      	beq.n	80036ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2240      	movs	r2, #64	@ 0x40
 80036a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80036aa:	2301      	movs	r3, #1
 80036ac:	e016      	b.n	80036dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f9a0 	bl	80039fc <DMA_CalcBaseAndBitshift>
 80036bc:	4603      	mov	r3, r0
 80036be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c4:	223f      	movs	r2, #63	@ 0x3f
 80036c6:	409a      	lsls	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	f010803f 	.word	0xf010803f

080036e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036f4:	4b8e      	ldr	r3, [pc, #568]	@ (8003930 <HAL_DMA_IRQHandler+0x248>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a8e      	ldr	r2, [pc, #568]	@ (8003934 <HAL_DMA_IRQHandler+0x24c>)
 80036fa:	fba2 2303 	umull	r2, r3, r2, r3
 80036fe:	0a9b      	lsrs	r3, r3, #10
 8003700:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003706:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003712:	2208      	movs	r2, #8
 8003714:	409a      	lsls	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	4013      	ands	r3, r2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d01a      	beq.n	8003754 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d013      	beq.n	8003754 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0204 	bic.w	r2, r2, #4
 800373a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003740:	2208      	movs	r2, #8
 8003742:	409a      	lsls	r2, r3
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374c:	f043 0201 	orr.w	r2, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003758:	2201      	movs	r2, #1
 800375a:	409a      	lsls	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d012      	beq.n	800378a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00b      	beq.n	800378a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003776:	2201      	movs	r2, #1
 8003778:	409a      	lsls	r2, r3
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003782:	f043 0202 	orr.w	r2, r3, #2
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378e:	2204      	movs	r2, #4
 8003790:	409a      	lsls	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	4013      	ands	r3, r2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d012      	beq.n	80037c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00b      	beq.n	80037c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ac:	2204      	movs	r2, #4
 80037ae:	409a      	lsls	r2, r3
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b8:	f043 0204 	orr.w	r2, r3, #4
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c4:	2210      	movs	r2, #16
 80037c6:	409a      	lsls	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4013      	ands	r3, r2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d043      	beq.n	8003858 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d03c      	beq.n	8003858 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e2:	2210      	movs	r2, #16
 80037e4:	409a      	lsls	r2, r3
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d018      	beq.n	800382a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d108      	bne.n	8003818 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	2b00      	cmp	r3, #0
 800380c:	d024      	beq.n	8003858 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	4798      	blx	r3
 8003816:	e01f      	b.n	8003858 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800381c:	2b00      	cmp	r3, #0
 800381e:	d01b      	beq.n	8003858 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	4798      	blx	r3
 8003828:	e016      	b.n	8003858 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003834:	2b00      	cmp	r3, #0
 8003836:	d107      	bne.n	8003848 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0208 	bic.w	r2, r2, #8
 8003846:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	2b00      	cmp	r3, #0
 800384e:	d003      	beq.n	8003858 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385c:	2220      	movs	r2, #32
 800385e:	409a      	lsls	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 808f 	beq.w	8003988 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0310 	and.w	r3, r3, #16
 8003874:	2b00      	cmp	r3, #0
 8003876:	f000 8087 	beq.w	8003988 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387e:	2220      	movs	r2, #32
 8003880:	409a      	lsls	r2, r3
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b05      	cmp	r3, #5
 8003890:	d136      	bne.n	8003900 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0216 	bic.w	r2, r2, #22
 80038a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695a      	ldr	r2, [r3, #20]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d103      	bne.n	80038c2 <HAL_DMA_IRQHandler+0x1da>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d007      	beq.n	80038d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0208 	bic.w	r2, r2, #8
 80038d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d6:	223f      	movs	r2, #63	@ 0x3f
 80038d8:	409a      	lsls	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d07e      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	4798      	blx	r3
        }
        return;
 80038fe:	e079      	b.n	80039f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d01d      	beq.n	800394a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10d      	bne.n	8003938 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003920:	2b00      	cmp	r3, #0
 8003922:	d031      	beq.n	8003988 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	4798      	blx	r3
 800392c:	e02c      	b.n	8003988 <HAL_DMA_IRQHandler+0x2a0>
 800392e:	bf00      	nop
 8003930:	20000014 	.word	0x20000014
 8003934:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393c:	2b00      	cmp	r3, #0
 800393e:	d023      	beq.n	8003988 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	4798      	blx	r3
 8003948:	e01e      	b.n	8003988 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10f      	bne.n	8003978 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0210 	bic.w	r2, r2, #16
 8003966:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398c:	2b00      	cmp	r3, #0
 800398e:	d032      	beq.n	80039f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	d022      	beq.n	80039e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2205      	movs	r2, #5
 80039a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0201 	bic.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	3301      	adds	r3, #1
 80039b8:	60bb      	str	r3, [r7, #8]
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d307      	bcc.n	80039d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f2      	bne.n	80039b4 <HAL_DMA_IRQHandler+0x2cc>
 80039ce:	e000      	b.n	80039d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d005      	beq.n	80039f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4798      	blx	r3
 80039f2:	e000      	b.n	80039f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80039f4:	bf00      	nop
    }
  }
}
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	3b10      	subs	r3, #16
 8003a0c:	4a14      	ldr	r2, [pc, #80]	@ (8003a60 <DMA_CalcBaseAndBitshift+0x64>)
 8003a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a12:	091b      	lsrs	r3, r3, #4
 8003a14:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a16:	4a13      	ldr	r2, [pc, #76]	@ (8003a64 <DMA_CalcBaseAndBitshift+0x68>)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d909      	bls.n	8003a3e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a32:	f023 0303 	bic.w	r3, r3, #3
 8003a36:	1d1a      	adds	r2, r3, #4
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a3c:	e007      	b.n	8003a4e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a46:	f023 0303 	bic.w	r3, r3, #3
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	aaaaaaab 	.word	0xaaaaaaab
 8003a64:	08012e80 	.word	0x08012e80

08003a68 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d11f      	bne.n	8003ac2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d856      	bhi.n	8003b36 <DMA_CheckFifoParam+0xce>
 8003a88:	a201      	add	r2, pc, #4	@ (adr r2, 8003a90 <DMA_CheckFifoParam+0x28>)
 8003a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8e:	bf00      	nop
 8003a90:	08003aa1 	.word	0x08003aa1
 8003a94:	08003ab3 	.word	0x08003ab3
 8003a98:	08003aa1 	.word	0x08003aa1
 8003a9c:	08003b37 	.word	0x08003b37
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d046      	beq.n	8003b3a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab0:	e043      	b.n	8003b3a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003aba:	d140      	bne.n	8003b3e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac0:	e03d      	b.n	8003b3e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aca:	d121      	bne.n	8003b10 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	d837      	bhi.n	8003b42 <DMA_CheckFifoParam+0xda>
 8003ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ad8 <DMA_CheckFifoParam+0x70>)
 8003ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad8:	08003ae9 	.word	0x08003ae9
 8003adc:	08003aef 	.word	0x08003aef
 8003ae0:	08003ae9 	.word	0x08003ae9
 8003ae4:	08003b01 	.word	0x08003b01
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	73fb      	strb	r3, [r7, #15]
      break;
 8003aec:	e030      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d025      	beq.n	8003b46 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003afe:	e022      	b.n	8003b46 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b08:	d11f      	bne.n	8003b4a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b0e:	e01c      	b.n	8003b4a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d903      	bls.n	8003b1e <DMA_CheckFifoParam+0xb6>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d003      	beq.n	8003b24 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b1c:	e018      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	73fb      	strb	r3, [r7, #15]
      break;
 8003b22:	e015      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00e      	beq.n	8003b4e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	73fb      	strb	r3, [r7, #15]
      break;
 8003b34:	e00b      	b.n	8003b4e <DMA_CheckFifoParam+0xe6>
      break;
 8003b36:	bf00      	nop
 8003b38:	e00a      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      break;
 8003b3a:	bf00      	nop
 8003b3c:	e008      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      break;
 8003b3e:	bf00      	nop
 8003b40:	e006      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      break;
 8003b42:	bf00      	nop
 8003b44:	e004      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      break;
 8003b46:	bf00      	nop
 8003b48:	e002      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b4a:	bf00      	nop
 8003b4c:	e000      	b.n	8003b50 <DMA_CheckFifoParam+0xe8>
      break;
 8003b4e:	bf00      	nop
    }
  } 
  
  return status; 
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3714      	adds	r7, #20
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop

08003b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b089      	sub	sp, #36	@ 0x24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b76:	2300      	movs	r3, #0
 8003b78:	61fb      	str	r3, [r7, #28]
 8003b7a:	e16b      	b.n	8003e54 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	f040 815a 	bne.w	8003e4e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d005      	beq.n	8003bb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d130      	bne.n	8003c14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	2203      	movs	r2, #3
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003be8:	2201      	movs	r2, #1
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	f003 0201 	and.w	r2, r3, #1
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d017      	beq.n	8003c50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	2203      	movs	r2, #3
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	43db      	mvns	r3, r3
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	4013      	ands	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d123      	bne.n	8003ca4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	08da      	lsrs	r2, r3, #3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3208      	adds	r2, #8
 8003c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	220f      	movs	r2, #15
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	691a      	ldr	r2, [r3, #16]
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	08da      	lsrs	r2, r3, #3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	3208      	adds	r2, #8
 8003c9e:	69b9      	ldr	r1, [r7, #24]
 8003ca0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	2203      	movs	r2, #3
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f003 0203 	and.w	r2, r3, #3
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	005b      	lsls	r3, r3, #1
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 80b4 	beq.w	8003e4e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60fb      	str	r3, [r7, #12]
 8003cea:	4b60      	ldr	r3, [pc, #384]	@ (8003e6c <HAL_GPIO_Init+0x30c>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	4a5f      	ldr	r2, [pc, #380]	@ (8003e6c <HAL_GPIO_Init+0x30c>)
 8003cf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cf6:	4b5d      	ldr	r3, [pc, #372]	@ (8003e6c <HAL_GPIO_Init+0x30c>)
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfe:	60fb      	str	r3, [r7, #12]
 8003d00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d02:	4a5b      	ldr	r2, [pc, #364]	@ (8003e70 <HAL_GPIO_Init+0x310>)
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	089b      	lsrs	r3, r3, #2
 8003d08:	3302      	adds	r3, #2
 8003d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	220f      	movs	r2, #15
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4013      	ands	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a52      	ldr	r2, [pc, #328]	@ (8003e74 <HAL_GPIO_Init+0x314>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d02b      	beq.n	8003d86 <HAL_GPIO_Init+0x226>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a51      	ldr	r2, [pc, #324]	@ (8003e78 <HAL_GPIO_Init+0x318>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d025      	beq.n	8003d82 <HAL_GPIO_Init+0x222>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a50      	ldr	r2, [pc, #320]	@ (8003e7c <HAL_GPIO_Init+0x31c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d01f      	beq.n	8003d7e <HAL_GPIO_Init+0x21e>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a4f      	ldr	r2, [pc, #316]	@ (8003e80 <HAL_GPIO_Init+0x320>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d019      	beq.n	8003d7a <HAL_GPIO_Init+0x21a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a4e      	ldr	r2, [pc, #312]	@ (8003e84 <HAL_GPIO_Init+0x324>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d013      	beq.n	8003d76 <HAL_GPIO_Init+0x216>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a4d      	ldr	r2, [pc, #308]	@ (8003e88 <HAL_GPIO_Init+0x328>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00d      	beq.n	8003d72 <HAL_GPIO_Init+0x212>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a4c      	ldr	r2, [pc, #304]	@ (8003e8c <HAL_GPIO_Init+0x32c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d007      	beq.n	8003d6e <HAL_GPIO_Init+0x20e>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a4b      	ldr	r2, [pc, #300]	@ (8003e90 <HAL_GPIO_Init+0x330>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d101      	bne.n	8003d6a <HAL_GPIO_Init+0x20a>
 8003d66:	2307      	movs	r3, #7
 8003d68:	e00e      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d6a:	2308      	movs	r3, #8
 8003d6c:	e00c      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d6e:	2306      	movs	r3, #6
 8003d70:	e00a      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d72:	2305      	movs	r3, #5
 8003d74:	e008      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d76:	2304      	movs	r3, #4
 8003d78:	e006      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e004      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e002      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <HAL_GPIO_Init+0x228>
 8003d86:	2300      	movs	r3, #0
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	f002 0203 	and.w	r2, r2, #3
 8003d8e:	0092      	lsls	r2, r2, #2
 8003d90:	4093      	lsls	r3, r2
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d98:	4935      	ldr	r1, [pc, #212]	@ (8003e70 <HAL_GPIO_Init+0x310>)
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	089b      	lsrs	r3, r3, #2
 8003d9e:	3302      	adds	r3, #2
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003da6:	4b3b      	ldr	r3, [pc, #236]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	43db      	mvns	r3, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4013      	ands	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d003      	beq.n	8003dca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dca:	4a32      	ldr	r2, [pc, #200]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dd0:	4b30      	ldr	r3, [pc, #192]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003df4:	4a27      	ldr	r2, [pc, #156]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dfa:	4b26      	ldr	r3, [pc, #152]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	43db      	mvns	r3, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4013      	ands	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e24:	4b1b      	ldr	r3, [pc, #108]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4013      	ands	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e48:	4a12      	ldr	r2, [pc, #72]	@ (8003e94 <HAL_GPIO_Init+0x334>)
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	3301      	adds	r3, #1
 8003e52:	61fb      	str	r3, [r7, #28]
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	2b0f      	cmp	r3, #15
 8003e58:	f67f ae90 	bls.w	8003b7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	3724      	adds	r7, #36	@ 0x24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	40013800 	.word	0x40013800
 8003e74:	40020000 	.word	0x40020000
 8003e78:	40020400 	.word	0x40020400
 8003e7c:	40020800 	.word	0x40020800
 8003e80:	40020c00 	.word	0x40020c00
 8003e84:	40021000 	.word	0x40021000
 8003e88:	40021400 	.word	0x40021400
 8003e8c:	40021800 	.word	0x40021800
 8003e90:	40021c00 	.word	0x40021c00
 8003e94:	40013c00 	.word	0x40013c00

08003e98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691a      	ldr	r2, [r3, #16]
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d002      	beq.n	8003eb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
 8003eb4:	e001      	b.n	8003eba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	807b      	strh	r3, [r7, #2]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ed8:	787b      	ldrb	r3, [r7, #1]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ede:	887a      	ldrh	r2, [r7, #2]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ee4:	e003      	b.n	8003eee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ee6:	887b      	ldrh	r3, [r7, #2]
 8003ee8:	041a      	lsls	r2, r3, #16
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	619a      	str	r2, [r3, #24]
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr

08003efa <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b084      	sub	sp, #16
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e036      	b.n	8003f7a <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003f14:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003f1e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6852      	ldr	r2, [r2, #4]
 8003f28:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6892      	ldr	r2, [r2, #8]
 8003f32:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003f34:	f7ff fa3c 	bl	80033b0 <HAL_GetTick>
 8003f38:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003f3a:	e011      	b.n	8003f60 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003f3c:	f7ff fa38 	bl	80033b0 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	f641 0201 	movw	r2, #6145	@ 0x1801
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d908      	bls.n	8003f60 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f003 0303 	and.w	r3, r3, #3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e00c      	b.n	8003f7a <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1e6      	bne.n	8003f3c <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003f76:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003f92:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
	...

08003fa4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e267      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d075      	beq.n	80040ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003fc2:	4b88      	ldr	r3, [pc, #544]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f003 030c 	and.w	r3, r3, #12
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d00c      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fce:	4b85      	ldr	r3, [pc, #532]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d112      	bne.n	8004000 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fda:	4b82      	ldr	r3, [pc, #520]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fe2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fe6:	d10b      	bne.n	8004000 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe8:	4b7e      	ldr	r3, [pc, #504]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d05b      	beq.n	80040ac <HAL_RCC_OscConfig+0x108>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d157      	bne.n	80040ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e242      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004008:	d106      	bne.n	8004018 <HAL_RCC_OscConfig+0x74>
 800400a:	4b76      	ldr	r3, [pc, #472]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a75      	ldr	r2, [pc, #468]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	e01d      	b.n	8004054 <HAL_RCC_OscConfig+0xb0>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004020:	d10c      	bne.n	800403c <HAL_RCC_OscConfig+0x98>
 8004022:	4b70      	ldr	r3, [pc, #448]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a6f      	ldr	r2, [pc, #444]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800402c:	6013      	str	r3, [r2, #0]
 800402e:	4b6d      	ldr	r3, [pc, #436]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a6c      	ldr	r2, [pc, #432]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	e00b      	b.n	8004054 <HAL_RCC_OscConfig+0xb0>
 800403c:	4b69      	ldr	r3, [pc, #420]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a68      	ldr	r2, [pc, #416]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004046:	6013      	str	r3, [r2, #0]
 8004048:	4b66      	ldr	r3, [pc, #408]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a65      	ldr	r2, [pc, #404]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 800404e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d013      	beq.n	8004084 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405c:	f7ff f9a8 	bl	80033b0 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004064:	f7ff f9a4 	bl	80033b0 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b64      	cmp	r3, #100	@ 0x64
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e207      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004076:	4b5b      	ldr	r3, [pc, #364]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d0f0      	beq.n	8004064 <HAL_RCC_OscConfig+0xc0>
 8004082:	e014      	b.n	80040ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004084:	f7ff f994 	bl	80033b0 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800408c:	f7ff f990 	bl	80033b0 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b64      	cmp	r3, #100	@ 0x64
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e1f3      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800409e:	4b51      	ldr	r3, [pc, #324]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0xe8>
 80040aa:	e000      	b.n	80040ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d063      	beq.n	8004182 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040ba:	4b4a      	ldr	r3, [pc, #296]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 030c 	and.w	r3, r3, #12
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00b      	beq.n	80040de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040c6:	4b47      	ldr	r3, [pc, #284]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040ce:	2b08      	cmp	r3, #8
 80040d0:	d11c      	bne.n	800410c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040d2:	4b44      	ldr	r3, [pc, #272]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d116      	bne.n	800410c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040de:	4b41      	ldr	r3, [pc, #260]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d005      	beq.n	80040f6 <HAL_RCC_OscConfig+0x152>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d001      	beq.n	80040f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e1c7      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f6:	4b3b      	ldr	r3, [pc, #236]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4937      	ldr	r1, [pc, #220]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004106:	4313      	orrs	r3, r2
 8004108:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800410a:	e03a      	b.n	8004182 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d020      	beq.n	8004156 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004114:	4b34      	ldr	r3, [pc, #208]	@ (80041e8 <HAL_RCC_OscConfig+0x244>)
 8004116:	2201      	movs	r2, #1
 8004118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411a:	f7ff f949 	bl	80033b0 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004122:	f7ff f945 	bl	80033b0 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e1a8      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004134:	4b2b      	ldr	r3, [pc, #172]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0f0      	beq.n	8004122 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004140:	4b28      	ldr	r3, [pc, #160]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	4925      	ldr	r1, [pc, #148]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004150:	4313      	orrs	r3, r2
 8004152:	600b      	str	r3, [r1, #0]
 8004154:	e015      	b.n	8004182 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004156:	4b24      	ldr	r3, [pc, #144]	@ (80041e8 <HAL_RCC_OscConfig+0x244>)
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800415c:	f7ff f928 	bl	80033b0 <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004164:	f7ff f924 	bl	80033b0 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b02      	cmp	r3, #2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e187      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004176:	4b1b      	ldr	r3, [pc, #108]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1f0      	bne.n	8004164 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b00      	cmp	r3, #0
 800418c:	d036      	beq.n	80041fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d016      	beq.n	80041c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004196:	4b15      	ldr	r3, [pc, #84]	@ (80041ec <HAL_RCC_OscConfig+0x248>)
 8004198:	2201      	movs	r2, #1
 800419a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800419c:	f7ff f908 	bl	80033b0 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a4:	f7ff f904 	bl	80033b0 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e167      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041b6:	4b0b      	ldr	r3, [pc, #44]	@ (80041e4 <HAL_RCC_OscConfig+0x240>)
 80041b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0f0      	beq.n	80041a4 <HAL_RCC_OscConfig+0x200>
 80041c2:	e01b      	b.n	80041fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041c4:	4b09      	ldr	r3, [pc, #36]	@ (80041ec <HAL_RCC_OscConfig+0x248>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ca:	f7ff f8f1 	bl	80033b0 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d0:	e00e      	b.n	80041f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d2:	f7ff f8ed 	bl	80033b0 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d907      	bls.n	80041f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e150      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
 80041e4:	40023800 	.word	0x40023800
 80041e8:	42470000 	.word	0x42470000
 80041ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041f0:	4b88      	ldr	r3, [pc, #544]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80041f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1ea      	bne.n	80041d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 8097 	beq.w	8004338 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800420a:	2300      	movs	r3, #0
 800420c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800420e:	4b81      	ldr	r3, [pc, #516]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10f      	bne.n	800423a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800421a:	2300      	movs	r3, #0
 800421c:	60bb      	str	r3, [r7, #8]
 800421e:	4b7d      	ldr	r3, [pc, #500]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	4a7c      	ldr	r2, [pc, #496]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004228:	6413      	str	r3, [r2, #64]	@ 0x40
 800422a:	4b7a      	ldr	r3, [pc, #488]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 800422c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004232:	60bb      	str	r3, [r7, #8]
 8004234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004236:	2301      	movs	r3, #1
 8004238:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423a:	4b77      	ldr	r3, [pc, #476]	@ (8004418 <HAL_RCC_OscConfig+0x474>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004242:	2b00      	cmp	r3, #0
 8004244:	d118      	bne.n	8004278 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004246:	4b74      	ldr	r3, [pc, #464]	@ (8004418 <HAL_RCC_OscConfig+0x474>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a73      	ldr	r2, [pc, #460]	@ (8004418 <HAL_RCC_OscConfig+0x474>)
 800424c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004252:	f7ff f8ad 	bl	80033b0 <HAL_GetTick>
 8004256:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800425a:	f7ff f8a9 	bl	80033b0 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e10c      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800426c:	4b6a      	ldr	r3, [pc, #424]	@ (8004418 <HAL_RCC_OscConfig+0x474>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0f0      	beq.n	800425a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d106      	bne.n	800428e <HAL_RCC_OscConfig+0x2ea>
 8004280:	4b64      	ldr	r3, [pc, #400]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004284:	4a63      	ldr	r2, [pc, #396]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004286:	f043 0301 	orr.w	r3, r3, #1
 800428a:	6713      	str	r3, [r2, #112]	@ 0x70
 800428c:	e01c      	b.n	80042c8 <HAL_RCC_OscConfig+0x324>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b05      	cmp	r3, #5
 8004294:	d10c      	bne.n	80042b0 <HAL_RCC_OscConfig+0x30c>
 8004296:	4b5f      	ldr	r3, [pc, #380]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429a:	4a5e      	ldr	r2, [pc, #376]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 800429c:	f043 0304 	orr.w	r3, r3, #4
 80042a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80042a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042a8:	f043 0301 	orr.w	r3, r3, #1
 80042ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ae:	e00b      	b.n	80042c8 <HAL_RCC_OscConfig+0x324>
 80042b0:	4b58      	ldr	r3, [pc, #352]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b4:	4a57      	ldr	r2, [pc, #348]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042b6:	f023 0301 	bic.w	r3, r3, #1
 80042ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80042bc:	4b55      	ldr	r3, [pc, #340]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c0:	4a54      	ldr	r2, [pc, #336]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042c2:	f023 0304 	bic.w	r3, r3, #4
 80042c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d015      	beq.n	80042fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d0:	f7ff f86e 	bl	80033b0 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042d6:	e00a      	b.n	80042ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d8:	f7ff f86a 	bl	80033b0 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e0cb      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ee:	4b49      	ldr	r3, [pc, #292]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80042f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d0ee      	beq.n	80042d8 <HAL_RCC_OscConfig+0x334>
 80042fa:	e014      	b.n	8004326 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042fc:	f7ff f858 	bl	80033b0 <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004302:	e00a      	b.n	800431a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004304:	f7ff f854 	bl	80033b0 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004312:	4293      	cmp	r3, r2
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e0b5      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800431a:	4b3e      	ldr	r3, [pc, #248]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 800431c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1ee      	bne.n	8004304 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004326:	7dfb      	ldrb	r3, [r7, #23]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d105      	bne.n	8004338 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800432c:	4b39      	ldr	r3, [pc, #228]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	4a38      	ldr	r2, [pc, #224]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004336:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	2b00      	cmp	r3, #0
 800433e:	f000 80a1 	beq.w	8004484 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004342:	4b34      	ldr	r3, [pc, #208]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f003 030c 	and.w	r3, r3, #12
 800434a:	2b08      	cmp	r3, #8
 800434c:	d05c      	beq.n	8004408 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	2b02      	cmp	r3, #2
 8004354:	d141      	bne.n	80043da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004356:	4b31      	ldr	r3, [pc, #196]	@ (800441c <HAL_RCC_OscConfig+0x478>)
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7ff f828 	bl	80033b0 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004364:	f7ff f824 	bl	80033b0 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e087      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004376:	4b27      	ldr	r3, [pc, #156]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	69da      	ldr	r2, [r3, #28]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	431a      	orrs	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	019b      	lsls	r3, r3, #6
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004398:	085b      	lsrs	r3, r3, #1
 800439a:	3b01      	subs	r3, #1
 800439c:	041b      	lsls	r3, r3, #16
 800439e:	431a      	orrs	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	061b      	lsls	r3, r3, #24
 80043a6:	491b      	ldr	r1, [pc, #108]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043ac:	4b1b      	ldr	r3, [pc, #108]	@ (800441c <HAL_RCC_OscConfig+0x478>)
 80043ae:	2201      	movs	r2, #1
 80043b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b2:	f7fe fffd 	bl	80033b0 <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ba:	f7fe fff9 	bl	80033b0 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e05c      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043cc:	4b11      	ldr	r3, [pc, #68]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d0f0      	beq.n	80043ba <HAL_RCC_OscConfig+0x416>
 80043d8:	e054      	b.n	8004484 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043da:	4b10      	ldr	r3, [pc, #64]	@ (800441c <HAL_RCC_OscConfig+0x478>)
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e0:	f7fe ffe6 	bl	80033b0 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e8:	f7fe ffe2 	bl	80033b0 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e045      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043fa:	4b06      	ldr	r3, [pc, #24]	@ (8004414 <HAL_RCC_OscConfig+0x470>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1f0      	bne.n	80043e8 <HAL_RCC_OscConfig+0x444>
 8004406:	e03d      	b.n	8004484 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d107      	bne.n	8004420 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e038      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
 8004414:	40023800 	.word	0x40023800
 8004418:	40007000 	.word	0x40007000
 800441c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004420:	4b1b      	ldr	r3, [pc, #108]	@ (8004490 <HAL_RCC_OscConfig+0x4ec>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d028      	beq.n	8004480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004438:	429a      	cmp	r2, r3
 800443a:	d121      	bne.n	8004480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004446:	429a      	cmp	r2, r3
 8004448:	d11a      	bne.n	8004480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004450:	4013      	ands	r3, r2
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004456:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004458:	4293      	cmp	r3, r2
 800445a:	d111      	bne.n	8004480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004466:	085b      	lsrs	r3, r3, #1
 8004468:	3b01      	subs	r3, #1
 800446a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800446c:	429a      	cmp	r2, r3
 800446e:	d107      	bne.n	8004480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800447c:	429a      	cmp	r2, r3
 800447e:	d001      	beq.n	8004484 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40023800 	.word	0x40023800

08004494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e0cc      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044a8:	4b68      	ldr	r3, [pc, #416]	@ (800464c <HAL_RCC_ClockConfig+0x1b8>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0307 	and.w	r3, r3, #7
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d90c      	bls.n	80044d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044b6:	4b65      	ldr	r3, [pc, #404]	@ (800464c <HAL_RCC_ClockConfig+0x1b8>)
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	b2d2      	uxtb	r2, r2
 80044bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044be:	4b63      	ldr	r3, [pc, #396]	@ (800464c <HAL_RCC_ClockConfig+0x1b8>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d001      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0b8      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d020      	beq.n	800451e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044e8:	4b59      	ldr	r3, [pc, #356]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	4a58      	ldr	r2, [pc, #352]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 80044ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d005      	beq.n	800450c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004500:	4b53      	ldr	r3, [pc, #332]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	4a52      	ldr	r2, [pc, #328]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004506:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800450a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800450c:	4b50      	ldr	r3, [pc, #320]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	494d      	ldr	r1, [pc, #308]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 800451a:	4313      	orrs	r3, r2
 800451c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d044      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d107      	bne.n	8004542 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004532:	4b47      	ldr	r3, [pc, #284]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d119      	bne.n	8004572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e07f      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d003      	beq.n	8004552 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800454e:	2b03      	cmp	r3, #3
 8004550:	d107      	bne.n	8004562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004552:	4b3f      	ldr	r3, [pc, #252]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d109      	bne.n	8004572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e06f      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004562:	4b3b      	ldr	r3, [pc, #236]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e067      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004572:	4b37      	ldr	r3, [pc, #220]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f023 0203 	bic.w	r2, r3, #3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	4934      	ldr	r1, [pc, #208]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004580:	4313      	orrs	r3, r2
 8004582:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004584:	f7fe ff14 	bl	80033b0 <HAL_GetTick>
 8004588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800458a:	e00a      	b.n	80045a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800458c:	f7fe ff10 	bl	80033b0 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800459a:	4293      	cmp	r3, r2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e04f      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f003 020c 	and.w	r2, r3, #12
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d1eb      	bne.n	800458c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045b4:	4b25      	ldr	r3, [pc, #148]	@ (800464c <HAL_RCC_ClockConfig+0x1b8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0307 	and.w	r3, r3, #7
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d20c      	bcs.n	80045dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c2:	4b22      	ldr	r3, [pc, #136]	@ (800464c <HAL_RCC_ClockConfig+0x1b8>)
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ca:	4b20      	ldr	r3, [pc, #128]	@ (800464c <HAL_RCC_ClockConfig+0x1b8>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d001      	beq.n	80045dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e032      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d008      	beq.n	80045fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e8:	4b19      	ldr	r3, [pc, #100]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4916      	ldr	r1, [pc, #88]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d009      	beq.n	800461a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004606:	4b12      	ldr	r3, [pc, #72]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	490e      	ldr	r1, [pc, #56]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004616:	4313      	orrs	r3, r2
 8004618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800461a:	f000 f821 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 800461e:	4602      	mov	r2, r0
 8004620:	4b0b      	ldr	r3, [pc, #44]	@ (8004650 <HAL_RCC_ClockConfig+0x1bc>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	091b      	lsrs	r3, r3, #4
 8004626:	f003 030f 	and.w	r3, r3, #15
 800462a:	490a      	ldr	r1, [pc, #40]	@ (8004654 <HAL_RCC_ClockConfig+0x1c0>)
 800462c:	5ccb      	ldrb	r3, [r1, r3]
 800462e:	fa22 f303 	lsr.w	r3, r2, r3
 8004632:	4a09      	ldr	r2, [pc, #36]	@ (8004658 <HAL_RCC_ClockConfig+0x1c4>)
 8004634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004636:	4b09      	ldr	r3, [pc, #36]	@ (800465c <HAL_RCC_ClockConfig+0x1c8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fcdc 	bl	8002ff8 <HAL_InitTick>

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40023c00 	.word	0x40023c00
 8004650:	40023800 	.word	0x40023800
 8004654:	08012e68 	.word	0x08012e68
 8004658:	20000014 	.word	0x20000014
 800465c:	20000018 	.word	0x20000018

08004660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004664:	b094      	sub	sp, #80	@ 0x50
 8004666:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004678:	4b79      	ldr	r3, [pc, #484]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b08      	cmp	r3, #8
 8004682:	d00d      	beq.n	80046a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004684:	2b08      	cmp	r3, #8
 8004686:	f200 80e1 	bhi.w	800484c <HAL_RCC_GetSysClockFreq+0x1ec>
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0x34>
 800468e:	2b04      	cmp	r3, #4
 8004690:	d003      	beq.n	800469a <HAL_RCC_GetSysClockFreq+0x3a>
 8004692:	e0db      	b.n	800484c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004694:	4b73      	ldr	r3, [pc, #460]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x204>)
 8004696:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004698:	e0db      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800469a:	4b73      	ldr	r3, [pc, #460]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x208>)
 800469c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800469e:	e0d8      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d063      	beq.n	800477e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b6:	4b6a      	ldr	r3, [pc, #424]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	099b      	lsrs	r3, r3, #6
 80046bc:	2200      	movs	r2, #0
 80046be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80046c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80046ca:	2300      	movs	r3, #0
 80046cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80046ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80046d2:	4622      	mov	r2, r4
 80046d4:	462b      	mov	r3, r5
 80046d6:	f04f 0000 	mov.w	r0, #0
 80046da:	f04f 0100 	mov.w	r1, #0
 80046de:	0159      	lsls	r1, r3, #5
 80046e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046e4:	0150      	lsls	r0, r2, #5
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	4621      	mov	r1, r4
 80046ec:	1a51      	subs	r1, r2, r1
 80046ee:	6139      	str	r1, [r7, #16]
 80046f0:	4629      	mov	r1, r5
 80046f2:	eb63 0301 	sbc.w	r3, r3, r1
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004704:	4659      	mov	r1, fp
 8004706:	018b      	lsls	r3, r1, #6
 8004708:	4651      	mov	r1, sl
 800470a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800470e:	4651      	mov	r1, sl
 8004710:	018a      	lsls	r2, r1, #6
 8004712:	4651      	mov	r1, sl
 8004714:	ebb2 0801 	subs.w	r8, r2, r1
 8004718:	4659      	mov	r1, fp
 800471a:	eb63 0901 	sbc.w	r9, r3, r1
 800471e:	f04f 0200 	mov.w	r2, #0
 8004722:	f04f 0300 	mov.w	r3, #0
 8004726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800472a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800472e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004732:	4690      	mov	r8, r2
 8004734:	4699      	mov	r9, r3
 8004736:	4623      	mov	r3, r4
 8004738:	eb18 0303 	adds.w	r3, r8, r3
 800473c:	60bb      	str	r3, [r7, #8]
 800473e:	462b      	mov	r3, r5
 8004740:	eb49 0303 	adc.w	r3, r9, r3
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	f04f 0200 	mov.w	r2, #0
 800474a:	f04f 0300 	mov.w	r3, #0
 800474e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004752:	4629      	mov	r1, r5
 8004754:	024b      	lsls	r3, r1, #9
 8004756:	4621      	mov	r1, r4
 8004758:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800475c:	4621      	mov	r1, r4
 800475e:	024a      	lsls	r2, r1, #9
 8004760:	4610      	mov	r0, r2
 8004762:	4619      	mov	r1, r3
 8004764:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004766:	2200      	movs	r2, #0
 8004768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800476a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800476c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004770:	f7fc fa8a 	bl	8000c88 <__aeabi_uldivmod>
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	4613      	mov	r3, r2
 800477a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800477c:	e058      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800477e:	4b38      	ldr	r3, [pc, #224]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	099b      	lsrs	r3, r3, #6
 8004784:	2200      	movs	r2, #0
 8004786:	4618      	mov	r0, r3
 8004788:	4611      	mov	r1, r2
 800478a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800478e:	623b      	str	r3, [r7, #32]
 8004790:	2300      	movs	r3, #0
 8004792:	627b      	str	r3, [r7, #36]	@ 0x24
 8004794:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004798:	4642      	mov	r2, r8
 800479a:	464b      	mov	r3, r9
 800479c:	f04f 0000 	mov.w	r0, #0
 80047a0:	f04f 0100 	mov.w	r1, #0
 80047a4:	0159      	lsls	r1, r3, #5
 80047a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047aa:	0150      	lsls	r0, r2, #5
 80047ac:	4602      	mov	r2, r0
 80047ae:	460b      	mov	r3, r1
 80047b0:	4641      	mov	r1, r8
 80047b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80047b6:	4649      	mov	r1, r9
 80047b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80047bc:	f04f 0200 	mov.w	r2, #0
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047d0:	ebb2 040a 	subs.w	r4, r2, sl
 80047d4:	eb63 050b 	sbc.w	r5, r3, fp
 80047d8:	f04f 0200 	mov.w	r2, #0
 80047dc:	f04f 0300 	mov.w	r3, #0
 80047e0:	00eb      	lsls	r3, r5, #3
 80047e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e6:	00e2      	lsls	r2, r4, #3
 80047e8:	4614      	mov	r4, r2
 80047ea:	461d      	mov	r5, r3
 80047ec:	4643      	mov	r3, r8
 80047ee:	18e3      	adds	r3, r4, r3
 80047f0:	603b      	str	r3, [r7, #0]
 80047f2:	464b      	mov	r3, r9
 80047f4:	eb45 0303 	adc.w	r3, r5, r3
 80047f8:	607b      	str	r3, [r7, #4]
 80047fa:	f04f 0200 	mov.w	r2, #0
 80047fe:	f04f 0300 	mov.w	r3, #0
 8004802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004806:	4629      	mov	r1, r5
 8004808:	028b      	lsls	r3, r1, #10
 800480a:	4621      	mov	r1, r4
 800480c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004810:	4621      	mov	r1, r4
 8004812:	028a      	lsls	r2, r1, #10
 8004814:	4610      	mov	r0, r2
 8004816:	4619      	mov	r1, r3
 8004818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800481a:	2200      	movs	r2, #0
 800481c:	61bb      	str	r3, [r7, #24]
 800481e:	61fa      	str	r2, [r7, #28]
 8004820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004824:	f7fc fa30 	bl	8000c88 <__aeabi_uldivmod>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4613      	mov	r3, r2
 800482e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004830:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	0c1b      	lsrs	r3, r3, #16
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	3301      	adds	r3, #1
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004840:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800484a:	e002      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800484c:	4b05      	ldr	r3, [pc, #20]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x204>)
 800484e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004854:	4618      	mov	r0, r3
 8004856:	3750      	adds	r7, #80	@ 0x50
 8004858:	46bd      	mov	sp, r7
 800485a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800485e:	bf00      	nop
 8004860:	40023800 	.word	0x40023800
 8004864:	00f42400 	.word	0x00f42400
 8004868:	007a1200 	.word	0x007a1200

0800486c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004870:	4b03      	ldr	r3, [pc, #12]	@ (8004880 <HAL_RCC_GetHCLKFreq+0x14>)
 8004872:	681b      	ldr	r3, [r3, #0]
}
 8004874:	4618      	mov	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	20000014 	.word	0x20000014

08004884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004888:	f7ff fff0 	bl	800486c <HAL_RCC_GetHCLKFreq>
 800488c:	4602      	mov	r2, r0
 800488e:	4b05      	ldr	r3, [pc, #20]	@ (80048a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	0a9b      	lsrs	r3, r3, #10
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	4903      	ldr	r1, [pc, #12]	@ (80048a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800489a:	5ccb      	ldrb	r3, [r1, r3]
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40023800 	.word	0x40023800
 80048a8:	08012e78 	.word	0x08012e78

080048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048b0:	f7ff ffdc 	bl	800486c <HAL_RCC_GetHCLKFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	0b5b      	lsrs	r3, r3, #13
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4903      	ldr	r1, [pc, #12]	@ (80048d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40023800 	.word	0x40023800
 80048d0:	08012e78 	.word	0x08012e78

080048d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	220f      	movs	r2, #15
 80048e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048e4:	4b12      	ldr	r3, [pc, #72]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0203 	and.w	r2, r3, #3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80048f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80048fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004908:	4b09      	ldr	r3, [pc, #36]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	08db      	lsrs	r3, r3, #3
 800490e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004916:	4b07      	ldr	r3, [pc, #28]	@ (8004934 <HAL_RCC_GetClockConfig+0x60>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0207 	and.w	r2, r3, #7
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	601a      	str	r2, [r3, #0]
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40023800 	.word	0x40023800
 8004934:	40023c00 	.word	0x40023c00

08004938 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0301 	and.w	r3, r3, #1
 8004950:	2b00      	cmp	r3, #0
 8004952:	d105      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800495c:	2b00      	cmp	r3, #0
 800495e:	d035      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004960:	4b62      	ldr	r3, [pc, #392]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004962:	2200      	movs	r2, #0
 8004964:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004966:	f7fe fd23 	bl	80033b0 <HAL_GetTick>
 800496a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800496c:	e008      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800496e:	f7fe fd1f 	bl	80033b0 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d901      	bls.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e0b0      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004980:	4b5b      	ldr	r3, [pc, #364]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1f0      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	019a      	lsls	r2, r3, #6
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	071b      	lsls	r3, r3, #28
 8004998:	4955      	ldr	r1, [pc, #340]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80049a0:	4b52      	ldr	r3, [pc, #328]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80049a2:	2201      	movs	r2, #1
 80049a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049a6:	f7fe fd03 	bl	80033b0 <HAL_GetTick>
 80049aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049ac:	e008      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80049ae:	f7fe fcff 	bl	80033b0 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e090      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049c0:	4b4b      	ldr	r3, [pc, #300]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0f0      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8083 	beq.w	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	4b44      	ldr	r3, [pc, #272]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e2:	4a43      	ldr	r2, [pc, #268]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80049ea:	4b41      	ldr	r3, [pc, #260]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80049f6:	4b3f      	ldr	r3, [pc, #252]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a3e      	ldr	r2, [pc, #248]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80049fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a00:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a02:	f7fe fcd5 	bl	80033b0 <HAL_GetTick>
 8004a06:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a08:	e008      	b.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a0a:	f7fe fcd1 	bl	80033b0 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e062      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a1c:	4b35      	ldr	r3, [pc, #212]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d0f0      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a28:	4b31      	ldr	r3, [pc, #196]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a30:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d02f      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d028      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a46:	4b2a      	ldr	r3, [pc, #168]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a4e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a50:	4b29      	ldr	r3, [pc, #164]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004a52:	2201      	movs	r2, #1
 8004a54:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a56:	4b28      	ldr	r3, [pc, #160]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004a5c:	4a24      	ldr	r2, [pc, #144]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004a62:	4b23      	ldr	r3, [pc, #140]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d114      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004a6e:	f7fe fc9f 	bl	80033b0 <HAL_GetTick>
 8004a72:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a74:	e00a      	b.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a76:	f7fe fc9b 	bl	80033b0 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d901      	bls.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e02a      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a8c:	4b18      	ldr	r3, [pc, #96]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d0ee      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aa0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aa4:	d10d      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004aa6:	4b12      	ldr	r3, [pc, #72]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004ab6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aba:	490d      	ldr	r1, [pc, #52]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	608b      	str	r3, [r1, #8]
 8004ac0:	e005      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ac8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004acc:	6093      	str	r3, [r2, #8]
 8004ace:	4b08      	ldr	r3, [pc, #32]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ad0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ada:	4905      	ldr	r1, [pc, #20]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3718      	adds	r7, #24
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	42470068 	.word	0x42470068
 8004af0:	40023800 	.word	0x40023800
 8004af4:	40007000 	.word	0x40007000
 8004af8:	42470e40 	.word	0x42470e40

08004afc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e073      	b.n	8004bf6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7f5b      	ldrb	r3, [r3, #29]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d105      	bne.n	8004b24 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7fe f990 	bl	8002e44 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	f003 0310 	and.w	r3, r3, #16
 8004b34:	2b10      	cmp	r3, #16
 8004b36:	d055      	beq.n	8004be4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	22ca      	movs	r2, #202	@ 0xca
 8004b3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2253      	movs	r2, #83	@ 0x53
 8004b46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 fa49 	bl	8004fe0 <RTC_EnterInitMode>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d12c      	bne.n	8004bb2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6812      	ldr	r2, [r2, #0]
 8004b62:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004b66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b6a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6899      	ldr	r1, [r3, #8]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	431a      	orrs	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68d2      	ldr	r2, [r2, #12]
 8004b92:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6919      	ldr	r1, [r3, #16]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	041a      	lsls	r2, r3, #16
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 fa50 	bl	800504e <RTC_ExitInitMode>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d110      	bne.n	8004bda <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bc6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	699a      	ldr	r2, [r3, #24]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	22ff      	movs	r2, #255	@ 0xff
 8004be0:	625a      	str	r2, [r3, #36]	@ 0x24
 8004be2:	e001      	b.n	8004be8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004be4:	2300      	movs	r3, #0
 8004be6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d102      	bne.n	8004bf4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004bfe:	b590      	push	{r4, r7, lr}
 8004c00:	b087      	sub	sp, #28
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	60f8      	str	r0, [r7, #12]
 8004c06:	60b9      	str	r1, [r7, #8]
 8004c08:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	7f1b      	ldrb	r3, [r3, #28]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d101      	bne.n	8004c1a <HAL_RTC_SetTime+0x1c>
 8004c16:	2302      	movs	r3, #2
 8004c18:	e087      	b.n	8004d2a <HAL_RTC_SetTime+0x12c>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2202      	movs	r2, #2
 8004c24:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d126      	bne.n	8004c7a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d102      	bne.n	8004c40 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f000 fa27 	bl	8005098 <RTC_ByteToBcd2>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	785b      	ldrb	r3, [r3, #1]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 fa20 	bl	8005098 <RTC_ByteToBcd2>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c5c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	789b      	ldrb	r3, [r3, #2]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f000 fa18 	bl	8005098 <RTC_ByteToBcd2>
 8004c68:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004c6a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	78db      	ldrb	r3, [r3, #3]
 8004c72:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c74:	4313      	orrs	r3, r2
 8004c76:	617b      	str	r3, [r7, #20]
 8004c78:	e018      	b.n	8004cac <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d102      	bne.n	8004c8e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	785b      	ldrb	r3, [r3, #1]
 8004c98:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c9a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004ca0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	78db      	ldrb	r3, [r3, #3]
 8004ca6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	22ca      	movs	r2, #202	@ 0xca
 8004cb2:	625a      	str	r2, [r3, #36]	@ 0x24
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2253      	movs	r2, #83	@ 0x53
 8004cba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f98f 	bl	8004fe0 <RTC_EnterInitMode>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004cc6:	7cfb      	ldrb	r3, [r7, #19]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d120      	bne.n	8004d0e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004cd6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004cda:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	6899      	ldr	r1, [r3, #8]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 f9a2 	bl	800504e <RTC_ExitInitMode>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004d0e:	7cfb      	ldrb	r3, [r7, #19]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d102      	bne.n	8004d1a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2201      	movs	r2, #1
 8004d18:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	22ff      	movs	r2, #255	@ 0xff
 8004d20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	771a      	strb	r2, [r3, #28]

  return status;
 8004d28:	7cfb      	ldrb	r3, [r7, #19]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	371c      	adds	r7, #28
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd90      	pop	{r4, r7, pc}

08004d32 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b086      	sub	sp, #24
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004d64:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004d68:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	0c1b      	lsrs	r3, r3, #16
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	0a1b      	lsrs	r3, r3, #8
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d84:	b2da      	uxtb	r2, r3
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	0d9b      	lsrs	r3, r3, #22
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	b2da      	uxtb	r2, r3
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d11a      	bne.n	8004de4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	781b      	ldrb	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f98e 	bl	80050d4 <RTC_Bcd2ToByte>
 8004db8:	4603      	mov	r3, r0
 8004dba:	461a      	mov	r2, r3
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	785b      	ldrb	r3, [r3, #1]
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f000 f985 	bl	80050d4 <RTC_Bcd2ToByte>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	461a      	mov	r2, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	789b      	ldrb	r3, [r3, #2]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f000 f97c 	bl	80050d4 <RTC_Bcd2ToByte>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	461a      	mov	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004dee:	b590      	push	{r4, r7, lr}
 8004df0:	b087      	sub	sp, #28
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	7f1b      	ldrb	r3, [r3, #28]
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d101      	bne.n	8004e0a <HAL_RTC_SetDate+0x1c>
 8004e06:	2302      	movs	r3, #2
 8004e08:	e071      	b.n	8004eee <HAL_RTC_SetDate+0x100>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2202      	movs	r2, #2
 8004e14:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10e      	bne.n	8004e3a <HAL_RTC_SetDate+0x4c>
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	785b      	ldrb	r3, [r3, #1]
 8004e20:	f003 0310 	and.w	r3, r3, #16
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	785b      	ldrb	r3, [r3, #1]
 8004e2c:	f023 0310 	bic.w	r3, r3, #16
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	330a      	adds	r3, #10
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d11c      	bne.n	8004e7a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	78db      	ldrb	r3, [r3, #3]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 f927 	bl	8005098 <RTC_ByteToBcd2>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	785b      	ldrb	r3, [r3, #1]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f000 f920 	bl	8005098 <RTC_ByteToBcd2>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e5c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	789b      	ldrb	r3, [r3, #2]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 f918 	bl	8005098 <RTC_ByteToBcd2>
 8004e68:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004e6a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	e00e      	b.n	8004e98 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	78db      	ldrb	r3, [r3, #3]
 8004e7e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	785b      	ldrb	r3, [r3, #1]
 8004e84:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e86:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e8c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e94:	4313      	orrs	r3, r2
 8004e96:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	22ca      	movs	r2, #202	@ 0xca
 8004e9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2253      	movs	r2, #83	@ 0x53
 8004ea6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 f899 	bl	8004fe0 <RTC_EnterInitMode>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004eb2:	7cfb      	ldrb	r3, [r7, #19]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d10c      	bne.n	8004ed2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004ec2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ec6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f8c0 	bl	800504e <RTC_ExitInitMode>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004ed2:	7cfb      	ldrb	r3, [r7, #19]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d102      	bne.n	8004ede <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2201      	movs	r2, #1
 8004edc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	22ff      	movs	r2, #255	@ 0xff
 8004ee4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	771a      	strb	r2, [r3, #28]

  return status;
 8004eec:	7cfb      	ldrb	r3, [r7, #19]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	371c      	adds	r7, #28
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd90      	pop	{r4, r7, pc}

08004ef6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b086      	sub	sp, #24
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	60f8      	str	r0, [r7, #12]
 8004efe:	60b9      	str	r1, [r7, #8]
 8004f00:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004f10:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004f14:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	0a1b      	lsrs	r3, r3, #8
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	f003 031f 	and.w	r3, r3, #31
 8004f2a:	b2da      	uxtb	r2, r3
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f38:	b2da      	uxtb	r2, r3
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	0b5b      	lsrs	r3, r3, #13
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	f003 0307 	and.w	r3, r3, #7
 8004f48:	b2da      	uxtb	r2, r3
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d11a      	bne.n	8004f8a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	78db      	ldrb	r3, [r3, #3]
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f000 f8bb 	bl	80050d4 <RTC_Bcd2ToByte>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	461a      	mov	r2, r3
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	785b      	ldrb	r3, [r3, #1]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 f8b2 	bl	80050d4 <RTC_Bcd2ToByte>
 8004f70:	4603      	mov	r3, r0
 8004f72:	461a      	mov	r2, r3
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	789b      	ldrb	r3, [r3, #2]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f000 f8a9 	bl	80050d4 <RTC_Bcd2ToByte>
 8004f82:	4603      	mov	r3, r0
 8004f84:	461a      	mov	r2, r3
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3718      	adds	r7, #24
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8004fdc <HAL_RTC_WaitForSynchro+0x48>)
 8004fa6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fa8:	f7fe fa02 	bl	80033b0 <HAL_GetTick>
 8004fac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004fae:	e009      	b.n	8004fc4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004fb0:	f7fe f9fe 	bl	80033b0 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e007      	b.n	8004fd4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f003 0320 	and.w	r3, r3, #32
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d0ee      	beq.n	8004fb0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	00017f5f 	.word	0x00017f5f

08004fe0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d122      	bne.n	8005044 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800500c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800500e:	f7fe f9cf 	bl	80033b0 <HAL_GetTick>
 8005012:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005014:	e00c      	b.n	8005030 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005016:	f7fe f9cb 	bl	80033b0 <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005024:	d904      	bls.n	8005030 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2204      	movs	r2, #4
 800502a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503a:	2b00      	cmp	r3, #0
 800503c:	d102      	bne.n	8005044 <RTC_EnterInitMode+0x64>
 800503e:	7bfb      	ldrb	r3, [r7, #15]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d1e8      	bne.n	8005016 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005044:	7bfb      	ldrb	r3, [r7, #15]
}
 8005046:	4618      	mov	r0, r3
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b084      	sub	sp, #16
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005068:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 0320 	and.w	r3, r3, #32
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10a      	bne.n	800508e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f7ff ff8b 	bl	8004f94 <HAL_RTC_WaitForSynchro>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d004      	beq.n	800508e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2204      	movs	r2, #4
 8005088:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800508e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80050a6:	e005      	b.n	80050b4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3301      	adds	r3, #1
 80050ac:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80050ae:	79fb      	ldrb	r3, [r7, #7]
 80050b0:	3b0a      	subs	r3, #10
 80050b2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	2b09      	cmp	r3, #9
 80050b8:	d8f6      	bhi.n	80050a8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	011b      	lsls	r3, r3, #4
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	79fb      	ldrb	r3, [r7, #7]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	b2db      	uxtb	r3, r3
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	4603      	mov	r3, r0
 80050dc:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80050e2:	79fb      	ldrb	r3, [r7, #7]
 80050e4:	091b      	lsrs	r3, r3, #4
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	461a      	mov	r2, r3
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	b2da      	uxtb	r2, r3
 80050f8:	79fb      	ldrb	r3, [r7, #7]
 80050fa:	f003 030f 	and.w	r3, r3, #15
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	4413      	add	r3, r2
 8005102:	b2db      	uxtb	r3, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e041      	b.n	80051a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d106      	bne.n	800513c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f839 	bl	80051ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2202      	movs	r2, #2
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3304      	adds	r3, #4
 800514c:	4619      	mov	r1, r3
 800514e:	4610      	mov	r0, r2
 8005150:	f000 f9c0 	bl	80054d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051b6:	bf00      	nop
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
	...

080051c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d001      	beq.n	80051dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e04e      	b.n	800527a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2202      	movs	r2, #2
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68da      	ldr	r2, [r3, #12]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a23      	ldr	r2, [pc, #140]	@ (8005288 <HAL_TIM_Base_Start_IT+0xc4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d022      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005206:	d01d      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1f      	ldr	r2, [pc, #124]	@ (800528c <HAL_TIM_Base_Start_IT+0xc8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d018      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a1e      	ldr	r2, [pc, #120]	@ (8005290 <HAL_TIM_Base_Start_IT+0xcc>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d013      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a1c      	ldr	r2, [pc, #112]	@ (8005294 <HAL_TIM_Base_Start_IT+0xd0>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d00e      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a1b      	ldr	r2, [pc, #108]	@ (8005298 <HAL_TIM_Base_Start_IT+0xd4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d009      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a19      	ldr	r2, [pc, #100]	@ (800529c <HAL_TIM_Base_Start_IT+0xd8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d004      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0x80>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a18      	ldr	r2, [pc, #96]	@ (80052a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d111      	bne.n	8005268 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2b06      	cmp	r3, #6
 8005254:	d010      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f042 0201 	orr.w	r2, r2, #1
 8005264:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005266:	e007      	b.n	8005278 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0201 	orr.w	r2, r2, #1
 8005276:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	40010000 	.word	0x40010000
 800528c:	40000400 	.word	0x40000400
 8005290:	40000800 	.word	0x40000800
 8005294:	40000c00 	.word	0x40000c00
 8005298:	40010400 	.word	0x40010400
 800529c:	40014000 	.word	0x40014000
 80052a0:	40001800 	.word	0x40001800

080052a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d020      	beq.n	8005308 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d01b      	beq.n	8005308 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f06f 0202 	mvn.w	r2, #2
 80052d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f8d2 	bl	8005498 <HAL_TIM_IC_CaptureCallback>
 80052f4:	e005      	b.n	8005302 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f8c4 	bl	8005484 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f8d5 	bl	80054ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0304 	and.w	r3, r3, #4
 800530e:	2b00      	cmp	r3, #0
 8005310:	d020      	beq.n	8005354 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f003 0304 	and.w	r3, r3, #4
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01b      	beq.n	8005354 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f06f 0204 	mvn.w	r2, #4
 8005324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f8ac 	bl	8005498 <HAL_TIM_IC_CaptureCallback>
 8005340:	e005      	b.n	800534e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f89e 	bl	8005484 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f8af 	bl	80054ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f003 0308 	and.w	r3, r3, #8
 800535a:	2b00      	cmp	r3, #0
 800535c:	d020      	beq.n	80053a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f003 0308 	and.w	r3, r3, #8
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01b      	beq.n	80053a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0208 	mvn.w	r2, #8
 8005370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2204      	movs	r2, #4
 8005376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f886 	bl	8005498 <HAL_TIM_IC_CaptureCallback>
 800538c:	e005      	b.n	800539a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f878 	bl	8005484 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f889 	bl	80054ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f003 0310 	and.w	r3, r3, #16
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d020      	beq.n	80053ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d01b      	beq.n	80053ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0210 	mvn.w	r2, #16
 80053bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2208      	movs	r2, #8
 80053c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f860 	bl	8005498 <HAL_TIM_IC_CaptureCallback>
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f852 	bl	8005484 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f863 	bl	80054ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00c      	beq.n	8005410 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d007      	beq.n	8005410 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f06f 0201 	mvn.w	r2, #1
 8005408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7fd fc2a 	bl	8002c64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00c      	beq.n	8005434 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005420:	2b00      	cmp	r3, #0
 8005422:	d007      	beq.n	8005434 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800542c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f900 	bl	8005634 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00c      	beq.n	8005458 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005444:	2b00      	cmp	r3, #0
 8005446:	d007      	beq.n	8005458 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f834 	bl	80054c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0320 	and.w	r3, r3, #32
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00c      	beq.n	800547c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0320 	and.w	r3, r3, #32
 8005468:	2b00      	cmp	r3, #0
 800546a:	d007      	beq.n	800547c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0220 	mvn.w	r2, #32
 8005474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f8d2 	bl	8005620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800547c:	bf00      	nop
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr

08005498 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a43      	ldr	r2, [pc, #268]	@ (80055f4 <TIM_Base_SetConfig+0x120>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d013      	beq.n	8005514 <TIM_Base_SetConfig+0x40>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054f2:	d00f      	beq.n	8005514 <TIM_Base_SetConfig+0x40>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a40      	ldr	r2, [pc, #256]	@ (80055f8 <TIM_Base_SetConfig+0x124>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d00b      	beq.n	8005514 <TIM_Base_SetConfig+0x40>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a3f      	ldr	r2, [pc, #252]	@ (80055fc <TIM_Base_SetConfig+0x128>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d007      	beq.n	8005514 <TIM_Base_SetConfig+0x40>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a3e      	ldr	r2, [pc, #248]	@ (8005600 <TIM_Base_SetConfig+0x12c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d003      	beq.n	8005514 <TIM_Base_SetConfig+0x40>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a3d      	ldr	r2, [pc, #244]	@ (8005604 <TIM_Base_SetConfig+0x130>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d108      	bne.n	8005526 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800551a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	4313      	orrs	r3, r2
 8005524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a32      	ldr	r2, [pc, #200]	@ (80055f4 <TIM_Base_SetConfig+0x120>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d02b      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005534:	d027      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a2f      	ldr	r2, [pc, #188]	@ (80055f8 <TIM_Base_SetConfig+0x124>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d023      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a2e      	ldr	r2, [pc, #184]	@ (80055fc <TIM_Base_SetConfig+0x128>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d01f      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a2d      	ldr	r2, [pc, #180]	@ (8005600 <TIM_Base_SetConfig+0x12c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d01b      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a2c      	ldr	r2, [pc, #176]	@ (8005604 <TIM_Base_SetConfig+0x130>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d017      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a2b      	ldr	r2, [pc, #172]	@ (8005608 <TIM_Base_SetConfig+0x134>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a2a      	ldr	r2, [pc, #168]	@ (800560c <TIM_Base_SetConfig+0x138>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00f      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a29      	ldr	r2, [pc, #164]	@ (8005610 <TIM_Base_SetConfig+0x13c>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00b      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a28      	ldr	r2, [pc, #160]	@ (8005614 <TIM_Base_SetConfig+0x140>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d007      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a27      	ldr	r2, [pc, #156]	@ (8005618 <TIM_Base_SetConfig+0x144>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a26      	ldr	r2, [pc, #152]	@ (800561c <TIM_Base_SetConfig+0x148>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d108      	bne.n	8005598 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800558c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4313      	orrs	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a0e      	ldr	r2, [pc, #56]	@ (80055f4 <TIM_Base_SetConfig+0x120>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d003      	beq.n	80055c6 <TIM_Base_SetConfig+0xf2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a10      	ldr	r2, [pc, #64]	@ (8005604 <TIM_Base_SetConfig+0x130>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d103      	bne.n	80055ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	691a      	ldr	r2, [r3, #16]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f043 0204 	orr.w	r2, r3, #4
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	601a      	str	r2, [r3, #0]
}
 80055e6:	bf00      	nop
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40010000 	.word	0x40010000
 80055f8:	40000400 	.word	0x40000400
 80055fc:	40000800 	.word	0x40000800
 8005600:	40000c00 	.word	0x40000c00
 8005604:	40010400 	.word	0x40010400
 8005608:	40014000 	.word	0x40014000
 800560c:	40014400 	.word	0x40014400
 8005610:	40014800 	.word	0x40014800
 8005614:	40001800 	.word	0x40001800
 8005618:	40001c00 	.word	0x40001c00
 800561c:	40002000 	.word	0x40002000

08005620 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e042      	b.n	80056e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fd fc12 	bl	8002e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2224      	movs	r2, #36	@ 0x24
 8005678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68da      	ldr	r2, [r3, #12]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800568a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 fa09 	bl	8005aa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	691a      	ldr	r2, [r3, #16]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	695a      	ldr	r2, [r3, #20]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3708      	adds	r7, #8
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b08a      	sub	sp, #40	@ 0x28
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	603b      	str	r3, [r7, #0]
 80056f4:	4613      	mov	r3, r2
 80056f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b20      	cmp	r3, #32
 8005706:	d175      	bne.n	80057f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d002      	beq.n	8005714 <HAL_UART_Transmit+0x2c>
 800570e:	88fb      	ldrh	r3, [r7, #6]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d101      	bne.n	8005718 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e06e      	b.n	80057f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2221      	movs	r2, #33	@ 0x21
 8005722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005726:	f7fd fe43 	bl	80033b0 <HAL_GetTick>
 800572a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	88fa      	ldrh	r2, [r7, #6]
 8005730:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	88fa      	ldrh	r2, [r7, #6]
 8005736:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005740:	d108      	bne.n	8005754 <HAL_UART_Transmit+0x6c>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800574a:	2300      	movs	r3, #0
 800574c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	61bb      	str	r3, [r7, #24]
 8005752:	e003      	b.n	800575c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005758:	2300      	movs	r3, #0
 800575a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800575c:	e02e      	b.n	80057bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2200      	movs	r2, #0
 8005766:	2180      	movs	r1, #128	@ 0x80
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 f8df 	bl	800592c <UART_WaitOnFlagUntilTimeout>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d005      	beq.n	8005780 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e03a      	b.n	80057f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10b      	bne.n	800579e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005794:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	3302      	adds	r3, #2
 800579a:	61bb      	str	r3, [r7, #24]
 800579c:	e007      	b.n	80057ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	781a      	ldrb	r2, [r3, #0]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	3301      	adds	r3, #1
 80057ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	3b01      	subs	r3, #1
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1cb      	bne.n	800575e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2200      	movs	r2, #0
 80057ce:	2140      	movs	r1, #64	@ 0x40
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 f8ab 	bl	800592c <UART_WaitOnFlagUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d005      	beq.n	80057e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80057e4:	2303      	movs	r3, #3
 80057e6:	e006      	b.n	80057f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80057f0:	2300      	movs	r3, #0
 80057f2:	e000      	b.n	80057f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80057f4:	2302      	movs	r3, #2
  }
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3720      	adds	r7, #32
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b08a      	sub	sp, #40	@ 0x28
 8005802:	af02      	add	r7, sp, #8
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	603b      	str	r3, [r7, #0]
 800580a:	4613      	mov	r3, r2
 800580c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800580e:	2300      	movs	r3, #0
 8005810:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b20      	cmp	r3, #32
 800581c:	f040 8081 	bne.w	8005922 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <HAL_UART_Receive+0x2e>
 8005826:	88fb      	ldrh	r3, [r7, #6]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e079      	b.n	8005924 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2222      	movs	r2, #34	@ 0x22
 800583a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005844:	f7fd fdb4 	bl	80033b0 <HAL_GetTick>
 8005848:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	88fa      	ldrh	r2, [r7, #6]
 800584e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	88fa      	ldrh	r2, [r7, #6]
 8005854:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800585e:	d108      	bne.n	8005872 <HAL_UART_Receive+0x74>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d104      	bne.n	8005872 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005868:	2300      	movs	r3, #0
 800586a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	61bb      	str	r3, [r7, #24]
 8005870:	e003      	b.n	800587a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005876:	2300      	movs	r3, #0
 8005878:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800587a:	e047      	b.n	800590c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	2200      	movs	r2, #0
 8005884:	2120      	movs	r1, #32
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f000 f850 	bl	800592c <UART_WaitOnFlagUntilTimeout>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d005      	beq.n	800589e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2220      	movs	r2, #32
 8005896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e042      	b.n	8005924 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10c      	bne.n	80058be <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	3302      	adds	r3, #2
 80058ba:	61bb      	str	r3, [r7, #24]
 80058bc:	e01f      	b.n	80058fe <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c6:	d007      	beq.n	80058d8 <HAL_UART_Receive+0xda>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10a      	bne.n	80058e6 <HAL_UART_Receive+0xe8>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d106      	bne.n	80058e6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	701a      	strb	r2, [r3, #0]
 80058e4:	e008      	b.n	80058f8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058f2:	b2da      	uxtb	r2, r3
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	3301      	adds	r3, #1
 80058fc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1b2      	bne.n	800587c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2220      	movs	r2, #32
 800591a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	e000      	b.n	8005924 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005922:	2302      	movs	r3, #2
  }
}
 8005924:	4618      	mov	r0, r3
 8005926:	3720      	adds	r7, #32
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	603b      	str	r3, [r7, #0]
 8005938:	4613      	mov	r3, r2
 800593a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800593c:	e03b      	b.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005944:	d037      	beq.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005946:	f7fd fd33 	bl	80033b0 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	6a3a      	ldr	r2, [r7, #32]
 8005952:	429a      	cmp	r2, r3
 8005954:	d302      	bcc.n	800595c <UART_WaitOnFlagUntilTimeout+0x30>
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d101      	bne.n	8005960 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e03a      	b.n	80059d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f003 0304 	and.w	r3, r3, #4
 800596a:	2b00      	cmp	r3, #0
 800596c:	d023      	beq.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b80      	cmp	r3, #128	@ 0x80
 8005972:	d020      	beq.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b40      	cmp	r3, #64	@ 0x40
 8005978:	d01d      	beq.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b08      	cmp	r3, #8
 8005986:	d116      	bne.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005988:	2300      	movs	r3, #0
 800598a:	617b      	str	r3, [r7, #20]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f000 f81d 	bl	80059de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2208      	movs	r2, #8
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e00f      	b.n	80059d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	4013      	ands	r3, r2
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	bf0c      	ite	eq
 80059c6:	2301      	moveq	r3, #1
 80059c8:	2300      	movne	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	461a      	mov	r2, r3
 80059ce:	79fb      	ldrb	r3, [r7, #7]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d0b4      	beq.n	800593e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059de:	b480      	push	{r7}
 80059e0:	b095      	sub	sp, #84	@ 0x54
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	330c      	adds	r3, #12
 80059ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	330c      	adds	r3, #12
 8005a04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a06:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1e5      	bne.n	80059e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3314      	adds	r3, #20
 8005a20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a22:	6a3b      	ldr	r3, [r7, #32]
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	f023 0301 	bic.w	r3, r3, #1
 8005a30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3314      	adds	r3, #20
 8005a38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a42:	e841 2300 	strex	r3, r2, [r1]
 8005a46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1e5      	bne.n	8005a1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d119      	bne.n	8005a8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f023 0310 	bic.w	r3, r3, #16
 8005a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a76:	61ba      	str	r2, [r7, #24]
 8005a78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6979      	ldr	r1, [r7, #20]
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	613b      	str	r3, [r7, #16]
   return(result);
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e5      	bne.n	8005a56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a98:	bf00      	nop
 8005a9a:	3754      	adds	r7, #84	@ 0x54
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aa8:	b0c0      	sub	sp, #256	@ 0x100
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac0:	68d9      	ldr	r1, [r3, #12]
 8005ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	ea40 0301 	orr.w	r3, r0, r1
 8005acc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	431a      	orrs	r2, r3
 8005adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005afc:	f021 010c 	bic.w	r1, r1, #12
 8005b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b0a:	430b      	orrs	r3, r1
 8005b0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1e:	6999      	ldr	r1, [r3, #24]
 8005b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	ea40 0301 	orr.w	r3, r0, r1
 8005b2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	4b8f      	ldr	r3, [pc, #572]	@ (8005d70 <UART_SetConfig+0x2cc>)
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d005      	beq.n	8005b44 <UART_SetConfig+0xa0>
 8005b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	4b8d      	ldr	r3, [pc, #564]	@ (8005d74 <UART_SetConfig+0x2d0>)
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d104      	bne.n	8005b4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b44:	f7fe feb2 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8005b48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b4c:	e003      	b.n	8005b56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b4e:	f7fe fe99 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 8005b52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b5a:	69db      	ldr	r3, [r3, #28]
 8005b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b60:	f040 810c 	bne.w	8005d7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b76:	4622      	mov	r2, r4
 8005b78:	462b      	mov	r3, r5
 8005b7a:	1891      	adds	r1, r2, r2
 8005b7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b7e:	415b      	adcs	r3, r3
 8005b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b86:	4621      	mov	r1, r4
 8005b88:	eb12 0801 	adds.w	r8, r2, r1
 8005b8c:	4629      	mov	r1, r5
 8005b8e:	eb43 0901 	adc.w	r9, r3, r1
 8005b92:	f04f 0200 	mov.w	r2, #0
 8005b96:	f04f 0300 	mov.w	r3, #0
 8005b9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ba2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ba6:	4690      	mov	r8, r2
 8005ba8:	4699      	mov	r9, r3
 8005baa:	4623      	mov	r3, r4
 8005bac:	eb18 0303 	adds.w	r3, r8, r3
 8005bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bb4:	462b      	mov	r3, r5
 8005bb6:	eb49 0303 	adc.w	r3, r9, r3
 8005bba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005bca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005bce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	18db      	adds	r3, r3, r3
 8005bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bd8:	4613      	mov	r3, r2
 8005bda:	eb42 0303 	adc.w	r3, r2, r3
 8005bde:	657b      	str	r3, [r7, #84]	@ 0x54
 8005be0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005be4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005be8:	f7fb f84e 	bl	8000c88 <__aeabi_uldivmod>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4b61      	ldr	r3, [pc, #388]	@ (8005d78 <UART_SetConfig+0x2d4>)
 8005bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8005bf6:	095b      	lsrs	r3, r3, #5
 8005bf8:	011c      	lsls	r4, r3, #4
 8005bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c0c:	4642      	mov	r2, r8
 8005c0e:	464b      	mov	r3, r9
 8005c10:	1891      	adds	r1, r2, r2
 8005c12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c14:	415b      	adcs	r3, r3
 8005c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c1c:	4641      	mov	r1, r8
 8005c1e:	eb12 0a01 	adds.w	sl, r2, r1
 8005c22:	4649      	mov	r1, r9
 8005c24:	eb43 0b01 	adc.w	fp, r3, r1
 8005c28:	f04f 0200 	mov.w	r2, #0
 8005c2c:	f04f 0300 	mov.w	r3, #0
 8005c30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c3c:	4692      	mov	sl, r2
 8005c3e:	469b      	mov	fp, r3
 8005c40:	4643      	mov	r3, r8
 8005c42:	eb1a 0303 	adds.w	r3, sl, r3
 8005c46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c4a:	464b      	mov	r3, r9
 8005c4c:	eb4b 0303 	adc.w	r3, fp, r3
 8005c50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c68:	460b      	mov	r3, r1
 8005c6a:	18db      	adds	r3, r3, r3
 8005c6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c6e:	4613      	mov	r3, r2
 8005c70:	eb42 0303 	adc.w	r3, r2, r3
 8005c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c7e:	f7fb f803 	bl	8000c88 <__aeabi_uldivmod>
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	4611      	mov	r1, r2
 8005c88:	4b3b      	ldr	r3, [pc, #236]	@ (8005d78 <UART_SetConfig+0x2d4>)
 8005c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c8e:	095b      	lsrs	r3, r3, #5
 8005c90:	2264      	movs	r2, #100	@ 0x64
 8005c92:	fb02 f303 	mul.w	r3, r2, r3
 8005c96:	1acb      	subs	r3, r1, r3
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c9e:	4b36      	ldr	r3, [pc, #216]	@ (8005d78 <UART_SetConfig+0x2d4>)
 8005ca0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ca4:	095b      	lsrs	r3, r3, #5
 8005ca6:	005b      	lsls	r3, r3, #1
 8005ca8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005cac:	441c      	add	r4, r3
 8005cae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005cbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	1891      	adds	r1, r2, r2
 8005cc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005cc8:	415b      	adcs	r3, r3
 8005cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ccc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005cd0:	4641      	mov	r1, r8
 8005cd2:	1851      	adds	r1, r2, r1
 8005cd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	414b      	adcs	r3, r1
 8005cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cdc:	f04f 0200 	mov.w	r2, #0
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005ce8:	4659      	mov	r1, fp
 8005cea:	00cb      	lsls	r3, r1, #3
 8005cec:	4651      	mov	r1, sl
 8005cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cf2:	4651      	mov	r1, sl
 8005cf4:	00ca      	lsls	r2, r1, #3
 8005cf6:	4610      	mov	r0, r2
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	4642      	mov	r2, r8
 8005cfe:	189b      	adds	r3, r3, r2
 8005d00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d04:	464b      	mov	r3, r9
 8005d06:	460a      	mov	r2, r1
 8005d08:	eb42 0303 	adc.w	r3, r2, r3
 8005d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d24:	460b      	mov	r3, r1
 8005d26:	18db      	adds	r3, r3, r3
 8005d28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	eb42 0303 	adc.w	r3, r2, r3
 8005d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d3a:	f7fa ffa5 	bl	8000c88 <__aeabi_uldivmod>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4b0d      	ldr	r3, [pc, #52]	@ (8005d78 <UART_SetConfig+0x2d4>)
 8005d44:	fba3 1302 	umull	r1, r3, r3, r2
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	2164      	movs	r1, #100	@ 0x64
 8005d4c:	fb01 f303 	mul.w	r3, r1, r3
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	3332      	adds	r3, #50	@ 0x32
 8005d56:	4a08      	ldr	r2, [pc, #32]	@ (8005d78 <UART_SetConfig+0x2d4>)
 8005d58:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5c:	095b      	lsrs	r3, r3, #5
 8005d5e:	f003 0207 	and.w	r2, r3, #7
 8005d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4422      	add	r2, r4
 8005d6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d6c:	e106      	b.n	8005f7c <UART_SetConfig+0x4d8>
 8005d6e:	bf00      	nop
 8005d70:	40011000 	.word	0x40011000
 8005d74:	40011400 	.word	0x40011400
 8005d78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d80:	2200      	movs	r2, #0
 8005d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d8e:	4642      	mov	r2, r8
 8005d90:	464b      	mov	r3, r9
 8005d92:	1891      	adds	r1, r2, r2
 8005d94:	6239      	str	r1, [r7, #32]
 8005d96:	415b      	adcs	r3, r3
 8005d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d9e:	4641      	mov	r1, r8
 8005da0:	1854      	adds	r4, r2, r1
 8005da2:	4649      	mov	r1, r9
 8005da4:	eb43 0501 	adc.w	r5, r3, r1
 8005da8:	f04f 0200 	mov.w	r2, #0
 8005dac:	f04f 0300 	mov.w	r3, #0
 8005db0:	00eb      	lsls	r3, r5, #3
 8005db2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005db6:	00e2      	lsls	r2, r4, #3
 8005db8:	4614      	mov	r4, r2
 8005dba:	461d      	mov	r5, r3
 8005dbc:	4643      	mov	r3, r8
 8005dbe:	18e3      	adds	r3, r4, r3
 8005dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005dc4:	464b      	mov	r3, r9
 8005dc6:	eb45 0303 	adc.w	r3, r5, r3
 8005dca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005dda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005dde:	f04f 0200 	mov.w	r2, #0
 8005de2:	f04f 0300 	mov.w	r3, #0
 8005de6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005dea:	4629      	mov	r1, r5
 8005dec:	008b      	lsls	r3, r1, #2
 8005dee:	4621      	mov	r1, r4
 8005df0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005df4:	4621      	mov	r1, r4
 8005df6:	008a      	lsls	r2, r1, #2
 8005df8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005dfc:	f7fa ff44 	bl	8000c88 <__aeabi_uldivmod>
 8005e00:	4602      	mov	r2, r0
 8005e02:	460b      	mov	r3, r1
 8005e04:	4b60      	ldr	r3, [pc, #384]	@ (8005f88 <UART_SetConfig+0x4e4>)
 8005e06:	fba3 2302 	umull	r2, r3, r3, r2
 8005e0a:	095b      	lsrs	r3, r3, #5
 8005e0c:	011c      	lsls	r4, r3, #4
 8005e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e12:	2200      	movs	r2, #0
 8005e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e20:	4642      	mov	r2, r8
 8005e22:	464b      	mov	r3, r9
 8005e24:	1891      	adds	r1, r2, r2
 8005e26:	61b9      	str	r1, [r7, #24]
 8005e28:	415b      	adcs	r3, r3
 8005e2a:	61fb      	str	r3, [r7, #28]
 8005e2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e30:	4641      	mov	r1, r8
 8005e32:	1851      	adds	r1, r2, r1
 8005e34:	6139      	str	r1, [r7, #16]
 8005e36:	4649      	mov	r1, r9
 8005e38:	414b      	adcs	r3, r1
 8005e3a:	617b      	str	r3, [r7, #20]
 8005e3c:	f04f 0200 	mov.w	r2, #0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e48:	4659      	mov	r1, fp
 8005e4a:	00cb      	lsls	r3, r1, #3
 8005e4c:	4651      	mov	r1, sl
 8005e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e52:	4651      	mov	r1, sl
 8005e54:	00ca      	lsls	r2, r1, #3
 8005e56:	4610      	mov	r0, r2
 8005e58:	4619      	mov	r1, r3
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	4642      	mov	r2, r8
 8005e5e:	189b      	adds	r3, r3, r2
 8005e60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e64:	464b      	mov	r3, r9
 8005e66:	460a      	mov	r2, r1
 8005e68:	eb42 0303 	adc.w	r3, r2, r3
 8005e6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e88:	4649      	mov	r1, r9
 8005e8a:	008b      	lsls	r3, r1, #2
 8005e8c:	4641      	mov	r1, r8
 8005e8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e92:	4641      	mov	r1, r8
 8005e94:	008a      	lsls	r2, r1, #2
 8005e96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e9a:	f7fa fef5 	bl	8000c88 <__aeabi_uldivmod>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	4b38      	ldr	r3, [pc, #224]	@ (8005f88 <UART_SetConfig+0x4e4>)
 8005ea6:	fba3 2301 	umull	r2, r3, r3, r1
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	2264      	movs	r2, #100	@ 0x64
 8005eae:	fb02 f303 	mul.w	r3, r2, r3
 8005eb2:	1acb      	subs	r3, r1, r3
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	3332      	adds	r3, #50	@ 0x32
 8005eb8:	4a33      	ldr	r2, [pc, #204]	@ (8005f88 <UART_SetConfig+0x4e4>)
 8005eba:	fba2 2303 	umull	r2, r3, r2, r3
 8005ebe:	095b      	lsrs	r3, r3, #5
 8005ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ec4:	441c      	add	r4, r3
 8005ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eca:	2200      	movs	r2, #0
 8005ecc:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ece:	677a      	str	r2, [r7, #116]	@ 0x74
 8005ed0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005ed4:	4642      	mov	r2, r8
 8005ed6:	464b      	mov	r3, r9
 8005ed8:	1891      	adds	r1, r2, r2
 8005eda:	60b9      	str	r1, [r7, #8]
 8005edc:	415b      	adcs	r3, r3
 8005ede:	60fb      	str	r3, [r7, #12]
 8005ee0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ee4:	4641      	mov	r1, r8
 8005ee6:	1851      	adds	r1, r2, r1
 8005ee8:	6039      	str	r1, [r7, #0]
 8005eea:	4649      	mov	r1, r9
 8005eec:	414b      	adcs	r3, r1
 8005eee:	607b      	str	r3, [r7, #4]
 8005ef0:	f04f 0200 	mov.w	r2, #0
 8005ef4:	f04f 0300 	mov.w	r3, #0
 8005ef8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005efc:	4659      	mov	r1, fp
 8005efe:	00cb      	lsls	r3, r1, #3
 8005f00:	4651      	mov	r1, sl
 8005f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f06:	4651      	mov	r1, sl
 8005f08:	00ca      	lsls	r2, r1, #3
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	4603      	mov	r3, r0
 8005f10:	4642      	mov	r2, r8
 8005f12:	189b      	adds	r3, r3, r2
 8005f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f16:	464b      	mov	r3, r9
 8005f18:	460a      	mov	r2, r1
 8005f1a:	eb42 0303 	adc.w	r3, r2, r3
 8005f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f38:	4649      	mov	r1, r9
 8005f3a:	008b      	lsls	r3, r1, #2
 8005f3c:	4641      	mov	r1, r8
 8005f3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f42:	4641      	mov	r1, r8
 8005f44:	008a      	lsls	r2, r1, #2
 8005f46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f4a:	f7fa fe9d 	bl	8000c88 <__aeabi_uldivmod>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4b0d      	ldr	r3, [pc, #52]	@ (8005f88 <UART_SetConfig+0x4e4>)
 8005f54:	fba3 1302 	umull	r1, r3, r3, r2
 8005f58:	095b      	lsrs	r3, r3, #5
 8005f5a:	2164      	movs	r1, #100	@ 0x64
 8005f5c:	fb01 f303 	mul.w	r3, r1, r3
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	3332      	adds	r3, #50	@ 0x32
 8005f66:	4a08      	ldr	r2, [pc, #32]	@ (8005f88 <UART_SetConfig+0x4e4>)
 8005f68:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6c:	095b      	lsrs	r3, r3, #5
 8005f6e:	f003 020f 	and.w	r2, r3, #15
 8005f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4422      	add	r2, r4
 8005f7a:	609a      	str	r2, [r3, #8]
}
 8005f7c:	bf00      	nop
 8005f7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f82:	46bd      	mov	sp, r7
 8005f84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f88:	51eb851f 	.word	0x51eb851f

08005f8c <__NVIC_SetPriority>:
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	4603      	mov	r3, r0
 8005f94:	6039      	str	r1, [r7, #0]
 8005f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	db0a      	blt.n	8005fb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	490c      	ldr	r1, [pc, #48]	@ (8005fd8 <__NVIC_SetPriority+0x4c>)
 8005fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005faa:	0112      	lsls	r2, r2, #4
 8005fac:	b2d2      	uxtb	r2, r2
 8005fae:	440b      	add	r3, r1
 8005fb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005fb4:	e00a      	b.n	8005fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	4908      	ldr	r1, [pc, #32]	@ (8005fdc <__NVIC_SetPriority+0x50>)
 8005fbc:	79fb      	ldrb	r3, [r7, #7]
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	3b04      	subs	r3, #4
 8005fc4:	0112      	lsls	r2, r2, #4
 8005fc6:	b2d2      	uxtb	r2, r2
 8005fc8:	440b      	add	r3, r1
 8005fca:	761a      	strb	r2, [r3, #24]
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	e000e100 	.word	0xe000e100
 8005fdc:	e000ed00 	.word	0xe000ed00

08005fe0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005fe4:	4b05      	ldr	r3, [pc, #20]	@ (8005ffc <SysTick_Handler+0x1c>)
 8005fe6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005fe8:	f002 fa5a 	bl	80084a0 <xTaskGetSchedulerState>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d001      	beq.n	8005ff6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005ff2:	f003 f951 	bl	8009298 <xPortSysTickHandler>
  }
}
 8005ff6:	bf00      	nop
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	e000e010 	.word	0xe000e010

08006000 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006004:	2100      	movs	r1, #0
 8006006:	f06f 0004 	mvn.w	r0, #4
 800600a:	f7ff ffbf 	bl	8005f8c <__NVIC_SetPriority>
#endif
}
 800600e:	bf00      	nop
 8006010:	bd80      	pop	{r7, pc}
	...

08006014 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800601a:	f3ef 8305 	mrs	r3, IPSR
 800601e:	603b      	str	r3, [r7, #0]
  return(result);
 8006020:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006026:	f06f 0305 	mvn.w	r3, #5
 800602a:	607b      	str	r3, [r7, #4]
 800602c:	e00c      	b.n	8006048 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800602e:	4b0a      	ldr	r3, [pc, #40]	@ (8006058 <osKernelInitialize+0x44>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d105      	bne.n	8006042 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006036:	4b08      	ldr	r3, [pc, #32]	@ (8006058 <osKernelInitialize+0x44>)
 8006038:	2201      	movs	r2, #1
 800603a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800603c:	2300      	movs	r3, #0
 800603e:	607b      	str	r3, [r7, #4]
 8006040:	e002      	b.n	8006048 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006048:	687b      	ldr	r3, [r7, #4]
}
 800604a:	4618      	mov	r0, r3
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	20000780 	.word	0x20000780

0800605c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006062:	f3ef 8305 	mrs	r3, IPSR
 8006066:	603b      	str	r3, [r7, #0]
  return(result);
 8006068:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <osKernelStart+0x1a>
    stat = osErrorISR;
 800606e:	f06f 0305 	mvn.w	r3, #5
 8006072:	607b      	str	r3, [r7, #4]
 8006074:	e010      	b.n	8006098 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006076:	4b0b      	ldr	r3, [pc, #44]	@ (80060a4 <osKernelStart+0x48>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d109      	bne.n	8006092 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800607e:	f7ff ffbf 	bl	8006000 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006082:	4b08      	ldr	r3, [pc, #32]	@ (80060a4 <osKernelStart+0x48>)
 8006084:	2202      	movs	r2, #2
 8006086:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006088:	f001 fd84 	bl	8007b94 <vTaskStartScheduler>
      stat = osOK;
 800608c:	2300      	movs	r3, #0
 800608e:	607b      	str	r3, [r7, #4]
 8006090:	e002      	b.n	8006098 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006092:	f04f 33ff 	mov.w	r3, #4294967295
 8006096:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006098:	687b      	ldr	r3, [r7, #4]
}
 800609a:	4618      	mov	r0, r3
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000780 	.word	0x20000780

080060a8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060ae:	f3ef 8305 	mrs	r3, IPSR
 80060b2:	603b      	str	r3, [r7, #0]
  return(result);
 80060b4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80060ba:	f001 fe97 	bl	8007dec <xTaskGetTickCountFromISR>
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	e002      	b.n	80060c8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80060c2:	f001 fe83 	bl	8007dcc <xTaskGetTickCount>
 80060c6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80060c8:	687b      	ldr	r3, [r7, #4]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3708      	adds	r7, #8
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b08e      	sub	sp, #56	@ 0x38
 80060d6:	af04      	add	r7, sp, #16
 80060d8:	60f8      	str	r0, [r7, #12]
 80060da:	60b9      	str	r1, [r7, #8]
 80060dc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80060de:	2300      	movs	r3, #0
 80060e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060e2:	f3ef 8305 	mrs	r3, IPSR
 80060e6:	617b      	str	r3, [r7, #20]
  return(result);
 80060e8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d17e      	bne.n	80061ec <osThreadNew+0x11a>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d07b      	beq.n	80061ec <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80060f4:	2380      	movs	r3, #128	@ 0x80
 80060f6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80060f8:	2318      	movs	r3, #24
 80060fa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80060fc:	2300      	movs	r3, #0
 80060fe:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006100:	f04f 33ff 	mov.w	r3, #4294967295
 8006104:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d045      	beq.n	8006198 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <osThreadNew+0x48>
        name = attr->name;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d008      	beq.n	8006140 <osThreadNew+0x6e>
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	2b38      	cmp	r3, #56	@ 0x38
 8006132:	d805      	bhi.n	8006140 <osThreadNew+0x6e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <osThreadNew+0x72>
        return (NULL);
 8006140:	2300      	movs	r3, #0
 8006142:	e054      	b.n	80061ee <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d003      	beq.n	8006154 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	089b      	lsrs	r3, r3, #2
 8006152:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00e      	beq.n	800617a <osThreadNew+0xa8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	2ba7      	cmp	r3, #167	@ 0xa7
 8006162:	d90a      	bls.n	800617a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006168:	2b00      	cmp	r3, #0
 800616a:	d006      	beq.n	800617a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <osThreadNew+0xa8>
        mem = 1;
 8006174:	2301      	movs	r3, #1
 8006176:	61bb      	str	r3, [r7, #24]
 8006178:	e010      	b.n	800619c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10c      	bne.n	800619c <osThreadNew+0xca>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d108      	bne.n	800619c <osThreadNew+0xca>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d104      	bne.n	800619c <osThreadNew+0xca>
          mem = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	61bb      	str	r3, [r7, #24]
 8006196:	e001      	b.n	800619c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006198:	2300      	movs	r3, #0
 800619a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d110      	bne.n	80061c4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061aa:	9202      	str	r2, [sp, #8]
 80061ac:	9301      	str	r3, [sp, #4]
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	6a3a      	ldr	r2, [r7, #32]
 80061b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	f001 faf7 	bl	80077ac <xTaskCreateStatic>
 80061be:	4603      	mov	r3, r0
 80061c0:	613b      	str	r3, [r7, #16]
 80061c2:	e013      	b.n	80061ec <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d110      	bne.n	80061ec <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	f107 0310 	add.w	r3, r7, #16
 80061d2:	9301      	str	r3, [sp, #4]
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f001 fb45 	bl	800786c <xTaskCreate>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d001      	beq.n	80061ec <osThreadNew+0x11a>
            hTask = NULL;
 80061e8:	2300      	movs	r3, #0
 80061ea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80061ec:	693b      	ldr	r3, [r7, #16]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3728      	adds	r7, #40	@ 0x28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b084      	sub	sp, #16
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061fe:	f3ef 8305 	mrs	r3, IPSR
 8006202:	60bb      	str	r3, [r7, #8]
  return(result);
 8006204:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <osDelay+0x1c>
    stat = osErrorISR;
 800620a:	f06f 0305 	mvn.w	r3, #5
 800620e:	60fb      	str	r3, [r7, #12]
 8006210:	e007      	b.n	8006222 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006212:	2300      	movs	r3, #0
 8006214:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d002      	beq.n	8006222 <osDelay+0x2c>
      vTaskDelay(ticks);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f001 fc83 	bl	8007b28 <vTaskDelay>
    }
  }

  return (stat);
 8006222:	68fb      	ldr	r3, [r7, #12]
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800622c:	b580      	push	{r7, lr}
 800622e:	b088      	sub	sp, #32
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006234:	2300      	movs	r3, #0
 8006236:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006238:	f3ef 8305 	mrs	r3, IPSR
 800623c:	60bb      	str	r3, [r7, #8]
  return(result);
 800623e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006240:	2b00      	cmp	r3, #0
 8006242:	d174      	bne.n	800632e <osMutexNew+0x102>
    if (attr != NULL) {
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <osMutexNew+0x26>
      type = attr->attr_bits;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	61bb      	str	r3, [r7, #24]
 8006250:	e001      	b.n	8006256 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <osMutexNew+0x3a>
      rmtx = 1U;
 8006260:	2301      	movs	r3, #1
 8006262:	617b      	str	r3, [r7, #20]
 8006264:	e001      	b.n	800626a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006266:	2300      	movs	r3, #0
 8006268:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	f003 0308 	and.w	r3, r3, #8
 8006270:	2b00      	cmp	r3, #0
 8006272:	d15c      	bne.n	800632e <osMutexNew+0x102>
      mem = -1;
 8006274:	f04f 33ff 	mov.w	r3, #4294967295
 8006278:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d015      	beq.n	80062ac <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d006      	beq.n	8006296 <osMutexNew+0x6a>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	2b4f      	cmp	r3, #79	@ 0x4f
 800628e:	d902      	bls.n	8006296 <osMutexNew+0x6a>
          mem = 1;
 8006290:	2301      	movs	r3, #1
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	e00c      	b.n	80062b0 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d108      	bne.n	80062b0 <osMutexNew+0x84>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d104      	bne.n	80062b0 <osMutexNew+0x84>
            mem = 0;
 80062a6:	2300      	movs	r3, #0
 80062a8:	613b      	str	r3, [r7, #16]
 80062aa:	e001      	b.n	80062b0 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80062ac:	2300      	movs	r3, #0
 80062ae:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d112      	bne.n	80062dc <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d007      	beq.n	80062cc <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	4619      	mov	r1, r3
 80062c2:	2004      	movs	r0, #4
 80062c4:	f000 fc51 	bl	8006b6a <xQueueCreateMutexStatic>
 80062c8:	61f8      	str	r0, [r7, #28]
 80062ca:	e016      	b.n	80062fa <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	4619      	mov	r1, r3
 80062d2:	2001      	movs	r0, #1
 80062d4:	f000 fc49 	bl	8006b6a <xQueueCreateMutexStatic>
 80062d8:	61f8      	str	r0, [r7, #28]
 80062da:	e00e      	b.n	80062fa <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10b      	bne.n	80062fa <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80062e8:	2004      	movs	r0, #4
 80062ea:	f000 fc26 	bl	8006b3a <xQueueCreateMutex>
 80062ee:	61f8      	str	r0, [r7, #28]
 80062f0:	e003      	b.n	80062fa <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80062f2:	2001      	movs	r0, #1
 80062f4:	f000 fc21 	bl	8006b3a <xQueueCreateMutex>
 80062f8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d00c      	beq.n	800631a <osMutexNew+0xee>
        if (attr != NULL) {
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <osMutexNew+0xe2>
          name = attr->name;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	e001      	b.n	8006312 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800630e:	2300      	movs	r3, #0
 8006310:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006312:	68f9      	ldr	r1, [r7, #12]
 8006314:	69f8      	ldr	r0, [r7, #28]
 8006316:	f001 f9eb 	bl	80076f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d006      	beq.n	800632e <osMutexNew+0x102>
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800632e:	69fb      	ldr	r3, [r7, #28]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3720      	adds	r7, #32
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006338:	b580      	push	{r7, lr}
 800633a:	b086      	sub	sp, #24
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	f023 0301 	bic.w	r3, r3, #1
 8006348:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f003 0301 	and.w	r3, r3, #1
 8006350:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006352:	2300      	movs	r3, #0
 8006354:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006356:	f3ef 8305 	mrs	r3, IPSR
 800635a:	60bb      	str	r3, [r7, #8]
  return(result);
 800635c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006362:	f06f 0305 	mvn.w	r3, #5
 8006366:	617b      	str	r3, [r7, #20]
 8006368:	e02c      	b.n	80063c4 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d103      	bne.n	8006378 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006370:	f06f 0303 	mvn.w	r3, #3
 8006374:	617b      	str	r3, [r7, #20]
 8006376:	e025      	b.n	80063c4 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d011      	beq.n	80063a2 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800637e:	6839      	ldr	r1, [r7, #0]
 8006380:	6938      	ldr	r0, [r7, #16]
 8006382:	f000 fc42 	bl	8006c0a <xQueueTakeMutexRecursive>
 8006386:	4603      	mov	r3, r0
 8006388:	2b01      	cmp	r3, #1
 800638a:	d01b      	beq.n	80063c4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006392:	f06f 0301 	mvn.w	r3, #1
 8006396:	617b      	str	r3, [r7, #20]
 8006398:	e014      	b.n	80063c4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800639a:	f06f 0302 	mvn.w	r3, #2
 800639e:	617b      	str	r3, [r7, #20]
 80063a0:	e010      	b.n	80063c4 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80063a2:	6839      	ldr	r1, [r7, #0]
 80063a4:	6938      	ldr	r0, [r7, #16]
 80063a6:	f000 fee9 	bl	800717c <xQueueSemaphoreTake>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d009      	beq.n	80063c4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80063b6:	f06f 0301 	mvn.w	r3, #1
 80063ba:	617b      	str	r3, [r7, #20]
 80063bc:	e002      	b.n	80063c4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80063be:	f06f 0302 	mvn.w	r3, #2
 80063c2:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80063c4:	697b      	ldr	r3, [r7, #20]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3718      	adds	r7, #24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b086      	sub	sp, #24
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f023 0301 	bic.w	r3, r3, #1
 80063dc:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f003 0301 	and.w	r3, r3, #1
 80063e4:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80063e6:	2300      	movs	r3, #0
 80063e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063ea:	f3ef 8305 	mrs	r3, IPSR
 80063ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80063f0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <osMutexRelease+0x30>
    stat = osErrorISR;
 80063f6:	f06f 0305 	mvn.w	r3, #5
 80063fa:	617b      	str	r3, [r7, #20]
 80063fc:	e01f      	b.n	800643e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d103      	bne.n	800640c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006404:	f06f 0303 	mvn.w	r3, #3
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	e018      	b.n	800643e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d009      	beq.n	8006426 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006412:	6938      	ldr	r0, [r7, #16]
 8006414:	f000 fbc4 	bl	8006ba0 <xQueueGiveMutexRecursive>
 8006418:	4603      	mov	r3, r0
 800641a:	2b01      	cmp	r3, #1
 800641c:	d00f      	beq.n	800643e <osMutexRelease+0x70>
        stat = osErrorResource;
 800641e:	f06f 0302 	mvn.w	r3, #2
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	e00b      	b.n	800643e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006426:	2300      	movs	r3, #0
 8006428:	2200      	movs	r2, #0
 800642a:	2100      	movs	r1, #0
 800642c:	6938      	ldr	r0, [r7, #16]
 800642e:	f000 fc23 	bl	8006c78 <xQueueGenericSend>
 8006432:	4603      	mov	r3, r0
 8006434:	2b01      	cmp	r3, #1
 8006436:	d002      	beq.n	800643e <osMutexRelease+0x70>
        stat = osErrorResource;
 8006438:	f06f 0302 	mvn.w	r3, #2
 800643c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800643e:	697b      	ldr	r3, [r7, #20]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3718      	adds	r7, #24
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006448:	b580      	push	{r7, lr}
 800644a:	b08a      	sub	sp, #40	@ 0x28
 800644c:	af02      	add	r7, sp, #8
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006454:	2300      	movs	r3, #0
 8006456:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006458:	f3ef 8305 	mrs	r3, IPSR
 800645c:	613b      	str	r3, [r7, #16]
  return(result);
 800645e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006460:	2b00      	cmp	r3, #0
 8006462:	d15f      	bne.n	8006524 <osMessageQueueNew+0xdc>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d05c      	beq.n	8006524 <osMessageQueueNew+0xdc>
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d059      	beq.n	8006524 <osMessageQueueNew+0xdc>
    mem = -1;
 8006470:	f04f 33ff 	mov.w	r3, #4294967295
 8006474:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d029      	beq.n	80064d0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d012      	beq.n	80064aa <osMessageQueueNew+0x62>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	2b4f      	cmp	r3, #79	@ 0x4f
 800648a:	d90e      	bls.n	80064aa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00a      	beq.n	80064aa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	695a      	ldr	r2, [r3, #20]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	68b9      	ldr	r1, [r7, #8]
 800649c:	fb01 f303 	mul.w	r3, r1, r3
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d302      	bcc.n	80064aa <osMessageQueueNew+0x62>
        mem = 1;
 80064a4:	2301      	movs	r3, #1
 80064a6:	61bb      	str	r3, [r7, #24]
 80064a8:	e014      	b.n	80064d4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d110      	bne.n	80064d4 <osMessageQueueNew+0x8c>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10c      	bne.n	80064d4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d108      	bne.n	80064d4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d104      	bne.n	80064d4 <osMessageQueueNew+0x8c>
          mem = 0;
 80064ca:	2300      	movs	r3, #0
 80064cc:	61bb      	str	r3, [r7, #24]
 80064ce:	e001      	b.n	80064d4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80064d0:	2300      	movs	r3, #0
 80064d2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d10b      	bne.n	80064f2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2100      	movs	r1, #0
 80064e4:	9100      	str	r1, [sp, #0]
 80064e6:	68b9      	ldr	r1, [r7, #8]
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 fa31 	bl	8006950 <xQueueGenericCreateStatic>
 80064ee:	61f8      	str	r0, [r7, #28]
 80064f0:	e008      	b.n	8006504 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d105      	bne.n	8006504 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80064f8:	2200      	movs	r2, #0
 80064fa:	68b9      	ldr	r1, [r7, #8]
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f000 faa4 	bl	8006a4a <xQueueGenericCreate>
 8006502:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00c      	beq.n	8006524 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e001      	b.n	800651c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006518:	2300      	movs	r3, #0
 800651a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800651c:	6979      	ldr	r1, [r7, #20]
 800651e:	69f8      	ldr	r0, [r7, #28]
 8006520:	f001 f8e6 	bl	80076f0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006524:	69fb      	ldr	r3, [r7, #28]
}
 8006526:	4618      	mov	r0, r3
 8006528:	3720      	adds	r7, #32
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
	...

08006530 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006530:	b580      	push	{r7, lr}
 8006532:	b088      	sub	sp, #32
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	603b      	str	r3, [r7, #0]
 800653c:	4613      	mov	r3, r2
 800653e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006544:	2300      	movs	r3, #0
 8006546:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006548:	f3ef 8305 	mrs	r3, IPSR
 800654c:	617b      	str	r3, [r7, #20]
  return(result);
 800654e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006550:	2b00      	cmp	r3, #0
 8006552:	d028      	beq.n	80065a6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <osMessageQueuePut+0x36>
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d002      	beq.n	8006566 <osMessageQueuePut+0x36>
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006566:	f06f 0303 	mvn.w	r3, #3
 800656a:	61fb      	str	r3, [r7, #28]
 800656c:	e038      	b.n	80065e0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800656e:	2300      	movs	r3, #0
 8006570:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006572:	f107 0210 	add.w	r2, r7, #16
 8006576:	2300      	movs	r3, #0
 8006578:	68b9      	ldr	r1, [r7, #8]
 800657a:	69b8      	ldr	r0, [r7, #24]
 800657c:	f000 fc7e 	bl	8006e7c <xQueueGenericSendFromISR>
 8006580:	4603      	mov	r3, r0
 8006582:	2b01      	cmp	r3, #1
 8006584:	d003      	beq.n	800658e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006586:	f06f 0302 	mvn.w	r3, #2
 800658a:	61fb      	str	r3, [r7, #28]
 800658c:	e028      	b.n	80065e0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d025      	beq.n	80065e0 <osMessageQueuePut+0xb0>
 8006594:	4b15      	ldr	r3, [pc, #84]	@ (80065ec <osMessageQueuePut+0xbc>)
 8006596:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800659a:	601a      	str	r2, [r3, #0]
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	f3bf 8f6f 	isb	sy
 80065a4:	e01c      	b.n	80065e0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <osMessageQueuePut+0x82>
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80065b2:	f06f 0303 	mvn.w	r3, #3
 80065b6:	61fb      	str	r3, [r7, #28]
 80065b8:	e012      	b.n	80065e0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80065ba:	2300      	movs	r3, #0
 80065bc:	683a      	ldr	r2, [r7, #0]
 80065be:	68b9      	ldr	r1, [r7, #8]
 80065c0:	69b8      	ldr	r0, [r7, #24]
 80065c2:	f000 fb59 	bl	8006c78 <xQueueGenericSend>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d009      	beq.n	80065e0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80065d2:	f06f 0301 	mvn.w	r3, #1
 80065d6:	61fb      	str	r3, [r7, #28]
 80065d8:	e002      	b.n	80065e0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80065da:	f06f 0302 	mvn.w	r3, #2
 80065de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80065e0:	69fb      	ldr	r3, [r7, #28]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3720      	adds	r7, #32
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	e000ed04 	.word	0xe000ed04

080065f0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b088      	sub	sp, #32
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006602:	2300      	movs	r3, #0
 8006604:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006606:	f3ef 8305 	mrs	r3, IPSR
 800660a:	617b      	str	r3, [r7, #20]
  return(result);
 800660c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800660e:	2b00      	cmp	r3, #0
 8006610:	d028      	beq.n	8006664 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d005      	beq.n	8006624 <osMessageQueueGet+0x34>
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <osMessageQueueGet+0x34>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d003      	beq.n	800662c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006624:	f06f 0303 	mvn.w	r3, #3
 8006628:	61fb      	str	r3, [r7, #28]
 800662a:	e037      	b.n	800669c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800662c:	2300      	movs	r3, #0
 800662e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006630:	f107 0310 	add.w	r3, r7, #16
 8006634:	461a      	mov	r2, r3
 8006636:	68b9      	ldr	r1, [r7, #8]
 8006638:	69b8      	ldr	r0, [r7, #24]
 800663a:	f000 feaf 	bl	800739c <xQueueReceiveFromISR>
 800663e:	4603      	mov	r3, r0
 8006640:	2b01      	cmp	r3, #1
 8006642:	d003      	beq.n	800664c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006644:	f06f 0302 	mvn.w	r3, #2
 8006648:	61fb      	str	r3, [r7, #28]
 800664a:	e027      	b.n	800669c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d024      	beq.n	800669c <osMessageQueueGet+0xac>
 8006652:	4b15      	ldr	r3, [pc, #84]	@ (80066a8 <osMessageQueueGet+0xb8>)
 8006654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	f3bf 8f6f 	isb	sy
 8006662:	e01b      	b.n	800669c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d002      	beq.n	8006670 <osMessageQueueGet+0x80>
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d103      	bne.n	8006678 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006670:	f06f 0303 	mvn.w	r3, #3
 8006674:	61fb      	str	r3, [r7, #28]
 8006676:	e011      	b.n	800669c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	68b9      	ldr	r1, [r7, #8]
 800667c:	69b8      	ldr	r0, [r7, #24]
 800667e:	f000 fc9b 	bl	8006fb8 <xQueueReceive>
 8006682:	4603      	mov	r3, r0
 8006684:	2b01      	cmp	r3, #1
 8006686:	d009      	beq.n	800669c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d003      	beq.n	8006696 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800668e:	f06f 0301 	mvn.w	r3, #1
 8006692:	61fb      	str	r3, [r7, #28]
 8006694:	e002      	b.n	800669c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006696:	f06f 0302 	mvn.w	r3, #2
 800669a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800669c:	69fb      	ldr	r3, [r7, #28]
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3720      	adds	r7, #32
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	e000ed04 	.word	0xe000ed04

080066ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	4a07      	ldr	r2, [pc, #28]	@ (80066d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80066bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	4a06      	ldr	r2, [pc, #24]	@ (80066dc <vApplicationGetIdleTaskMemory+0x30>)
 80066c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2280      	movs	r2, #128	@ 0x80
 80066c8:	601a      	str	r2, [r3, #0]
}
 80066ca:	bf00      	nop
 80066cc:	3714      	adds	r7, #20
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	20000784 	.word	0x20000784
 80066dc:	2000082c 	.word	0x2000082c

080066e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4a07      	ldr	r2, [pc, #28]	@ (800670c <vApplicationGetTimerTaskMemory+0x2c>)
 80066f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	4a06      	ldr	r2, [pc, #24]	@ (8006710 <vApplicationGetTimerTaskMemory+0x30>)
 80066f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066fe:	601a      	str	r2, [r3, #0]
}
 8006700:	bf00      	nop
 8006702:	3714      	adds	r7, #20
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	20000a2c 	.word	0x20000a2c
 8006710:	20000ad4 	.word	0x20000ad4

08006714 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f103 0208 	add.w	r2, r3, #8
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f04f 32ff 	mov.w	r2, #4294967295
 800672c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f103 0208 	add.w	r2, r3, #8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f103 0208 	add.w	r2, r3, #8
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800676e:	b480      	push	{r7}
 8006770:	b085      	sub	sp, #20
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	683a      	ldr	r2, [r7, #0]
 8006792:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	1c5a      	adds	r2, r3, #1
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	601a      	str	r2, [r3, #0]
}
 80067aa:	bf00      	nop
 80067ac:	3714      	adds	r7, #20
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr

080067b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067b6:	b480      	push	{r7}
 80067b8:	b085      	sub	sp, #20
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
 80067be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067cc:	d103      	bne.n	80067d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	60fb      	str	r3, [r7, #12]
 80067d4:	e00c      	b.n	80067f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	3308      	adds	r3, #8
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	e002      	b.n	80067e4 <vListInsert+0x2e>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	60fb      	str	r3, [r7, #12]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d2f6      	bcs.n	80067de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	1c5a      	adds	r2, r3, #1
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	601a      	str	r2, [r3, #0]
}
 800681c:	bf00      	nop
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6892      	ldr	r2, [r2, #8]
 800683e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	6852      	ldr	r2, [r2, #4]
 8006848:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	429a      	cmp	r2, r3
 8006852:	d103      	bne.n	800685c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	1e5a      	subs	r2, r3, #1
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3714      	adds	r7, #20
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10b      	bne.n	80068a8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006894:	f383 8811 	msr	BASEPRI, r3
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	f3bf 8f4f 	dsb	sy
 80068a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80068a2:	bf00      	nop
 80068a4:	bf00      	nop
 80068a6:	e7fd      	b.n	80068a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80068a8:	f002 fc66 	bl	8009178 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068b4:	68f9      	ldr	r1, [r7, #12]
 80068b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80068b8:	fb01 f303 	mul.w	r3, r1, r3
 80068bc:	441a      	add	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068d8:	3b01      	subs	r3, #1
 80068da:	68f9      	ldr	r1, [r7, #12]
 80068dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80068de:	fb01 f303 	mul.w	r3, r1, r3
 80068e2:	441a      	add	r2, r3
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	22ff      	movs	r2, #255	@ 0xff
 80068ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	22ff      	movs	r2, #255	@ 0xff
 80068f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d114      	bne.n	8006928 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d01a      	beq.n	800693c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3310      	adds	r3, #16
 800690a:	4618      	mov	r0, r3
 800690c:	f001 fbf2 	bl	80080f4 <xTaskRemoveFromEventList>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d012      	beq.n	800693c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006916:	4b0d      	ldr	r3, [pc, #52]	@ (800694c <xQueueGenericReset+0xd0>)
 8006918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800691c:	601a      	str	r2, [r3, #0]
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	e009      	b.n	800693c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	3310      	adds	r3, #16
 800692c:	4618      	mov	r0, r3
 800692e:	f7ff fef1 	bl	8006714 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	3324      	adds	r3, #36	@ 0x24
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff feec 	bl	8006714 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800693c:	f002 fc4e 	bl	80091dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006940:	2301      	movs	r3, #1
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	e000ed04 	.word	0xe000ed04

08006950 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08e      	sub	sp, #56	@ 0x38
 8006954:	af02      	add	r7, sp, #8
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
 800695c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d10b      	bne.n	800697c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006968:	f383 8811 	msr	BASEPRI, r3
 800696c:	f3bf 8f6f 	isb	sy
 8006970:	f3bf 8f4f 	dsb	sy
 8006974:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006976:	bf00      	nop
 8006978:	bf00      	nop
 800697a:	e7fd      	b.n	8006978 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10b      	bne.n	800699a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006986:	f383 8811 	msr	BASEPRI, r3
 800698a:	f3bf 8f6f 	isb	sy
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006994:	bf00      	nop
 8006996:	bf00      	nop
 8006998:	e7fd      	b.n	8006996 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d002      	beq.n	80069a6 <xQueueGenericCreateStatic+0x56>
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d001      	beq.n	80069aa <xQueueGenericCreateStatic+0x5a>
 80069a6:	2301      	movs	r3, #1
 80069a8:	e000      	b.n	80069ac <xQueueGenericCreateStatic+0x5c>
 80069aa:	2300      	movs	r3, #0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10b      	bne.n	80069c8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80069b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b4:	f383 8811 	msr	BASEPRI, r3
 80069b8:	f3bf 8f6f 	isb	sy
 80069bc:	f3bf 8f4f 	dsb	sy
 80069c0:	623b      	str	r3, [r7, #32]
}
 80069c2:	bf00      	nop
 80069c4:	bf00      	nop
 80069c6:	e7fd      	b.n	80069c4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d102      	bne.n	80069d4 <xQueueGenericCreateStatic+0x84>
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d101      	bne.n	80069d8 <xQueueGenericCreateStatic+0x88>
 80069d4:	2301      	movs	r3, #1
 80069d6:	e000      	b.n	80069da <xQueueGenericCreateStatic+0x8a>
 80069d8:	2300      	movs	r3, #0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10b      	bne.n	80069f6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	61fb      	str	r3, [r7, #28]
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80069f6:	2350      	movs	r3, #80	@ 0x50
 80069f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2b50      	cmp	r3, #80	@ 0x50
 80069fe:	d00b      	beq.n	8006a18 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a04:	f383 8811 	msr	BASEPRI, r3
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	f3bf 8f4f 	dsb	sy
 8006a10:	61bb      	str	r3, [r7, #24]
}
 8006a12:	bf00      	nop
 8006a14:	bf00      	nop
 8006a16:	e7fd      	b.n	8006a14 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a18:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00d      	beq.n	8006a40 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a2c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	4613      	mov	r3, r2
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	68b9      	ldr	r1, [r7, #8]
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 f840 	bl	8006ac0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3730      	adds	r7, #48	@ 0x30
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b08a      	sub	sp, #40	@ 0x28
 8006a4e:	af02      	add	r7, sp, #8
 8006a50:	60f8      	str	r0, [r7, #12]
 8006a52:	60b9      	str	r1, [r7, #8]
 8006a54:	4613      	mov	r3, r2
 8006a56:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d10b      	bne.n	8006a76 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	613b      	str	r3, [r7, #16]
}
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	e7fd      	b.n	8006a72 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	68ba      	ldr	r2, [r7, #8]
 8006a7a:	fb02 f303 	mul.w	r3, r2, r3
 8006a7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	3350      	adds	r3, #80	@ 0x50
 8006a84:	4618      	mov	r0, r3
 8006a86:	f002 fc99 	bl	80093bc <pvPortMalloc>
 8006a8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d011      	beq.n	8006ab6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	3350      	adds	r3, #80	@ 0x50
 8006a9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006aa4:	79fa      	ldrb	r2, [r7, #7]
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	9300      	str	r3, [sp, #0]
 8006aaa:	4613      	mov	r3, r2
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	68b9      	ldr	r1, [r7, #8]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 f805 	bl	8006ac0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ab6:	69bb      	ldr	r3, [r7, #24]
	}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3720      	adds	r7, #32
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
 8006acc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d103      	bne.n	8006adc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	69ba      	ldr	r2, [r7, #24]
 8006ad8:	601a      	str	r2, [r3, #0]
 8006ada:	e002      	b.n	8006ae2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006aee:	2101      	movs	r1, #1
 8006af0:	69b8      	ldr	r0, [r7, #24]
 8006af2:	f7ff fec3 	bl	800687c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	78fa      	ldrb	r2, [r7, #3]
 8006afa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006afe:	bf00      	nop
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b082      	sub	sp, #8
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00e      	beq.n	8006b32 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006b26:	2300      	movs	r3, #0
 8006b28:	2200      	movs	r2, #0
 8006b2a:	2100      	movs	r1, #0
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 f8a3 	bl	8006c78 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006b32:	bf00      	nop
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b086      	sub	sp, #24
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	4603      	mov	r3, r0
 8006b42:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006b44:	2301      	movs	r3, #1
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006b4c:	79fb      	ldrb	r3, [r7, #7]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	6939      	ldr	r1, [r7, #16]
 8006b52:	6978      	ldr	r0, [r7, #20]
 8006b54:	f7ff ff79 	bl	8006a4a <xQueueGenericCreate>
 8006b58:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f7ff ffd3 	bl	8006b06 <prvInitialiseMutex>

		return xNewQueue;
 8006b60:	68fb      	ldr	r3, [r7, #12]
	}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3718      	adds	r7, #24
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}

08006b6a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b088      	sub	sp, #32
 8006b6e:	af02      	add	r7, sp, #8
 8006b70:	4603      	mov	r3, r0
 8006b72:	6039      	str	r1, [r7, #0]
 8006b74:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006b76:	2301      	movs	r3, #1
 8006b78:	617b      	str	r3, [r7, #20]
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2200      	movs	r2, #0
 8006b86:	6939      	ldr	r1, [r7, #16]
 8006b88:	6978      	ldr	r0, [r7, #20]
 8006b8a:	f7ff fee1 	bl	8006950 <xQueueGenericCreateStatic>
 8006b8e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f7ff ffb8 	bl	8006b06 <prvInitialiseMutex>

		return xNewQueue;
 8006b96:	68fb      	ldr	r3, [r7, #12]
	}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3718      	adds	r7, #24
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006ba0:	b590      	push	{r4, r7, lr}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10b      	bne.n	8006bca <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	60fb      	str	r3, [r7, #12]
}
 8006bc4:	bf00      	nop
 8006bc6:	bf00      	nop
 8006bc8:	e7fd      	b.n	8006bc6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	689c      	ldr	r4, [r3, #8]
 8006bce:	f001 fc57 	bl	8008480 <xTaskGetCurrentTaskHandle>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	429c      	cmp	r4, r3
 8006bd6:	d111      	bne.n	8006bfc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	1e5a      	subs	r2, r3, #1
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d105      	bne.n	8006bf6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006bea:	2300      	movs	r3, #0
 8006bec:	2200      	movs	r2, #0
 8006bee:	2100      	movs	r1, #0
 8006bf0:	6938      	ldr	r0, [r7, #16]
 8006bf2:	f000 f841 	bl	8006c78 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	617b      	str	r3, [r7, #20]
 8006bfa:	e001      	b.n	8006c00 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006c00:	697b      	ldr	r3, [r7, #20]
	}
 8006c02:	4618      	mov	r0, r3
 8006c04:	371c      	adds	r7, #28
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd90      	pop	{r4, r7, pc}

08006c0a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006c0a:	b590      	push	{r4, r7, lr}
 8006c0c:	b087      	sub	sp, #28
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
 8006c12:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10b      	bne.n	8006c36 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	60fb      	str	r3, [r7, #12]
}
 8006c30:	bf00      	nop
 8006c32:	bf00      	nop
 8006c34:	e7fd      	b.n	8006c32 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	689c      	ldr	r4, [r3, #8]
 8006c3a:	f001 fc21 	bl	8008480 <xTaskGetCurrentTaskHandle>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	429c      	cmp	r4, r3
 8006c42:	d107      	bne.n	8006c54 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	617b      	str	r3, [r7, #20]
 8006c52:	e00c      	b.n	8006c6e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006c54:	6839      	ldr	r1, [r7, #0]
 8006c56:	6938      	ldr	r0, [r7, #16]
 8006c58:	f000 fa90 	bl	800717c <xQueueSemaphoreTake>
 8006c5c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d004      	beq.n	8006c6e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	1c5a      	adds	r2, r3, #1
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006c6e:	697b      	ldr	r3, [r7, #20]
	}
 8006c70:	4618      	mov	r0, r3
 8006c72:	371c      	adds	r7, #28
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd90      	pop	{r4, r7, pc}

08006c78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08e      	sub	sp, #56	@ 0x38
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]
 8006c84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006c86:	2300      	movs	r3, #0
 8006c88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <xQueueGenericSend+0x34>
	__asm volatile
 8006c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ca6:	bf00      	nop
 8006ca8:	bf00      	nop
 8006caa:	e7fd      	b.n	8006ca8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d103      	bne.n	8006cba <xQueueGenericSend+0x42>
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <xQueueGenericSend+0x46>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <xQueueGenericSend+0x48>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10b      	bne.n	8006cdc <xQueueGenericSend+0x64>
	__asm volatile
 8006cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006cd6:	bf00      	nop
 8006cd8:	bf00      	nop
 8006cda:	e7fd      	b.n	8006cd8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d103      	bne.n	8006cea <xQueueGenericSend+0x72>
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <xQueueGenericSend+0x76>
 8006cea:	2301      	movs	r3, #1
 8006cec:	e000      	b.n	8006cf0 <xQueueGenericSend+0x78>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10b      	bne.n	8006d0c <xQueueGenericSend+0x94>
	__asm volatile
 8006cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf8:	f383 8811 	msr	BASEPRI, r3
 8006cfc:	f3bf 8f6f 	isb	sy
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	623b      	str	r3, [r7, #32]
}
 8006d06:	bf00      	nop
 8006d08:	bf00      	nop
 8006d0a:	e7fd      	b.n	8006d08 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d0c:	f001 fbc8 	bl	80084a0 <xTaskGetSchedulerState>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d102      	bne.n	8006d1c <xQueueGenericSend+0xa4>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <xQueueGenericSend+0xa8>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e000      	b.n	8006d22 <xQueueGenericSend+0xaa>
 8006d20:	2300      	movs	r3, #0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10b      	bne.n	8006d3e <xQueueGenericSend+0xc6>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	61fb      	str	r3, [r7, #28]
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	e7fd      	b.n	8006d3a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d3e:	f002 fa1b 	bl	8009178 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d302      	bcc.n	8006d54 <xQueueGenericSend+0xdc>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b02      	cmp	r3, #2
 8006d52:	d129      	bne.n	8006da8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d54:	683a      	ldr	r2, [r7, #0]
 8006d56:	68b9      	ldr	r1, [r7, #8]
 8006d58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d5a:	f000 fbb9 	bl	80074d0 <prvCopyDataToQueue>
 8006d5e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d010      	beq.n	8006d8a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6a:	3324      	adds	r3, #36	@ 0x24
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f001 f9c1 	bl	80080f4 <xTaskRemoveFromEventList>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d013      	beq.n	8006da0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006d78:	4b3f      	ldr	r3, [pc, #252]	@ (8006e78 <xQueueGenericSend+0x200>)
 8006d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	e00a      	b.n	8006da0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d007      	beq.n	8006da0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d90:	4b39      	ldr	r3, [pc, #228]	@ (8006e78 <xQueueGenericSend+0x200>)
 8006d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d96:	601a      	str	r2, [r3, #0]
 8006d98:	f3bf 8f4f 	dsb	sy
 8006d9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006da0:	f002 fa1c 	bl	80091dc <vPortExitCritical>
				return pdPASS;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e063      	b.n	8006e70 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d103      	bne.n	8006db6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006dae:	f002 fa15 	bl	80091dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	e05c      	b.n	8006e70 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d106      	bne.n	8006dca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006dbc:	f107 0314 	add.w	r3, r7, #20
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f001 f9fb 	bl	80081bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006dca:	f002 fa07 	bl	80091dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006dce:	f000 ff51 	bl	8007c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dd2:	f002 f9d1 	bl	8009178 <vPortEnterCritical>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ddc:	b25b      	sxtb	r3, r3
 8006dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de2:	d103      	bne.n	8006dec <xQueueGenericSend+0x174>
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	2200      	movs	r2, #0
 8006de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006df2:	b25b      	sxtb	r3, r3
 8006df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df8:	d103      	bne.n	8006e02 <xQueueGenericSend+0x18a>
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e02:	f002 f9eb 	bl	80091dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e06:	1d3a      	adds	r2, r7, #4
 8006e08:	f107 0314 	add.w	r3, r7, #20
 8006e0c:	4611      	mov	r1, r2
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f001 f9ea 	bl	80081e8 <xTaskCheckForTimeOut>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d124      	bne.n	8006e64 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e1c:	f000 fc50 	bl	80076c0 <prvIsQueueFull>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d018      	beq.n	8006e58 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e28:	3310      	adds	r3, #16
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f001 f90e 	bl	8008050 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e36:	f000 fbdb 	bl	80075f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e3a:	f000 ff29 	bl	8007c90 <xTaskResumeAll>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f47f af7c 	bne.w	8006d3e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006e46:	4b0c      	ldr	r3, [pc, #48]	@ (8006e78 <xQueueGenericSend+0x200>)
 8006e48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	f3bf 8f4f 	dsb	sy
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	e772      	b.n	8006d3e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e5a:	f000 fbc9 	bl	80075f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e5e:	f000 ff17 	bl	8007c90 <xTaskResumeAll>
 8006e62:	e76c      	b.n	8006d3e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e66:	f000 fbc3 	bl	80075f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e6a:	f000 ff11 	bl	8007c90 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3738      	adds	r7, #56	@ 0x38
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	e000ed04 	.word	0xe000ed04

08006e7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b090      	sub	sp, #64	@ 0x40
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
 8006e88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10b      	bne.n	8006eac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ea6:	bf00      	nop
 8006ea8:	bf00      	nop
 8006eaa:	e7fd      	b.n	8006ea8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d103      	bne.n	8006eba <xQueueGenericSendFromISR+0x3e>
 8006eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <xQueueGenericSendFromISR+0x42>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e000      	b.n	8006ec0 <xQueueGenericSendFromISR+0x44>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d10b      	bne.n	8006edc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec8:	f383 8811 	msr	BASEPRI, r3
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ed6:	bf00      	nop
 8006ed8:	bf00      	nop
 8006eda:	e7fd      	b.n	8006ed8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d103      	bne.n	8006eea <xQueueGenericSendFromISR+0x6e>
 8006ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d101      	bne.n	8006eee <xQueueGenericSendFromISR+0x72>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e000      	b.n	8006ef0 <xQueueGenericSendFromISR+0x74>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d10b      	bne.n	8006f0c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	623b      	str	r3, [r7, #32]
}
 8006f06:	bf00      	nop
 8006f08:	bf00      	nop
 8006f0a:	e7fd      	b.n	8006f08 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f0c:	f002 fa14 	bl	8009338 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f10:	f3ef 8211 	mrs	r2, BASEPRI
 8006f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f18:	f383 8811 	msr	BASEPRI, r3
 8006f1c:	f3bf 8f6f 	isb	sy
 8006f20:	f3bf 8f4f 	dsb	sy
 8006f24:	61fa      	str	r2, [r7, #28]
 8006f26:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f28:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f2a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d302      	bcc.n	8006f3e <xQueueGenericSendFromISR+0xc2>
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	2b02      	cmp	r3, #2
 8006f3c:	d12f      	bne.n	8006f9e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f4e:	683a      	ldr	r2, [r7, #0]
 8006f50:	68b9      	ldr	r1, [r7, #8]
 8006f52:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f54:	f000 fabc 	bl	80074d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f58:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f60:	d112      	bne.n	8006f88 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d016      	beq.n	8006f98 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6c:	3324      	adds	r3, #36	@ 0x24
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f001 f8c0 	bl	80080f4 <xTaskRemoveFromEventList>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00e      	beq.n	8006f98 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
 8006f86:	e007      	b.n	8006f98 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	b25a      	sxtb	r2, r3
 8006f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006f9c:	e001      	b.n	8006fa2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006fac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3740      	adds	r7, #64	@ 0x40
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b08c      	sub	sp, #48	@ 0x30
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d10b      	bne.n	8006fea <xQueueReceive+0x32>
	__asm volatile
 8006fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd6:	f383 8811 	msr	BASEPRI, r3
 8006fda:	f3bf 8f6f 	isb	sy
 8006fde:	f3bf 8f4f 	dsb	sy
 8006fe2:	623b      	str	r3, [r7, #32]
}
 8006fe4:	bf00      	nop
 8006fe6:	bf00      	nop
 8006fe8:	e7fd      	b.n	8006fe6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d103      	bne.n	8006ff8 <xQueueReceive+0x40>
 8006ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <xQueueReceive+0x44>
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e000      	b.n	8006ffe <xQueueReceive+0x46>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d10b      	bne.n	800701a <xQueueReceive+0x62>
	__asm volatile
 8007002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007006:	f383 8811 	msr	BASEPRI, r3
 800700a:	f3bf 8f6f 	isb	sy
 800700e:	f3bf 8f4f 	dsb	sy
 8007012:	61fb      	str	r3, [r7, #28]
}
 8007014:	bf00      	nop
 8007016:	bf00      	nop
 8007018:	e7fd      	b.n	8007016 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800701a:	f001 fa41 	bl	80084a0 <xTaskGetSchedulerState>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d102      	bne.n	800702a <xQueueReceive+0x72>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d101      	bne.n	800702e <xQueueReceive+0x76>
 800702a:	2301      	movs	r3, #1
 800702c:	e000      	b.n	8007030 <xQueueReceive+0x78>
 800702e:	2300      	movs	r3, #0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10b      	bne.n	800704c <xQueueReceive+0x94>
	__asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007038:	f383 8811 	msr	BASEPRI, r3
 800703c:	f3bf 8f6f 	isb	sy
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	61bb      	str	r3, [r7, #24]
}
 8007046:	bf00      	nop
 8007048:	bf00      	nop
 800704a:	e7fd      	b.n	8007048 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800704c:	f002 f894 	bl	8009178 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007054:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007058:	2b00      	cmp	r3, #0
 800705a:	d01f      	beq.n	800709c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800705c:	68b9      	ldr	r1, [r7, #8]
 800705e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007060:	f000 faa0 	bl	80075a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007066:	1e5a      	subs	r2, r3, #1
 8007068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800706a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800706c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00f      	beq.n	8007094 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007076:	3310      	adds	r3, #16
 8007078:	4618      	mov	r0, r3
 800707a:	f001 f83b 	bl	80080f4 <xTaskRemoveFromEventList>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d007      	beq.n	8007094 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007084:	4b3c      	ldr	r3, [pc, #240]	@ (8007178 <xQueueReceive+0x1c0>)
 8007086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007094:	f002 f8a2 	bl	80091dc <vPortExitCritical>
				return pdPASS;
 8007098:	2301      	movs	r3, #1
 800709a:	e069      	b.n	8007170 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d103      	bne.n	80070aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070a2:	f002 f89b 	bl	80091dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070a6:	2300      	movs	r3, #0
 80070a8:	e062      	b.n	8007170 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d106      	bne.n	80070be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070b0:	f107 0310 	add.w	r3, r7, #16
 80070b4:	4618      	mov	r0, r3
 80070b6:	f001 f881 	bl	80081bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070ba:	2301      	movs	r3, #1
 80070bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070be:	f002 f88d 	bl	80091dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070c2:	f000 fdd7 	bl	8007c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070c6:	f002 f857 	bl	8009178 <vPortEnterCritical>
 80070ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070d0:	b25b      	sxtb	r3, r3
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d6:	d103      	bne.n	80070e0 <xQueueReceive+0x128>
 80070d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070e6:	b25b      	sxtb	r3, r3
 80070e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ec:	d103      	bne.n	80070f6 <xQueueReceive+0x13e>
 80070ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070f6:	f002 f871 	bl	80091dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070fa:	1d3a      	adds	r2, r7, #4
 80070fc:	f107 0310 	add.w	r3, r7, #16
 8007100:	4611      	mov	r1, r2
 8007102:	4618      	mov	r0, r3
 8007104:	f001 f870 	bl	80081e8 <xTaskCheckForTimeOut>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d123      	bne.n	8007156 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800710e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007110:	f000 fac0 	bl	8007694 <prvIsQueueEmpty>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d017      	beq.n	800714a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800711a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711c:	3324      	adds	r3, #36	@ 0x24
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	4611      	mov	r1, r2
 8007122:	4618      	mov	r0, r3
 8007124:	f000 ff94 	bl	8008050 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007128:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800712a:	f000 fa61 	bl	80075f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800712e:	f000 fdaf 	bl	8007c90 <xTaskResumeAll>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d189      	bne.n	800704c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007138:	4b0f      	ldr	r3, [pc, #60]	@ (8007178 <xQueueReceive+0x1c0>)
 800713a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	e780      	b.n	800704c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800714a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800714c:	f000 fa50 	bl	80075f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007150:	f000 fd9e 	bl	8007c90 <xTaskResumeAll>
 8007154:	e77a      	b.n	800704c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007156:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007158:	f000 fa4a 	bl	80075f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800715c:	f000 fd98 	bl	8007c90 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007160:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007162:	f000 fa97 	bl	8007694 <prvIsQueueEmpty>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	f43f af6f 	beq.w	800704c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800716e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007170:	4618      	mov	r0, r3
 8007172:	3730      	adds	r7, #48	@ 0x30
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	e000ed04 	.word	0xe000ed04

0800717c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b08e      	sub	sp, #56	@ 0x38
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007186:	2300      	movs	r3, #0
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800718e:	2300      	movs	r3, #0
 8007190:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d10b      	bne.n	80071b0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719c:	f383 8811 	msr	BASEPRI, r3
 80071a0:	f3bf 8f6f 	isb	sy
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	623b      	str	r3, [r7, #32]
}
 80071aa:	bf00      	nop
 80071ac:	bf00      	nop
 80071ae:	e7fd      	b.n	80071ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80071b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00b      	beq.n	80071d0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80071b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071bc:	f383 8811 	msr	BASEPRI, r3
 80071c0:	f3bf 8f6f 	isb	sy
 80071c4:	f3bf 8f4f 	dsb	sy
 80071c8:	61fb      	str	r3, [r7, #28]
}
 80071ca:	bf00      	nop
 80071cc:	bf00      	nop
 80071ce:	e7fd      	b.n	80071cc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071d0:	f001 f966 	bl	80084a0 <xTaskGetSchedulerState>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d102      	bne.n	80071e0 <xQueueSemaphoreTake+0x64>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <xQueueSemaphoreTake+0x68>
 80071e0:	2301      	movs	r3, #1
 80071e2:	e000      	b.n	80071e6 <xQueueSemaphoreTake+0x6a>
 80071e4:	2300      	movs	r3, #0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d10b      	bne.n	8007202 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80071ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	61bb      	str	r3, [r7, #24]
}
 80071fc:	bf00      	nop
 80071fe:	bf00      	nop
 8007200:	e7fd      	b.n	80071fe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007202:	f001 ffb9 	bl	8009178 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800720a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800720c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800720e:	2b00      	cmp	r3, #0
 8007210:	d024      	beq.n	800725c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007214:	1e5a      	subs	r2, r3, #1
 8007216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007218:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800721a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d104      	bne.n	800722c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007222:	f001 fab7 	bl	8008794 <pvTaskIncrementMutexHeldCount>
 8007226:	4602      	mov	r2, r0
 8007228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800722a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800722c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00f      	beq.n	8007254 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007236:	3310      	adds	r3, #16
 8007238:	4618      	mov	r0, r3
 800723a:	f000 ff5b 	bl	80080f4 <xTaskRemoveFromEventList>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d007      	beq.n	8007254 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007244:	4b54      	ldr	r3, [pc, #336]	@ (8007398 <xQueueSemaphoreTake+0x21c>)
 8007246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800724a:	601a      	str	r2, [r3, #0]
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007254:	f001 ffc2 	bl	80091dc <vPortExitCritical>
				return pdPASS;
 8007258:	2301      	movs	r3, #1
 800725a:	e098      	b.n	800738e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d112      	bne.n	8007288 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00b      	beq.n	8007280 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726c:	f383 8811 	msr	BASEPRI, r3
 8007270:	f3bf 8f6f 	isb	sy
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	617b      	str	r3, [r7, #20]
}
 800727a:	bf00      	nop
 800727c:	bf00      	nop
 800727e:	e7fd      	b.n	800727c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007280:	f001 ffac 	bl	80091dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007284:	2300      	movs	r3, #0
 8007286:	e082      	b.n	800738e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728a:	2b00      	cmp	r3, #0
 800728c:	d106      	bne.n	800729c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800728e:	f107 030c 	add.w	r3, r7, #12
 8007292:	4618      	mov	r0, r3
 8007294:	f000 ff92 	bl	80081bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007298:	2301      	movs	r3, #1
 800729a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800729c:	f001 ff9e 	bl	80091dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072a0:	f000 fce8 	bl	8007c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072a4:	f001 ff68 	bl	8009178 <vPortEnterCritical>
 80072a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072ae:	b25b      	sxtb	r3, r3
 80072b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b4:	d103      	bne.n	80072be <xQueueSemaphoreTake+0x142>
 80072b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072c4:	b25b      	sxtb	r3, r3
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ca:	d103      	bne.n	80072d4 <xQueueSemaphoreTake+0x158>
 80072cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072d4:	f001 ff82 	bl	80091dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072d8:	463a      	mov	r2, r7
 80072da:	f107 030c 	add.w	r3, r7, #12
 80072de:	4611      	mov	r1, r2
 80072e0:	4618      	mov	r0, r3
 80072e2:	f000 ff81 	bl	80081e8 <xTaskCheckForTimeOut>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d132      	bne.n	8007352 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80072ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80072ee:	f000 f9d1 	bl	8007694 <prvIsQueueEmpty>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d026      	beq.n	8007346 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007300:	f001 ff3a 	bl	8009178 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	4618      	mov	r0, r3
 800730a:	f001 f8e7 	bl	80084dc <xTaskPriorityInherit>
 800730e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007310:	f001 ff64 	bl	80091dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007316:	3324      	adds	r3, #36	@ 0x24
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	4611      	mov	r1, r2
 800731c:	4618      	mov	r0, r3
 800731e:	f000 fe97 	bl	8008050 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007322:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007324:	f000 f964 	bl	80075f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007328:	f000 fcb2 	bl	8007c90 <xTaskResumeAll>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	f47f af67 	bne.w	8007202 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007334:	4b18      	ldr	r3, [pc, #96]	@ (8007398 <xQueueSemaphoreTake+0x21c>)
 8007336:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	f3bf 8f6f 	isb	sy
 8007344:	e75d      	b.n	8007202 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007346:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007348:	f000 f952 	bl	80075f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800734c:	f000 fca0 	bl	8007c90 <xTaskResumeAll>
 8007350:	e757      	b.n	8007202 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007352:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007354:	f000 f94c 	bl	80075f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007358:	f000 fc9a 	bl	8007c90 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800735c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800735e:	f000 f999 	bl	8007694 <prvIsQueueEmpty>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	f43f af4c 	beq.w	8007202 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00d      	beq.n	800738c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007370:	f001 ff02 	bl	8009178 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007374:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007376:	f000 f893 	bl	80074a0 <prvGetDisinheritPriorityAfterTimeout>
 800737a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800737c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007382:	4618      	mov	r0, r3
 8007384:	f001 f982 	bl	800868c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007388:	f001 ff28 	bl	80091dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800738c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800738e:	4618      	mov	r0, r3
 8007390:	3738      	adds	r7, #56	@ 0x38
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	e000ed04 	.word	0xe000ed04

0800739c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b08e      	sub	sp, #56	@ 0x38
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80073ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10b      	bne.n	80073ca <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	623b      	str	r3, [r7, #32]
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop
 80073c8:	e7fd      	b.n	80073c6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d103      	bne.n	80073d8 <xQueueReceiveFromISR+0x3c>
 80073d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d101      	bne.n	80073dc <xQueueReceiveFromISR+0x40>
 80073d8:	2301      	movs	r3, #1
 80073da:	e000      	b.n	80073de <xQueueReceiveFromISR+0x42>
 80073dc:	2300      	movs	r3, #0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10b      	bne.n	80073fa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80073e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	61fb      	str	r3, [r7, #28]
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop
 80073f8:	e7fd      	b.n	80073f6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073fa:	f001 ff9d 	bl	8009338 <vPortValidateInterruptPriority>
	__asm volatile
 80073fe:	f3ef 8211 	mrs	r2, BASEPRI
 8007402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007406:	f383 8811 	msr	BASEPRI, r3
 800740a:	f3bf 8f6f 	isb	sy
 800740e:	f3bf 8f4f 	dsb	sy
 8007412:	61ba      	str	r2, [r7, #24]
 8007414:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007416:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007418:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800741e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007422:	2b00      	cmp	r3, #0
 8007424:	d02f      	beq.n	8007486 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007428:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800742c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007430:	68b9      	ldr	r1, [r7, #8]
 8007432:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007434:	f000 f8b6 	bl	80075a4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743a:	1e5a      	subs	r2, r3, #1
 800743c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007440:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007448:	d112      	bne.n	8007470 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d016      	beq.n	8007480 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	3310      	adds	r3, #16
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fe4c 	bl	80080f4 <xTaskRemoveFromEventList>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00e      	beq.n	8007480 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00b      	beq.n	8007480 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	601a      	str	r2, [r3, #0]
 800746e:	e007      	b.n	8007480 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007470:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007474:	3301      	adds	r3, #1
 8007476:	b2db      	uxtb	r3, r3
 8007478:	b25a      	sxtb	r2, r3
 800747a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007480:	2301      	movs	r3, #1
 8007482:	637b      	str	r3, [r7, #52]	@ 0x34
 8007484:	e001      	b.n	800748a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007486:	2300      	movs	r3, #0
 8007488:	637b      	str	r3, [r7, #52]	@ 0x34
 800748a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800748c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f383 8811 	msr	BASEPRI, r3
}
 8007494:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007498:	4618      	mov	r0, r3
 800749a:	3738      	adds	r7, #56	@ 0x38
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d006      	beq.n	80074be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80074ba:	60fb      	str	r3, [r7, #12]
 80074bc:	e001      	b.n	80074c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80074be:	2300      	movs	r3, #0
 80074c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80074c2:	68fb      	ldr	r3, [r7, #12]
	}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3714      	adds	r7, #20
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80074dc:	2300      	movs	r3, #0
 80074de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10d      	bne.n	800750a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d14d      	bne.n	8007592 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	4618      	mov	r0, r3
 80074fc:	f001 f856 	bl	80085ac <xTaskPriorityDisinherit>
 8007500:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	609a      	str	r2, [r3, #8]
 8007508:	e043      	b.n	8007592 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d119      	bne.n	8007544 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6858      	ldr	r0, [r3, #4]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007518:	461a      	mov	r2, r3
 800751a:	68b9      	ldr	r1, [r7, #8]
 800751c:	f004 f91b 	bl	800b756 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	685a      	ldr	r2, [r3, #4]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007528:	441a      	add	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	429a      	cmp	r2, r3
 8007538:	d32b      	bcc.n	8007592 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	605a      	str	r2, [r3, #4]
 8007542:	e026      	b.n	8007592 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	68d8      	ldr	r0, [r3, #12]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754c:	461a      	mov	r2, r3
 800754e:	68b9      	ldr	r1, [r7, #8]
 8007550:	f004 f901 	bl	800b756 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	68da      	ldr	r2, [r3, #12]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755c:	425b      	negs	r3, r3
 800755e:	441a      	add	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	68da      	ldr	r2, [r3, #12]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	429a      	cmp	r2, r3
 800756e:	d207      	bcs.n	8007580 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	689a      	ldr	r2, [r3, #8]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007578:	425b      	negs	r3, r3
 800757a:	441a      	add	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b02      	cmp	r3, #2
 8007584:	d105      	bne.n	8007592 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d002      	beq.n	8007592 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	3b01      	subs	r3, #1
 8007590:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	1c5a      	adds	r2, r3, #1
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800759a:	697b      	ldr	r3, [r7, #20]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3718      	adds	r7, #24
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d018      	beq.n	80075e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	68da      	ldr	r2, [r3, #12]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075be:	441a      	add	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d303      	bcc.n	80075d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	68d9      	ldr	r1, [r3, #12]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e0:	461a      	mov	r2, r3
 80075e2:	6838      	ldr	r0, [r7, #0]
 80075e4:	f004 f8b7 	bl	800b756 <memcpy>
	}
}
 80075e8:	bf00      	nop
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80075f8:	f001 fdbe 	bl	8009178 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007602:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007604:	e011      	b.n	800762a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760a:	2b00      	cmp	r3, #0
 800760c:	d012      	beq.n	8007634 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	3324      	adds	r3, #36	@ 0x24
 8007612:	4618      	mov	r0, r3
 8007614:	f000 fd6e 	bl	80080f4 <xTaskRemoveFromEventList>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800761e:	f000 fe47 	bl	80082b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007622:	7bfb      	ldrb	r3, [r7, #15]
 8007624:	3b01      	subs	r3, #1
 8007626:	b2db      	uxtb	r3, r3
 8007628:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800762a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800762e:	2b00      	cmp	r3, #0
 8007630:	dce9      	bgt.n	8007606 <prvUnlockQueue+0x16>
 8007632:	e000      	b.n	8007636 <prvUnlockQueue+0x46>
					break;
 8007634:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	22ff      	movs	r2, #255	@ 0xff
 800763a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800763e:	f001 fdcd 	bl	80091dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007642:	f001 fd99 	bl	8009178 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800764c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800764e:	e011      	b.n	8007674 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d012      	beq.n	800767e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	3310      	adds	r3, #16
 800765c:	4618      	mov	r0, r3
 800765e:	f000 fd49 	bl	80080f4 <xTaskRemoveFromEventList>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d001      	beq.n	800766c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007668:	f000 fe22 	bl	80082b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800766c:	7bbb      	ldrb	r3, [r7, #14]
 800766e:	3b01      	subs	r3, #1
 8007670:	b2db      	uxtb	r3, r3
 8007672:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007674:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007678:	2b00      	cmp	r3, #0
 800767a:	dce9      	bgt.n	8007650 <prvUnlockQueue+0x60>
 800767c:	e000      	b.n	8007680 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800767e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	22ff      	movs	r2, #255	@ 0xff
 8007684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007688:	f001 fda8 	bl	80091dc <vPortExitCritical>
}
 800768c:	bf00      	nop
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800769c:	f001 fd6c 	bl	8009178 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d102      	bne.n	80076ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80076a8:	2301      	movs	r3, #1
 80076aa:	60fb      	str	r3, [r7, #12]
 80076ac:	e001      	b.n	80076b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80076ae:	2300      	movs	r3, #0
 80076b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076b2:	f001 fd93 	bl	80091dc <vPortExitCritical>

	return xReturn;
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80076c8:	f001 fd56 	bl	8009178 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d102      	bne.n	80076de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80076d8:	2301      	movs	r3, #1
 80076da:	60fb      	str	r3, [r7, #12]
 80076dc:	e001      	b.n	80076e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80076de:	2300      	movs	r3, #0
 80076e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076e2:	f001 fd7b 	bl	80091dc <vPortExitCritical>

	return xReturn;
 80076e6:	68fb      	ldr	r3, [r7, #12]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3710      	adds	r7, #16
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]
 80076fe:	e014      	b.n	800772a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007700:	4a0f      	ldr	r2, [pc, #60]	@ (8007740 <vQueueAddToRegistry+0x50>)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d10b      	bne.n	8007724 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800770c:	490c      	ldr	r1, [pc, #48]	@ (8007740 <vQueueAddToRegistry+0x50>)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007716:	4a0a      	ldr	r2, [pc, #40]	@ (8007740 <vQueueAddToRegistry+0x50>)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	00db      	lsls	r3, r3, #3
 800771c:	4413      	add	r3, r2
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007722:	e006      	b.n	8007732 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	3301      	adds	r3, #1
 8007728:	60fb      	str	r3, [r7, #12]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2b07      	cmp	r3, #7
 800772e:	d9e7      	bls.n	8007700 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007730:	bf00      	nop
 8007732:	bf00      	nop
 8007734:	3714      	adds	r7, #20
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	20000ed4 	.word	0x20000ed4

08007744 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007744:	b580      	push	{r7, lr}
 8007746:	b086      	sub	sp, #24
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007754:	f001 fd10 	bl	8009178 <vPortEnterCritical>
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800775e:	b25b      	sxtb	r3, r3
 8007760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007764:	d103      	bne.n	800776e <vQueueWaitForMessageRestricted+0x2a>
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007774:	b25b      	sxtb	r3, r3
 8007776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800777a:	d103      	bne.n	8007784 <vQueueWaitForMessageRestricted+0x40>
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007784:	f001 fd2a 	bl	80091dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778c:	2b00      	cmp	r3, #0
 800778e:	d106      	bne.n	800779e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	3324      	adds	r3, #36	@ 0x24
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	68b9      	ldr	r1, [r7, #8]
 8007798:	4618      	mov	r0, r3
 800779a:	f000 fc7f 	bl	800809c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800779e:	6978      	ldr	r0, [r7, #20]
 80077a0:	f7ff ff26 	bl	80075f0 <prvUnlockQueue>
	}
 80077a4:	bf00      	nop
 80077a6:	3718      	adds	r7, #24
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b08e      	sub	sp, #56	@ 0x38
 80077b0:	af04      	add	r7, sp, #16
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
 80077b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80077ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10b      	bne.n	80077d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80077c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	623b      	str	r3, [r7, #32]
}
 80077d2:	bf00      	nop
 80077d4:	bf00      	nop
 80077d6:	e7fd      	b.n	80077d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10b      	bne.n	80077f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80077de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e2:	f383 8811 	msr	BASEPRI, r3
 80077e6:	f3bf 8f6f 	isb	sy
 80077ea:	f3bf 8f4f 	dsb	sy
 80077ee:	61fb      	str	r3, [r7, #28]
}
 80077f0:	bf00      	nop
 80077f2:	bf00      	nop
 80077f4:	e7fd      	b.n	80077f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077f6:	23a8      	movs	r3, #168	@ 0xa8
 80077f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	2ba8      	cmp	r3, #168	@ 0xa8
 80077fe:	d00b      	beq.n	8007818 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007804:	f383 8811 	msr	BASEPRI, r3
 8007808:	f3bf 8f6f 	isb	sy
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	61bb      	str	r3, [r7, #24]
}
 8007812:	bf00      	nop
 8007814:	bf00      	nop
 8007816:	e7fd      	b.n	8007814 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007818:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800781a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01e      	beq.n	800785e <xTaskCreateStatic+0xb2>
 8007820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007822:	2b00      	cmp	r3, #0
 8007824:	d01b      	beq.n	800785e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007828:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800782a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800782e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007832:	2202      	movs	r2, #2
 8007834:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007838:	2300      	movs	r3, #0
 800783a:	9303      	str	r3, [sp, #12]
 800783c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783e:	9302      	str	r3, [sp, #8]
 8007840:	f107 0314 	add.w	r3, r7, #20
 8007844:	9301      	str	r3, [sp, #4]
 8007846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007848:	9300      	str	r3, [sp, #0]
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	68b9      	ldr	r1, [r7, #8]
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f000 f851 	bl	80078f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007856:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007858:	f000 f8f6 	bl	8007a48 <prvAddNewTaskToReadyList>
 800785c:	e001      	b.n	8007862 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800785e:	2300      	movs	r3, #0
 8007860:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007862:	697b      	ldr	r3, [r7, #20]
	}
 8007864:	4618      	mov	r0, r3
 8007866:	3728      	adds	r7, #40	@ 0x28
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800786c:	b580      	push	{r7, lr}
 800786e:	b08c      	sub	sp, #48	@ 0x30
 8007870:	af04      	add	r7, sp, #16
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	603b      	str	r3, [r7, #0]
 8007878:	4613      	mov	r3, r2
 800787a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800787c:	88fb      	ldrh	r3, [r7, #6]
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4618      	mov	r0, r3
 8007882:	f001 fd9b 	bl	80093bc <pvPortMalloc>
 8007886:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00e      	beq.n	80078ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800788e:	20a8      	movs	r0, #168	@ 0xa8
 8007890:	f001 fd94 	bl	80093bc <pvPortMalloc>
 8007894:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007896:	69fb      	ldr	r3, [r7, #28]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d003      	beq.n	80078a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	697a      	ldr	r2, [r7, #20]
 80078a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80078a2:	e005      	b.n	80078b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80078a4:	6978      	ldr	r0, [r7, #20]
 80078a6:	f001 fe57 	bl	8009558 <vPortFree>
 80078aa:	e001      	b.n	80078b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80078ac:	2300      	movs	r3, #0
 80078ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d017      	beq.n	80078e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80078b6:	69fb      	ldr	r3, [r7, #28]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80078be:	88fa      	ldrh	r2, [r7, #6]
 80078c0:	2300      	movs	r3, #0
 80078c2:	9303      	str	r3, [sp, #12]
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	9302      	str	r3, [sp, #8]
 80078c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ca:	9301      	str	r3, [sp, #4]
 80078cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	68b9      	ldr	r1, [r7, #8]
 80078d4:	68f8      	ldr	r0, [r7, #12]
 80078d6:	f000 f80f 	bl	80078f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078da:	69f8      	ldr	r0, [r7, #28]
 80078dc:	f000 f8b4 	bl	8007a48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078e0:	2301      	movs	r3, #1
 80078e2:	61bb      	str	r3, [r7, #24]
 80078e4:	e002      	b.n	80078ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078e6:	f04f 33ff 	mov.w	r3, #4294967295
 80078ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078ec:	69bb      	ldr	r3, [r7, #24]
	}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3720      	adds	r7, #32
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
	...

080078f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b088      	sub	sp, #32
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
 8007904:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007908:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	461a      	mov	r2, r3
 8007910:	21a5      	movs	r1, #165	@ 0xa5
 8007912:	f003 fda6 	bl	800b462 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007918:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007920:	3b01      	subs	r3, #1
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	4413      	add	r3, r2
 8007926:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	f023 0307 	bic.w	r3, r3, #7
 800792e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	f003 0307 	and.w	r3, r3, #7
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00b      	beq.n	8007952 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800793a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793e:	f383 8811 	msr	BASEPRI, r3
 8007942:	f3bf 8f6f 	isb	sy
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	617b      	str	r3, [r7, #20]
}
 800794c:	bf00      	nop
 800794e:	bf00      	nop
 8007950:	e7fd      	b.n	800794e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d01f      	beq.n	8007998 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007958:	2300      	movs	r3, #0
 800795a:	61fb      	str	r3, [r7, #28]
 800795c:	e012      	b.n	8007984 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	4413      	add	r3, r2
 8007964:	7819      	ldrb	r1, [r3, #0]
 8007966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	4413      	add	r3, r2
 800796c:	3334      	adds	r3, #52	@ 0x34
 800796e:	460a      	mov	r2, r1
 8007970:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007972:	68ba      	ldr	r2, [r7, #8]
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	4413      	add	r3, r2
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d006      	beq.n	800798c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	3301      	adds	r3, #1
 8007982:	61fb      	str	r3, [r7, #28]
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	2b0f      	cmp	r3, #15
 8007988:	d9e9      	bls.n	800795e <prvInitialiseNewTask+0x66>
 800798a:	e000      	b.n	800798e <prvInitialiseNewTask+0x96>
			{
				break;
 800798c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800798e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007996:	e003      	b.n	80079a0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799a:	2200      	movs	r2, #0
 800799c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80079a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a2:	2b37      	cmp	r3, #55	@ 0x37
 80079a4:	d901      	bls.n	80079aa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80079a6:	2337      	movs	r3, #55	@ 0x37
 80079a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80079aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80079b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80079b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b8:	2200      	movs	r2, #0
 80079ba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80079bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079be:	3304      	adds	r3, #4
 80079c0:	4618      	mov	r0, r3
 80079c2:	f7fe fec7 	bl	8006754 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80079c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c8:	3318      	adds	r3, #24
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7fe fec2 	bl	8006754 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80079d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e8:	2200      	movs	r2, #0
 80079ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80079f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f8:	3354      	adds	r3, #84	@ 0x54
 80079fa:	224c      	movs	r2, #76	@ 0x4c
 80079fc:	2100      	movs	r1, #0
 80079fe:	4618      	mov	r0, r3
 8007a00:	f003 fd2f 	bl	800b462 <memset>
 8007a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a06:	4a0d      	ldr	r2, [pc, #52]	@ (8007a3c <prvInitialiseNewTask+0x144>)
 8007a08:	659a      	str	r2, [r3, #88]	@ 0x58
 8007a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8007a40 <prvInitialiseNewTask+0x148>)
 8007a0e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a12:	4a0c      	ldr	r2, [pc, #48]	@ (8007a44 <prvInitialiseNewTask+0x14c>)
 8007a14:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a16:	683a      	ldr	r2, [r7, #0]
 8007a18:	68f9      	ldr	r1, [r7, #12]
 8007a1a:	69b8      	ldr	r0, [r7, #24]
 8007a1c:	f001 fa7c 	bl	8008f18 <pxPortInitialiseStack>
 8007a20:	4602      	mov	r2, r0
 8007a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d002      	beq.n	8007a32 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a32:	bf00      	nop
 8007a34:	3720      	adds	r7, #32
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20005168 	.word	0x20005168
 8007a40:	200051d0 	.word	0x200051d0
 8007a44:	20005238 	.word	0x20005238

08007a48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a50:	f001 fb92 	bl	8009178 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a54:	4b2d      	ldr	r3, [pc, #180]	@ (8007b0c <prvAddNewTaskToReadyList+0xc4>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8007b0c <prvAddNewTaskToReadyList+0xc4>)
 8007a5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8007b10 <prvAddNewTaskToReadyList+0xc8>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d109      	bne.n	8007a7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a66:	4a2a      	ldr	r2, [pc, #168]	@ (8007b10 <prvAddNewTaskToReadyList+0xc8>)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a6c:	4b27      	ldr	r3, [pc, #156]	@ (8007b0c <prvAddNewTaskToReadyList+0xc4>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d110      	bne.n	8007a96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a74:	f000 fc40 	bl	80082f8 <prvInitialiseTaskLists>
 8007a78:	e00d      	b.n	8007a96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a7a:	4b26      	ldr	r3, [pc, #152]	@ (8007b14 <prvAddNewTaskToReadyList+0xcc>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d109      	bne.n	8007a96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a82:	4b23      	ldr	r3, [pc, #140]	@ (8007b10 <prvAddNewTaskToReadyList+0xc8>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d802      	bhi.n	8007a96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a90:	4a1f      	ldr	r2, [pc, #124]	@ (8007b10 <prvAddNewTaskToReadyList+0xc8>)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a96:	4b20      	ldr	r3, [pc, #128]	@ (8007b18 <prvAddNewTaskToReadyList+0xd0>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8007b18 <prvAddNewTaskToReadyList+0xd0>)
 8007a9e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8007b18 <prvAddNewTaskToReadyList+0xd0>)
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aac:	4b1b      	ldr	r3, [pc, #108]	@ (8007b1c <prvAddNewTaskToReadyList+0xd4>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d903      	bls.n	8007abc <prvAddNewTaskToReadyList+0x74>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab8:	4a18      	ldr	r2, [pc, #96]	@ (8007b1c <prvAddNewTaskToReadyList+0xd4>)
 8007aba:	6013      	str	r3, [r2, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4413      	add	r3, r2
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4a15      	ldr	r2, [pc, #84]	@ (8007b20 <prvAddNewTaskToReadyList+0xd8>)
 8007aca:	441a      	add	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	3304      	adds	r3, #4
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	4610      	mov	r0, r2
 8007ad4:	f7fe fe4b 	bl	800676e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007ad8:	f001 fb80 	bl	80091dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007adc:	4b0d      	ldr	r3, [pc, #52]	@ (8007b14 <prvAddNewTaskToReadyList+0xcc>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00e      	beq.n	8007b02 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8007b10 <prvAddNewTaskToReadyList+0xc8>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d207      	bcs.n	8007b02 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007af2:	4b0c      	ldr	r3, [pc, #48]	@ (8007b24 <prvAddNewTaskToReadyList+0xdc>)
 8007af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007af8:	601a      	str	r2, [r3, #0]
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b02:	bf00      	nop
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	200013e8 	.word	0x200013e8
 8007b10:	20000f14 	.word	0x20000f14
 8007b14:	200013f4 	.word	0x200013f4
 8007b18:	20001404 	.word	0x20001404
 8007b1c:	200013f0 	.word	0x200013f0
 8007b20:	20000f18 	.word	0x20000f18
 8007b24:	e000ed04 	.word	0xe000ed04

08007b28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007b30:	2300      	movs	r3, #0
 8007b32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d018      	beq.n	8007b6c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007b3a:	4b14      	ldr	r3, [pc, #80]	@ (8007b8c <vTaskDelay+0x64>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00b      	beq.n	8007b5a <vTaskDelay+0x32>
	__asm volatile
 8007b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b46:	f383 8811 	msr	BASEPRI, r3
 8007b4a:	f3bf 8f6f 	isb	sy
 8007b4e:	f3bf 8f4f 	dsb	sy
 8007b52:	60bb      	str	r3, [r7, #8]
}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop
 8007b58:	e7fd      	b.n	8007b56 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007b5a:	f000 f88b 	bl	8007c74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007b5e:	2100      	movs	r1, #0
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fe2b 	bl	80087bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b66:	f000 f893 	bl	8007c90 <xTaskResumeAll>
 8007b6a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d107      	bne.n	8007b82 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007b72:	4b07      	ldr	r3, [pc, #28]	@ (8007b90 <vTaskDelay+0x68>)
 8007b74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b78:	601a      	str	r2, [r3, #0]
 8007b7a:	f3bf 8f4f 	dsb	sy
 8007b7e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b82:	bf00      	nop
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	20001410 	.word	0x20001410
 8007b90:	e000ed04 	.word	0xe000ed04

08007b94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b08a      	sub	sp, #40	@ 0x28
 8007b98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ba2:	463a      	mov	r2, r7
 8007ba4:	1d39      	adds	r1, r7, #4
 8007ba6:	f107 0308 	add.w	r3, r7, #8
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7fe fd7e 	bl	80066ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007bb0:	6839      	ldr	r1, [r7, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	68ba      	ldr	r2, [r7, #8]
 8007bb6:	9202      	str	r2, [sp, #8]
 8007bb8:	9301      	str	r3, [sp, #4]
 8007bba:	2300      	movs	r3, #0
 8007bbc:	9300      	str	r3, [sp, #0]
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	460a      	mov	r2, r1
 8007bc2:	4924      	ldr	r1, [pc, #144]	@ (8007c54 <vTaskStartScheduler+0xc0>)
 8007bc4:	4824      	ldr	r0, [pc, #144]	@ (8007c58 <vTaskStartScheduler+0xc4>)
 8007bc6:	f7ff fdf1 	bl	80077ac <xTaskCreateStatic>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	4a23      	ldr	r2, [pc, #140]	@ (8007c5c <vTaskStartScheduler+0xc8>)
 8007bce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007bd0:	4b22      	ldr	r3, [pc, #136]	@ (8007c5c <vTaskStartScheduler+0xc8>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	617b      	str	r3, [r7, #20]
 8007bdc:	e001      	b.n	8007be2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007bde:	2300      	movs	r3, #0
 8007be0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d102      	bne.n	8007bee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007be8:	f000 fe3c 	bl	8008864 <xTimerCreateTimerTask>
 8007bec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d11b      	bne.n	8007c2c <vTaskStartScheduler+0x98>
	__asm volatile
 8007bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf8:	f383 8811 	msr	BASEPRI, r3
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	f3bf 8f4f 	dsb	sy
 8007c04:	613b      	str	r3, [r7, #16]
}
 8007c06:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007c08:	4b15      	ldr	r3, [pc, #84]	@ (8007c60 <vTaskStartScheduler+0xcc>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3354      	adds	r3, #84	@ 0x54
 8007c0e:	4a15      	ldr	r2, [pc, #84]	@ (8007c64 <vTaskStartScheduler+0xd0>)
 8007c10:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007c12:	4b15      	ldr	r3, [pc, #84]	@ (8007c68 <vTaskStartScheduler+0xd4>)
 8007c14:	f04f 32ff 	mov.w	r2, #4294967295
 8007c18:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007c1a:	4b14      	ldr	r3, [pc, #80]	@ (8007c6c <vTaskStartScheduler+0xd8>)
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007c20:	4b13      	ldr	r3, [pc, #76]	@ (8007c70 <vTaskStartScheduler+0xdc>)
 8007c22:	2200      	movs	r2, #0
 8007c24:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007c26:	f001 fa03 	bl	8009030 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007c2a:	e00f      	b.n	8007c4c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c32:	d10b      	bne.n	8007c4c <vTaskStartScheduler+0xb8>
	__asm volatile
 8007c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c38:	f383 8811 	msr	BASEPRI, r3
 8007c3c:	f3bf 8f6f 	isb	sy
 8007c40:	f3bf 8f4f 	dsb	sy
 8007c44:	60fb      	str	r3, [r7, #12]
}
 8007c46:	bf00      	nop
 8007c48:	bf00      	nop
 8007c4a:	e7fd      	b.n	8007c48 <vTaskStartScheduler+0xb4>
}
 8007c4c:	bf00      	nop
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	08012d9c 	.word	0x08012d9c
 8007c58:	080082c9 	.word	0x080082c9
 8007c5c:	2000140c 	.word	0x2000140c
 8007c60:	20000f14 	.word	0x20000f14
 8007c64:	2000019c 	.word	0x2000019c
 8007c68:	20001408 	.word	0x20001408
 8007c6c:	200013f4 	.word	0x200013f4
 8007c70:	200013ec 	.word	0x200013ec

08007c74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007c74:	b480      	push	{r7}
 8007c76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007c78:	4b04      	ldr	r3, [pc, #16]	@ (8007c8c <vTaskSuspendAll+0x18>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	4a03      	ldr	r2, [pc, #12]	@ (8007c8c <vTaskSuspendAll+0x18>)
 8007c80:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007c82:	bf00      	nop
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	20001410 	.word	0x20001410

08007c90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c9e:	4b42      	ldr	r3, [pc, #264]	@ (8007da8 <xTaskResumeAll+0x118>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10b      	bne.n	8007cbe <xTaskResumeAll+0x2e>
	__asm volatile
 8007ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007caa:	f383 8811 	msr	BASEPRI, r3
 8007cae:	f3bf 8f6f 	isb	sy
 8007cb2:	f3bf 8f4f 	dsb	sy
 8007cb6:	603b      	str	r3, [r7, #0]
}
 8007cb8:	bf00      	nop
 8007cba:	bf00      	nop
 8007cbc:	e7fd      	b.n	8007cba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007cbe:	f001 fa5b 	bl	8009178 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007cc2:	4b39      	ldr	r3, [pc, #228]	@ (8007da8 <xTaskResumeAll+0x118>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	4a37      	ldr	r2, [pc, #220]	@ (8007da8 <xTaskResumeAll+0x118>)
 8007cca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ccc:	4b36      	ldr	r3, [pc, #216]	@ (8007da8 <xTaskResumeAll+0x118>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d162      	bne.n	8007d9a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007cd4:	4b35      	ldr	r3, [pc, #212]	@ (8007dac <xTaskResumeAll+0x11c>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d05e      	beq.n	8007d9a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007cdc:	e02f      	b.n	8007d3e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cde:	4b34      	ldr	r3, [pc, #208]	@ (8007db0 <xTaskResumeAll+0x120>)
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	3318      	adds	r3, #24
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe fd9c 	bl	8006828 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7fe fd97 	bl	8006828 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8007db4 <xTaskResumeAll+0x124>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d903      	bls.n	8007d0e <xTaskResumeAll+0x7e>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d0a:	4a2a      	ldr	r2, [pc, #168]	@ (8007db4 <xTaskResumeAll+0x124>)
 8007d0c:	6013      	str	r3, [r2, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d12:	4613      	mov	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4a27      	ldr	r2, [pc, #156]	@ (8007db8 <xTaskResumeAll+0x128>)
 8007d1c:	441a      	add	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3304      	adds	r3, #4
 8007d22:	4619      	mov	r1, r3
 8007d24:	4610      	mov	r0, r2
 8007d26:	f7fe fd22 	bl	800676e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d2e:	4b23      	ldr	r3, [pc, #140]	@ (8007dbc <xTaskResumeAll+0x12c>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d302      	bcc.n	8007d3e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007d38:	4b21      	ldr	r3, [pc, #132]	@ (8007dc0 <xTaskResumeAll+0x130>)
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8007db0 <xTaskResumeAll+0x120>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1cb      	bne.n	8007cde <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d001      	beq.n	8007d50 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007d4c:	f000 fb78 	bl	8008440 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007d50:	4b1c      	ldr	r3, [pc, #112]	@ (8007dc4 <xTaskResumeAll+0x134>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d010      	beq.n	8007d7e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007d5c:	f000 f858 	bl	8007e10 <xTaskIncrementTick>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d002      	beq.n	8007d6c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007d66:	4b16      	ldr	r3, [pc, #88]	@ (8007dc0 <xTaskResumeAll+0x130>)
 8007d68:	2201      	movs	r2, #1
 8007d6a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	3b01      	subs	r3, #1
 8007d70:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1f1      	bne.n	8007d5c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007d78:	4b12      	ldr	r3, [pc, #72]	@ (8007dc4 <xTaskResumeAll+0x134>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007d7e:	4b10      	ldr	r3, [pc, #64]	@ (8007dc0 <xTaskResumeAll+0x130>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d009      	beq.n	8007d9a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007d86:	2301      	movs	r3, #1
 8007d88:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8007dc8 <xTaskResumeAll+0x138>)
 8007d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d90:	601a      	str	r2, [r3, #0]
 8007d92:	f3bf 8f4f 	dsb	sy
 8007d96:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d9a:	f001 fa1f 	bl	80091dc <vPortExitCritical>

	return xAlreadyYielded;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20001410 	.word	0x20001410
 8007dac:	200013e8 	.word	0x200013e8
 8007db0:	200013a8 	.word	0x200013a8
 8007db4:	200013f0 	.word	0x200013f0
 8007db8:	20000f18 	.word	0x20000f18
 8007dbc:	20000f14 	.word	0x20000f14
 8007dc0:	200013fc 	.word	0x200013fc
 8007dc4:	200013f8 	.word	0x200013f8
 8007dc8:	e000ed04 	.word	0xe000ed04

08007dcc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007dd2:	4b05      	ldr	r3, [pc, #20]	@ (8007de8 <xTaskGetTickCount+0x1c>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007dd8:	687b      	ldr	r3, [r7, #4]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	370c      	adds	r7, #12
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	200013ec 	.word	0x200013ec

08007dec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007df2:	f001 faa1 	bl	8009338 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007df6:	2300      	movs	r3, #0
 8007df8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007dfa:	4b04      	ldr	r3, [pc, #16]	@ (8007e0c <xTaskGetTickCountFromISR+0x20>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e00:	683b      	ldr	r3, [r7, #0]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	200013ec 	.word	0x200013ec

08007e10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e16:	2300      	movs	r3, #0
 8007e18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e1a:	4b4f      	ldr	r3, [pc, #316]	@ (8007f58 <xTaskIncrementTick+0x148>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f040 8090 	bne.w	8007f44 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e24:	4b4d      	ldr	r3, [pc, #308]	@ (8007f5c <xTaskIncrementTick+0x14c>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e2c:	4a4b      	ldr	r2, [pc, #300]	@ (8007f5c <xTaskIncrementTick+0x14c>)
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d121      	bne.n	8007e7c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007e38:	4b49      	ldr	r3, [pc, #292]	@ (8007f60 <xTaskIncrementTick+0x150>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00b      	beq.n	8007e5a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	603b      	str	r3, [r7, #0]
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop
 8007e58:	e7fd      	b.n	8007e56 <xTaskIncrementTick+0x46>
 8007e5a:	4b41      	ldr	r3, [pc, #260]	@ (8007f60 <xTaskIncrementTick+0x150>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	60fb      	str	r3, [r7, #12]
 8007e60:	4b40      	ldr	r3, [pc, #256]	@ (8007f64 <xTaskIncrementTick+0x154>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a3e      	ldr	r2, [pc, #248]	@ (8007f60 <xTaskIncrementTick+0x150>)
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	4a3e      	ldr	r2, [pc, #248]	@ (8007f64 <xTaskIncrementTick+0x154>)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6013      	str	r3, [r2, #0]
 8007e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8007f68 <xTaskIncrementTick+0x158>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3301      	adds	r3, #1
 8007e74:	4a3c      	ldr	r2, [pc, #240]	@ (8007f68 <xTaskIncrementTick+0x158>)
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	f000 fae2 	bl	8008440 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8007f6c <xTaskIncrementTick+0x15c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d349      	bcc.n	8007f1a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e86:	4b36      	ldr	r3, [pc, #216]	@ (8007f60 <xTaskIncrementTick+0x150>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e90:	4b36      	ldr	r3, [pc, #216]	@ (8007f6c <xTaskIncrementTick+0x15c>)
 8007e92:	f04f 32ff 	mov.w	r2, #4294967295
 8007e96:	601a      	str	r2, [r3, #0]
					break;
 8007e98:	e03f      	b.n	8007f1a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e9a:	4b31      	ldr	r3, [pc, #196]	@ (8007f60 <xTaskIncrementTick+0x150>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	68db      	ldr	r3, [r3, #12]
 8007ea2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007eaa:	693a      	ldr	r2, [r7, #16]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d203      	bcs.n	8007eba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8007f6c <xTaskIncrementTick+0x15c>)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007eb8:	e02f      	b.n	8007f1a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	3304      	adds	r3, #4
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fe fcb2 	bl	8006828 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d004      	beq.n	8007ed6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	3318      	adds	r3, #24
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7fe fca9 	bl	8006828 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eda:	4b25      	ldr	r3, [pc, #148]	@ (8007f70 <xTaskIncrementTick+0x160>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d903      	bls.n	8007eea <xTaskIncrementTick+0xda>
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee6:	4a22      	ldr	r2, [pc, #136]	@ (8007f70 <xTaskIncrementTick+0x160>)
 8007ee8:	6013      	str	r3, [r2, #0]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eee:	4613      	mov	r3, r2
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	4413      	add	r3, r2
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8007f74 <xTaskIncrementTick+0x164>)
 8007ef8:	441a      	add	r2, r3
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	3304      	adds	r3, #4
 8007efe:	4619      	mov	r1, r3
 8007f00:	4610      	mov	r0, r2
 8007f02:	f7fe fc34 	bl	800676e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8007f78 <xTaskIncrementTick+0x168>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d3b8      	bcc.n	8007e86 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007f14:	2301      	movs	r3, #1
 8007f16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f18:	e7b5      	b.n	8007e86 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f1a:	4b17      	ldr	r3, [pc, #92]	@ (8007f78 <xTaskIncrementTick+0x168>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f20:	4914      	ldr	r1, [pc, #80]	@ (8007f74 <xTaskIncrementTick+0x164>)
 8007f22:	4613      	mov	r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4413      	add	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	440b      	add	r3, r1
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d901      	bls.n	8007f36 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007f32:	2301      	movs	r3, #1
 8007f34:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007f36:	4b11      	ldr	r3, [pc, #68]	@ (8007f7c <xTaskIncrementTick+0x16c>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d007      	beq.n	8007f4e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	e004      	b.n	8007f4e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007f44:	4b0e      	ldr	r3, [pc, #56]	@ (8007f80 <xTaskIncrementTick+0x170>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8007f80 <xTaskIncrementTick+0x170>)
 8007f4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007f4e:	697b      	ldr	r3, [r7, #20]
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3718      	adds	r7, #24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	20001410 	.word	0x20001410
 8007f5c:	200013ec 	.word	0x200013ec
 8007f60:	200013a0 	.word	0x200013a0
 8007f64:	200013a4 	.word	0x200013a4
 8007f68:	20001400 	.word	0x20001400
 8007f6c:	20001408 	.word	0x20001408
 8007f70:	200013f0 	.word	0x200013f0
 8007f74:	20000f18 	.word	0x20000f18
 8007f78:	20000f14 	.word	0x20000f14
 8007f7c:	200013fc 	.word	0x200013fc
 8007f80:	200013f8 	.word	0x200013f8

08007f84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f84:	b480      	push	{r7}
 8007f86:	b085      	sub	sp, #20
 8007f88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8008038 <vTaskSwitchContext+0xb4>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d003      	beq.n	8007f9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f92:	4b2a      	ldr	r3, [pc, #168]	@ (800803c <vTaskSwitchContext+0xb8>)
 8007f94:	2201      	movs	r2, #1
 8007f96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f98:	e047      	b.n	800802a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007f9a:	4b28      	ldr	r3, [pc, #160]	@ (800803c <vTaskSwitchContext+0xb8>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fa0:	4b27      	ldr	r3, [pc, #156]	@ (8008040 <vTaskSwitchContext+0xbc>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	60fb      	str	r3, [r7, #12]
 8007fa6:	e011      	b.n	8007fcc <vTaskSwitchContext+0x48>
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10b      	bne.n	8007fc6 <vTaskSwitchContext+0x42>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	607b      	str	r3, [r7, #4]
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	e7fd      	b.n	8007fc2 <vTaskSwitchContext+0x3e>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	60fb      	str	r3, [r7, #12]
 8007fcc:	491d      	ldr	r1, [pc, #116]	@ (8008044 <vTaskSwitchContext+0xc0>)
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	440b      	add	r3, r1
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d0e3      	beq.n	8007fa8 <vTaskSwitchContext+0x24>
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	4a16      	ldr	r2, [pc, #88]	@ (8008044 <vTaskSwitchContext+0xc0>)
 8007fec:	4413      	add	r3, r2
 8007fee:	60bb      	str	r3, [r7, #8]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	605a      	str	r2, [r3, #4]
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	3308      	adds	r3, #8
 8008002:	429a      	cmp	r2, r3
 8008004:	d104      	bne.n	8008010 <vTaskSwitchContext+0x8c>
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	685a      	ldr	r2, [r3, #4]
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	605a      	str	r2, [r3, #4]
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	4a0c      	ldr	r2, [pc, #48]	@ (8008048 <vTaskSwitchContext+0xc4>)
 8008018:	6013      	str	r3, [r2, #0]
 800801a:	4a09      	ldr	r2, [pc, #36]	@ (8008040 <vTaskSwitchContext+0xbc>)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008020:	4b09      	ldr	r3, [pc, #36]	@ (8008048 <vTaskSwitchContext+0xc4>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3354      	adds	r3, #84	@ 0x54
 8008026:	4a09      	ldr	r2, [pc, #36]	@ (800804c <vTaskSwitchContext+0xc8>)
 8008028:	6013      	str	r3, [r2, #0]
}
 800802a:	bf00      	nop
 800802c:	3714      	adds	r7, #20
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop
 8008038:	20001410 	.word	0x20001410
 800803c:	200013fc 	.word	0x200013fc
 8008040:	200013f0 	.word	0x200013f0
 8008044:	20000f18 	.word	0x20000f18
 8008048:	20000f14 	.word	0x20000f14
 800804c:	2000019c 	.word	0x2000019c

08008050 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10b      	bne.n	8008078 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008064:	f383 8811 	msr	BASEPRI, r3
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	60fb      	str	r3, [r7, #12]
}
 8008072:	bf00      	nop
 8008074:	bf00      	nop
 8008076:	e7fd      	b.n	8008074 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008078:	4b07      	ldr	r3, [pc, #28]	@ (8008098 <vTaskPlaceOnEventList+0x48>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	3318      	adds	r3, #24
 800807e:	4619      	mov	r1, r3
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7fe fb98 	bl	80067b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008086:	2101      	movs	r1, #1
 8008088:	6838      	ldr	r0, [r7, #0]
 800808a:	f000 fb97 	bl	80087bc <prvAddCurrentTaskToDelayedList>
}
 800808e:	bf00      	nop
 8008090:	3710      	adds	r7, #16
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop
 8008098:	20000f14 	.word	0x20000f14

0800809c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800809c:	b580      	push	{r7, lr}
 800809e:	b086      	sub	sp, #24
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d10b      	bne.n	80080c6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80080ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b2:	f383 8811 	msr	BASEPRI, r3
 80080b6:	f3bf 8f6f 	isb	sy
 80080ba:	f3bf 8f4f 	dsb	sy
 80080be:	617b      	str	r3, [r7, #20]
}
 80080c0:	bf00      	nop
 80080c2:	bf00      	nop
 80080c4:	e7fd      	b.n	80080c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080c6:	4b0a      	ldr	r3, [pc, #40]	@ (80080f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3318      	adds	r3, #24
 80080cc:	4619      	mov	r1, r3
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f7fe fb4d 	bl	800676e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d002      	beq.n	80080e0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80080da:	f04f 33ff 	mov.w	r3, #4294967295
 80080de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	68b8      	ldr	r0, [r7, #8]
 80080e4:	f000 fb6a 	bl	80087bc <prvAddCurrentTaskToDelayedList>
	}
 80080e8:	bf00      	nop
 80080ea:	3718      	adds	r7, #24
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20000f14 	.word	0x20000f14

080080f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10b      	bne.n	8008122 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	60fb      	str	r3, [r7, #12]
}
 800811c:	bf00      	nop
 800811e:	bf00      	nop
 8008120:	e7fd      	b.n	800811e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	3318      	adds	r3, #24
 8008126:	4618      	mov	r0, r3
 8008128:	f7fe fb7e 	bl	8006828 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800812c:	4b1d      	ldr	r3, [pc, #116]	@ (80081a4 <xTaskRemoveFromEventList+0xb0>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d11d      	bne.n	8008170 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	3304      	adds	r3, #4
 8008138:	4618      	mov	r0, r3
 800813a:	f7fe fb75 	bl	8006828 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008142:	4b19      	ldr	r3, [pc, #100]	@ (80081a8 <xTaskRemoveFromEventList+0xb4>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	429a      	cmp	r2, r3
 8008148:	d903      	bls.n	8008152 <xTaskRemoveFromEventList+0x5e>
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814e:	4a16      	ldr	r2, [pc, #88]	@ (80081a8 <xTaskRemoveFromEventList+0xb4>)
 8008150:	6013      	str	r3, [r2, #0]
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008156:	4613      	mov	r3, r2
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4a13      	ldr	r2, [pc, #76]	@ (80081ac <xTaskRemoveFromEventList+0xb8>)
 8008160:	441a      	add	r2, r3
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	3304      	adds	r3, #4
 8008166:	4619      	mov	r1, r3
 8008168:	4610      	mov	r0, r2
 800816a:	f7fe fb00 	bl	800676e <vListInsertEnd>
 800816e:	e005      	b.n	800817c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	3318      	adds	r3, #24
 8008174:	4619      	mov	r1, r3
 8008176:	480e      	ldr	r0, [pc, #56]	@ (80081b0 <xTaskRemoveFromEventList+0xbc>)
 8008178:	f7fe faf9 	bl	800676e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008180:	4b0c      	ldr	r3, [pc, #48]	@ (80081b4 <xTaskRemoveFromEventList+0xc0>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008186:	429a      	cmp	r2, r3
 8008188:	d905      	bls.n	8008196 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800818a:	2301      	movs	r3, #1
 800818c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800818e:	4b0a      	ldr	r3, [pc, #40]	@ (80081b8 <xTaskRemoveFromEventList+0xc4>)
 8008190:	2201      	movs	r2, #1
 8008192:	601a      	str	r2, [r3, #0]
 8008194:	e001      	b.n	800819a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008196:	2300      	movs	r3, #0
 8008198:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800819a:	697b      	ldr	r3, [r7, #20]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	20001410 	.word	0x20001410
 80081a8:	200013f0 	.word	0x200013f0
 80081ac:	20000f18 	.word	0x20000f18
 80081b0:	200013a8 	.word	0x200013a8
 80081b4:	20000f14 	.word	0x20000f14
 80081b8:	200013fc 	.word	0x200013fc

080081bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80081c4:	4b06      	ldr	r3, [pc, #24]	@ (80081e0 <vTaskInternalSetTimeOutState+0x24>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80081cc:	4b05      	ldr	r3, [pc, #20]	@ (80081e4 <vTaskInternalSetTimeOutState+0x28>)
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	605a      	str	r2, [r3, #4]
}
 80081d4:	bf00      	nop
 80081d6:	370c      	adds	r7, #12
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	20001400 	.word	0x20001400
 80081e4:	200013ec 	.word	0x200013ec

080081e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b088      	sub	sp, #32
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10b      	bne.n	8008210 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fc:	f383 8811 	msr	BASEPRI, r3
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	f3bf 8f4f 	dsb	sy
 8008208:	613b      	str	r3, [r7, #16]
}
 800820a:	bf00      	nop
 800820c:	bf00      	nop
 800820e:	e7fd      	b.n	800820c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10b      	bne.n	800822e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	60fb      	str	r3, [r7, #12]
}
 8008228:	bf00      	nop
 800822a:	bf00      	nop
 800822c:	e7fd      	b.n	800822a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800822e:	f000 ffa3 	bl	8009178 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008232:	4b1d      	ldr	r3, [pc, #116]	@ (80082a8 <xTaskCheckForTimeOut+0xc0>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	69ba      	ldr	r2, [r7, #24]
 800823e:	1ad3      	subs	r3, r2, r3
 8008240:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824a:	d102      	bne.n	8008252 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800824c:	2300      	movs	r3, #0
 800824e:	61fb      	str	r3, [r7, #28]
 8008250:	e023      	b.n	800829a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	4b15      	ldr	r3, [pc, #84]	@ (80082ac <xTaskCheckForTimeOut+0xc4>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	429a      	cmp	r2, r3
 800825c:	d007      	beq.n	800826e <xTaskCheckForTimeOut+0x86>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	429a      	cmp	r2, r3
 8008266:	d302      	bcc.n	800826e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008268:	2301      	movs	r3, #1
 800826a:	61fb      	str	r3, [r7, #28]
 800826c:	e015      	b.n	800829a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	697a      	ldr	r2, [r7, #20]
 8008274:	429a      	cmp	r2, r3
 8008276:	d20b      	bcs.n	8008290 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	1ad2      	subs	r2, r2, r3
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f7ff ff99 	bl	80081bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800828a:	2300      	movs	r3, #0
 800828c:	61fb      	str	r3, [r7, #28]
 800828e:	e004      	b.n	800829a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	2200      	movs	r2, #0
 8008294:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008296:	2301      	movs	r3, #1
 8008298:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800829a:	f000 ff9f 	bl	80091dc <vPortExitCritical>

	return xReturn;
 800829e:	69fb      	ldr	r3, [r7, #28]
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3720      	adds	r7, #32
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	200013ec 	.word	0x200013ec
 80082ac:	20001400 	.word	0x20001400

080082b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80082b0:	b480      	push	{r7}
 80082b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80082b4:	4b03      	ldr	r3, [pc, #12]	@ (80082c4 <vTaskMissedYield+0x14>)
 80082b6:	2201      	movs	r2, #1
 80082b8:	601a      	str	r2, [r3, #0]
}
 80082ba:	bf00      	nop
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr
 80082c4:	200013fc 	.word	0x200013fc

080082c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80082d0:	f000 f852 	bl	8008378 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80082d4:	4b06      	ldr	r3, [pc, #24]	@ (80082f0 <prvIdleTask+0x28>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d9f9      	bls.n	80082d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80082dc:	4b05      	ldr	r3, [pc, #20]	@ (80082f4 <prvIdleTask+0x2c>)
 80082de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082e2:	601a      	str	r2, [r3, #0]
 80082e4:	f3bf 8f4f 	dsb	sy
 80082e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80082ec:	e7f0      	b.n	80082d0 <prvIdleTask+0x8>
 80082ee:	bf00      	nop
 80082f0:	20000f18 	.word	0x20000f18
 80082f4:	e000ed04 	.word	0xe000ed04

080082f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082fe:	2300      	movs	r3, #0
 8008300:	607b      	str	r3, [r7, #4]
 8008302:	e00c      	b.n	800831e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	4613      	mov	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	4413      	add	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	4a12      	ldr	r2, [pc, #72]	@ (8008358 <prvInitialiseTaskLists+0x60>)
 8008310:	4413      	add	r3, r2
 8008312:	4618      	mov	r0, r3
 8008314:	f7fe f9fe 	bl	8006714 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3301      	adds	r3, #1
 800831c:	607b      	str	r3, [r7, #4]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2b37      	cmp	r3, #55	@ 0x37
 8008322:	d9ef      	bls.n	8008304 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008324:	480d      	ldr	r0, [pc, #52]	@ (800835c <prvInitialiseTaskLists+0x64>)
 8008326:	f7fe f9f5 	bl	8006714 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800832a:	480d      	ldr	r0, [pc, #52]	@ (8008360 <prvInitialiseTaskLists+0x68>)
 800832c:	f7fe f9f2 	bl	8006714 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008330:	480c      	ldr	r0, [pc, #48]	@ (8008364 <prvInitialiseTaskLists+0x6c>)
 8008332:	f7fe f9ef 	bl	8006714 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008336:	480c      	ldr	r0, [pc, #48]	@ (8008368 <prvInitialiseTaskLists+0x70>)
 8008338:	f7fe f9ec 	bl	8006714 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800833c:	480b      	ldr	r0, [pc, #44]	@ (800836c <prvInitialiseTaskLists+0x74>)
 800833e:	f7fe f9e9 	bl	8006714 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008342:	4b0b      	ldr	r3, [pc, #44]	@ (8008370 <prvInitialiseTaskLists+0x78>)
 8008344:	4a05      	ldr	r2, [pc, #20]	@ (800835c <prvInitialiseTaskLists+0x64>)
 8008346:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008348:	4b0a      	ldr	r3, [pc, #40]	@ (8008374 <prvInitialiseTaskLists+0x7c>)
 800834a:	4a05      	ldr	r2, [pc, #20]	@ (8008360 <prvInitialiseTaskLists+0x68>)
 800834c:	601a      	str	r2, [r3, #0]
}
 800834e:	bf00      	nop
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	20000f18 	.word	0x20000f18
 800835c:	20001378 	.word	0x20001378
 8008360:	2000138c 	.word	0x2000138c
 8008364:	200013a8 	.word	0x200013a8
 8008368:	200013bc 	.word	0x200013bc
 800836c:	200013d4 	.word	0x200013d4
 8008370:	200013a0 	.word	0x200013a0
 8008374:	200013a4 	.word	0x200013a4

08008378 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b082      	sub	sp, #8
 800837c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800837e:	e019      	b.n	80083b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008380:	f000 fefa 	bl	8009178 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008384:	4b10      	ldr	r3, [pc, #64]	@ (80083c8 <prvCheckTasksWaitingTermination+0x50>)
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	3304      	adds	r3, #4
 8008390:	4618      	mov	r0, r3
 8008392:	f7fe fa49 	bl	8006828 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008396:	4b0d      	ldr	r3, [pc, #52]	@ (80083cc <prvCheckTasksWaitingTermination+0x54>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	3b01      	subs	r3, #1
 800839c:	4a0b      	ldr	r2, [pc, #44]	@ (80083cc <prvCheckTasksWaitingTermination+0x54>)
 800839e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083a0:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <prvCheckTasksWaitingTermination+0x58>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	4a0a      	ldr	r2, [pc, #40]	@ (80083d0 <prvCheckTasksWaitingTermination+0x58>)
 80083a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083aa:	f000 ff17 	bl	80091dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f810 	bl	80083d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083b4:	4b06      	ldr	r3, [pc, #24]	@ (80083d0 <prvCheckTasksWaitingTermination+0x58>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d1e1      	bne.n	8008380 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80083bc:	bf00      	nop
 80083be:	bf00      	nop
 80083c0:	3708      	adds	r7, #8
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	200013bc 	.word	0x200013bc
 80083cc:	200013e8 	.word	0x200013e8
 80083d0:	200013d0 	.word	0x200013d0

080083d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	3354      	adds	r3, #84	@ 0x54
 80083e0:	4618      	mov	r0, r3
 80083e2:	f003 f8ef 	bl	800b5c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d108      	bne.n	8008402 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f4:	4618      	mov	r0, r3
 80083f6:	f001 f8af 	bl	8009558 <vPortFree>
				vPortFree( pxTCB );
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f001 f8ac 	bl	8009558 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008400:	e019      	b.n	8008436 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008408:	2b01      	cmp	r3, #1
 800840a:	d103      	bne.n	8008414 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f001 f8a3 	bl	8009558 <vPortFree>
	}
 8008412:	e010      	b.n	8008436 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800841a:	2b02      	cmp	r3, #2
 800841c:	d00b      	beq.n	8008436 <prvDeleteTCB+0x62>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	60fb      	str	r3, [r7, #12]
}
 8008430:	bf00      	nop
 8008432:	bf00      	nop
 8008434:	e7fd      	b.n	8008432 <prvDeleteTCB+0x5e>
	}
 8008436:	bf00      	nop
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
	...

08008440 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008446:	4b0c      	ldr	r3, [pc, #48]	@ (8008478 <prvResetNextTaskUnblockTime+0x38>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d104      	bne.n	800845a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008450:	4b0a      	ldr	r3, [pc, #40]	@ (800847c <prvResetNextTaskUnblockTime+0x3c>)
 8008452:	f04f 32ff 	mov.w	r2, #4294967295
 8008456:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008458:	e008      	b.n	800846c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800845a:	4b07      	ldr	r3, [pc, #28]	@ (8008478 <prvResetNextTaskUnblockTime+0x38>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	4a04      	ldr	r2, [pc, #16]	@ (800847c <prvResetNextTaskUnblockTime+0x3c>)
 800846a:	6013      	str	r3, [r2, #0]
}
 800846c:	bf00      	nop
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	200013a0 	.word	0x200013a0
 800847c:	20001408 	.word	0x20001408

08008480 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008486:	4b05      	ldr	r3, [pc, #20]	@ (800849c <xTaskGetCurrentTaskHandle+0x1c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800848c:	687b      	ldr	r3, [r7, #4]
	}
 800848e:	4618      	mov	r0, r3
 8008490:	370c      	adds	r7, #12
 8008492:	46bd      	mov	sp, r7
 8008494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	20000f14 	.word	0x20000f14

080084a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80084a6:	4b0b      	ldr	r3, [pc, #44]	@ (80084d4 <xTaskGetSchedulerState+0x34>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d102      	bne.n	80084b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80084ae:	2301      	movs	r3, #1
 80084b0:	607b      	str	r3, [r7, #4]
 80084b2:	e008      	b.n	80084c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084b4:	4b08      	ldr	r3, [pc, #32]	@ (80084d8 <xTaskGetSchedulerState+0x38>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d102      	bne.n	80084c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80084bc:	2302      	movs	r3, #2
 80084be:	607b      	str	r3, [r7, #4]
 80084c0:	e001      	b.n	80084c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80084c2:	2300      	movs	r3, #0
 80084c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80084c6:	687b      	ldr	r3, [r7, #4]
	}
 80084c8:	4618      	mov	r0, r3
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr
 80084d4:	200013f4 	.word	0x200013f4
 80084d8:	20001410 	.word	0x20001410

080084dc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80084e8:	2300      	movs	r3, #0
 80084ea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d051      	beq.n	8008596 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084f6:	4b2a      	ldr	r3, [pc, #168]	@ (80085a0 <xTaskPriorityInherit+0xc4>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d241      	bcs.n	8008584 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	699b      	ldr	r3, [r3, #24]
 8008504:	2b00      	cmp	r3, #0
 8008506:	db06      	blt.n	8008516 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008508:	4b25      	ldr	r3, [pc, #148]	@ (80085a0 <xTaskPriorityInherit+0xc4>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800850e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	6959      	ldr	r1, [r3, #20]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800851e:	4613      	mov	r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	4413      	add	r3, r2
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	4a1f      	ldr	r2, [pc, #124]	@ (80085a4 <xTaskPriorityInherit+0xc8>)
 8008528:	4413      	add	r3, r2
 800852a:	4299      	cmp	r1, r3
 800852c:	d122      	bne.n	8008574 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	3304      	adds	r3, #4
 8008532:	4618      	mov	r0, r3
 8008534:	f7fe f978 	bl	8006828 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008538:	4b19      	ldr	r3, [pc, #100]	@ (80085a0 <xTaskPriorityInherit+0xc4>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008546:	4b18      	ldr	r3, [pc, #96]	@ (80085a8 <xTaskPriorityInherit+0xcc>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	429a      	cmp	r2, r3
 800854c:	d903      	bls.n	8008556 <xTaskPriorityInherit+0x7a>
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008552:	4a15      	ldr	r2, [pc, #84]	@ (80085a8 <xTaskPriorityInherit+0xcc>)
 8008554:	6013      	str	r3, [r2, #0]
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800855a:	4613      	mov	r3, r2
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	4413      	add	r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	4a10      	ldr	r2, [pc, #64]	@ (80085a4 <xTaskPriorityInherit+0xc8>)
 8008564:	441a      	add	r2, r3
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	3304      	adds	r3, #4
 800856a:	4619      	mov	r1, r3
 800856c:	4610      	mov	r0, r2
 800856e:	f7fe f8fe 	bl	800676e <vListInsertEnd>
 8008572:	e004      	b.n	800857e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008574:	4b0a      	ldr	r3, [pc, #40]	@ (80085a0 <xTaskPriorityInherit+0xc4>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800857e:	2301      	movs	r3, #1
 8008580:	60fb      	str	r3, [r7, #12]
 8008582:	e008      	b.n	8008596 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008588:	4b05      	ldr	r3, [pc, #20]	@ (80085a0 <xTaskPriorityInherit+0xc4>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800858e:	429a      	cmp	r2, r3
 8008590:	d201      	bcs.n	8008596 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008592:	2301      	movs	r3, #1
 8008594:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008596:	68fb      	ldr	r3, [r7, #12]
	}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	20000f14 	.word	0x20000f14
 80085a4:	20000f18 	.word	0x20000f18
 80085a8:	200013f0 	.word	0x200013f0

080085ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80085b8:	2300      	movs	r3, #0
 80085ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d058      	beq.n	8008674 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80085c2:	4b2f      	ldr	r3, [pc, #188]	@ (8008680 <xTaskPriorityDisinherit+0xd4>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	693a      	ldr	r2, [r7, #16]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d00b      	beq.n	80085e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80085cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d0:	f383 8811 	msr	BASEPRI, r3
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	60fb      	str	r3, [r7, #12]
}
 80085de:	bf00      	nop
 80085e0:	bf00      	nop
 80085e2:	e7fd      	b.n	80085e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10b      	bne.n	8008604 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80085ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	60bb      	str	r3, [r7, #8]
}
 80085fe:	bf00      	nop
 8008600:	bf00      	nop
 8008602:	e7fd      	b.n	8008600 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008608:	1e5a      	subs	r2, r3, #1
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008616:	429a      	cmp	r2, r3
 8008618:	d02c      	beq.n	8008674 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800861e:	2b00      	cmp	r3, #0
 8008620:	d128      	bne.n	8008674 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	3304      	adds	r3, #4
 8008626:	4618      	mov	r0, r3
 8008628:	f7fe f8fe 	bl	8006828 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008638:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008644:	4b0f      	ldr	r3, [pc, #60]	@ (8008684 <xTaskPriorityDisinherit+0xd8>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	429a      	cmp	r2, r3
 800864a:	d903      	bls.n	8008654 <xTaskPriorityDisinherit+0xa8>
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008650:	4a0c      	ldr	r2, [pc, #48]	@ (8008684 <xTaskPriorityDisinherit+0xd8>)
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008658:	4613      	mov	r3, r2
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	4413      	add	r3, r2
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	4a09      	ldr	r2, [pc, #36]	@ (8008688 <xTaskPriorityDisinherit+0xdc>)
 8008662:	441a      	add	r2, r3
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	3304      	adds	r3, #4
 8008668:	4619      	mov	r1, r3
 800866a:	4610      	mov	r0, r2
 800866c:	f7fe f87f 	bl	800676e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008670:	2301      	movs	r3, #1
 8008672:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008674:	697b      	ldr	r3, [r7, #20]
	}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	20000f14 	.word	0x20000f14
 8008684:	200013f0 	.word	0x200013f0
 8008688:	20000f18 	.word	0x20000f18

0800868c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800868c:	b580      	push	{r7, lr}
 800868e:	b088      	sub	sp, #32
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800869a:	2301      	movs	r3, #1
 800869c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d06c      	beq.n	800877e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d10b      	bne.n	80086c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80086ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b0:	f383 8811 	msr	BASEPRI, r3
 80086b4:	f3bf 8f6f 	isb	sy
 80086b8:	f3bf 8f4f 	dsb	sy
 80086bc:	60fb      	str	r3, [r7, #12]
}
 80086be:	bf00      	nop
 80086c0:	bf00      	nop
 80086c2:	e7fd      	b.n	80086c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086c8:	683a      	ldr	r2, [r7, #0]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d902      	bls.n	80086d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	61fb      	str	r3, [r7, #28]
 80086d2:	e002      	b.n	80086da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80086d4:	69bb      	ldr	r3, [r7, #24]
 80086d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086de:	69fa      	ldr	r2, [r7, #28]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d04c      	beq.n	800877e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d147      	bne.n	800877e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80086ee:	4b26      	ldr	r3, [pc, #152]	@ (8008788 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	69ba      	ldr	r2, [r7, #24]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d10b      	bne.n	8008710 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80086f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fc:	f383 8811 	msr	BASEPRI, r3
 8008700:	f3bf 8f6f 	isb	sy
 8008704:	f3bf 8f4f 	dsb	sy
 8008708:	60bb      	str	r3, [r7, #8]
}
 800870a:	bf00      	nop
 800870c:	bf00      	nop
 800870e:	e7fd      	b.n	800870c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008714:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	69fa      	ldr	r2, [r7, #28]
 800871a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	699b      	ldr	r3, [r3, #24]
 8008720:	2b00      	cmp	r3, #0
 8008722:	db04      	blt.n	800872e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008724:	69fb      	ldr	r3, [r7, #28]
 8008726:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800872e:	69bb      	ldr	r3, [r7, #24]
 8008730:	6959      	ldr	r1, [r3, #20]
 8008732:	693a      	ldr	r2, [r7, #16]
 8008734:	4613      	mov	r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4413      	add	r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	4a13      	ldr	r2, [pc, #76]	@ (800878c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800873e:	4413      	add	r3, r2
 8008740:	4299      	cmp	r1, r3
 8008742:	d11c      	bne.n	800877e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	3304      	adds	r3, #4
 8008748:	4618      	mov	r0, r3
 800874a:	f7fe f86d 	bl	8006828 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008752:	4b0f      	ldr	r3, [pc, #60]	@ (8008790 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	429a      	cmp	r2, r3
 8008758:	d903      	bls.n	8008762 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875e:	4a0c      	ldr	r2, [pc, #48]	@ (8008790 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008760:	6013      	str	r3, [r2, #0]
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008766:	4613      	mov	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4a07      	ldr	r2, [pc, #28]	@ (800878c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008770:	441a      	add	r2, r3
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	3304      	adds	r3, #4
 8008776:	4619      	mov	r1, r3
 8008778:	4610      	mov	r0, r2
 800877a:	f7fd fff8 	bl	800676e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800877e:	bf00      	nop
 8008780:	3720      	adds	r7, #32
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	20000f14 	.word	0x20000f14
 800878c:	20000f18 	.word	0x20000f18
 8008790:	200013f0 	.word	0x200013f0

08008794 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008794:	b480      	push	{r7}
 8008796:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008798:	4b07      	ldr	r3, [pc, #28]	@ (80087b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d004      	beq.n	80087aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80087a0:	4b05      	ldr	r3, [pc, #20]	@ (80087b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087a6:	3201      	adds	r2, #1
 80087a8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80087aa:	4b03      	ldr	r3, [pc, #12]	@ (80087b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80087ac:	681b      	ldr	r3, [r3, #0]
	}
 80087ae:	4618      	mov	r0, r3
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr
 80087b8:	20000f14 	.word	0x20000f14

080087bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80087c6:	4b21      	ldr	r3, [pc, #132]	@ (800884c <prvAddCurrentTaskToDelayedList+0x90>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087cc:	4b20      	ldr	r3, [pc, #128]	@ (8008850 <prvAddCurrentTaskToDelayedList+0x94>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	3304      	adds	r3, #4
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7fe f828 	bl	8006828 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087de:	d10a      	bne.n	80087f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d007      	beq.n	80087f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087e6:	4b1a      	ldr	r3, [pc, #104]	@ (8008850 <prvAddCurrentTaskToDelayedList+0x94>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4619      	mov	r1, r3
 80087ee:	4819      	ldr	r0, [pc, #100]	@ (8008854 <prvAddCurrentTaskToDelayedList+0x98>)
 80087f0:	f7fd ffbd 	bl	800676e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80087f4:	e026      	b.n	8008844 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80087f6:	68fa      	ldr	r2, [r7, #12]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4413      	add	r3, r2
 80087fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087fe:	4b14      	ldr	r3, [pc, #80]	@ (8008850 <prvAddCurrentTaskToDelayedList+0x94>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	68ba      	ldr	r2, [r7, #8]
 8008804:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008806:	68ba      	ldr	r2, [r7, #8]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	429a      	cmp	r2, r3
 800880c:	d209      	bcs.n	8008822 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800880e:	4b12      	ldr	r3, [pc, #72]	@ (8008858 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	4b0f      	ldr	r3, [pc, #60]	@ (8008850 <prvAddCurrentTaskToDelayedList+0x94>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	3304      	adds	r3, #4
 8008818:	4619      	mov	r1, r3
 800881a:	4610      	mov	r0, r2
 800881c:	f7fd ffcb 	bl	80067b6 <vListInsert>
}
 8008820:	e010      	b.n	8008844 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008822:	4b0e      	ldr	r3, [pc, #56]	@ (800885c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	4b0a      	ldr	r3, [pc, #40]	@ (8008850 <prvAddCurrentTaskToDelayedList+0x94>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3304      	adds	r3, #4
 800882c:	4619      	mov	r1, r3
 800882e:	4610      	mov	r0, r2
 8008830:	f7fd ffc1 	bl	80067b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008834:	4b0a      	ldr	r3, [pc, #40]	@ (8008860 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68ba      	ldr	r2, [r7, #8]
 800883a:	429a      	cmp	r2, r3
 800883c:	d202      	bcs.n	8008844 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800883e:	4a08      	ldr	r2, [pc, #32]	@ (8008860 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	6013      	str	r3, [r2, #0]
}
 8008844:	bf00      	nop
 8008846:	3710      	adds	r7, #16
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}
 800884c:	200013ec 	.word	0x200013ec
 8008850:	20000f14 	.word	0x20000f14
 8008854:	200013d4 	.word	0x200013d4
 8008858:	200013a4 	.word	0x200013a4
 800885c:	200013a0 	.word	0x200013a0
 8008860:	20001408 	.word	0x20001408

08008864 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b08a      	sub	sp, #40	@ 0x28
 8008868:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800886a:	2300      	movs	r3, #0
 800886c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800886e:	f000 fb13 	bl	8008e98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008872:	4b1d      	ldr	r3, [pc, #116]	@ (80088e8 <xTimerCreateTimerTask+0x84>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d021      	beq.n	80088be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800887a:	2300      	movs	r3, #0
 800887c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800887e:	2300      	movs	r3, #0
 8008880:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008882:	1d3a      	adds	r2, r7, #4
 8008884:	f107 0108 	add.w	r1, r7, #8
 8008888:	f107 030c 	add.w	r3, r7, #12
 800888c:	4618      	mov	r0, r3
 800888e:	f7fd ff27 	bl	80066e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008892:	6879      	ldr	r1, [r7, #4]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	68fa      	ldr	r2, [r7, #12]
 8008898:	9202      	str	r2, [sp, #8]
 800889a:	9301      	str	r3, [sp, #4]
 800889c:	2302      	movs	r3, #2
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	2300      	movs	r3, #0
 80088a2:	460a      	mov	r2, r1
 80088a4:	4911      	ldr	r1, [pc, #68]	@ (80088ec <xTimerCreateTimerTask+0x88>)
 80088a6:	4812      	ldr	r0, [pc, #72]	@ (80088f0 <xTimerCreateTimerTask+0x8c>)
 80088a8:	f7fe ff80 	bl	80077ac <xTaskCreateStatic>
 80088ac:	4603      	mov	r3, r0
 80088ae:	4a11      	ldr	r2, [pc, #68]	@ (80088f4 <xTimerCreateTimerTask+0x90>)
 80088b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80088b2:	4b10      	ldr	r3, [pc, #64]	@ (80088f4 <xTimerCreateTimerTask+0x90>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d001      	beq.n	80088be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80088ba:	2301      	movs	r3, #1
 80088bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d10b      	bne.n	80088dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80088c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c8:	f383 8811 	msr	BASEPRI, r3
 80088cc:	f3bf 8f6f 	isb	sy
 80088d0:	f3bf 8f4f 	dsb	sy
 80088d4:	613b      	str	r3, [r7, #16]
}
 80088d6:	bf00      	nop
 80088d8:	bf00      	nop
 80088da:	e7fd      	b.n	80088d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80088dc:	697b      	ldr	r3, [r7, #20]
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	20001444 	.word	0x20001444
 80088ec:	08012da4 	.word	0x08012da4
 80088f0:	08008a31 	.word	0x08008a31
 80088f4:	20001448 	.word	0x20001448

080088f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b08a      	sub	sp, #40	@ 0x28
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	607a      	str	r2, [r7, #4]
 8008904:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008906:	2300      	movs	r3, #0
 8008908:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d10b      	bne.n	8008928 <xTimerGenericCommand+0x30>
	__asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008914:	f383 8811 	msr	BASEPRI, r3
 8008918:	f3bf 8f6f 	isb	sy
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	623b      	str	r3, [r7, #32]
}
 8008922:	bf00      	nop
 8008924:	bf00      	nop
 8008926:	e7fd      	b.n	8008924 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008928:	4b19      	ldr	r3, [pc, #100]	@ (8008990 <xTimerGenericCommand+0x98>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d02a      	beq.n	8008986 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	2b05      	cmp	r3, #5
 8008940:	dc18      	bgt.n	8008974 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008942:	f7ff fdad 	bl	80084a0 <xTaskGetSchedulerState>
 8008946:	4603      	mov	r3, r0
 8008948:	2b02      	cmp	r3, #2
 800894a:	d109      	bne.n	8008960 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800894c:	4b10      	ldr	r3, [pc, #64]	@ (8008990 <xTimerGenericCommand+0x98>)
 800894e:	6818      	ldr	r0, [r3, #0]
 8008950:	f107 0110 	add.w	r1, r7, #16
 8008954:	2300      	movs	r3, #0
 8008956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008958:	f7fe f98e 	bl	8006c78 <xQueueGenericSend>
 800895c:	6278      	str	r0, [r7, #36]	@ 0x24
 800895e:	e012      	b.n	8008986 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008960:	4b0b      	ldr	r3, [pc, #44]	@ (8008990 <xTimerGenericCommand+0x98>)
 8008962:	6818      	ldr	r0, [r3, #0]
 8008964:	f107 0110 	add.w	r1, r7, #16
 8008968:	2300      	movs	r3, #0
 800896a:	2200      	movs	r2, #0
 800896c:	f7fe f984 	bl	8006c78 <xQueueGenericSend>
 8008970:	6278      	str	r0, [r7, #36]	@ 0x24
 8008972:	e008      	b.n	8008986 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008974:	4b06      	ldr	r3, [pc, #24]	@ (8008990 <xTimerGenericCommand+0x98>)
 8008976:	6818      	ldr	r0, [r3, #0]
 8008978:	f107 0110 	add.w	r1, r7, #16
 800897c:	2300      	movs	r3, #0
 800897e:	683a      	ldr	r2, [r7, #0]
 8008980:	f7fe fa7c 	bl	8006e7c <xQueueGenericSendFromISR>
 8008984:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008988:	4618      	mov	r0, r3
 800898a:	3728      	adds	r7, #40	@ 0x28
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}
 8008990:	20001444 	.word	0x20001444

08008994 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b088      	sub	sp, #32
 8008998:	af02      	add	r7, sp, #8
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800899e:	4b23      	ldr	r3, [pc, #140]	@ (8008a2c <prvProcessExpiredTimer+0x98>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68db      	ldr	r3, [r3, #12]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	3304      	adds	r3, #4
 80089ac:	4618      	mov	r0, r3
 80089ae:	f7fd ff3b 	bl	8006828 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089b8:	f003 0304 	and.w	r3, r3, #4
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d023      	beq.n	8008a08 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	699a      	ldr	r2, [r3, #24]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	18d1      	adds	r1, r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	683a      	ldr	r2, [r7, #0]
 80089cc:	6978      	ldr	r0, [r7, #20]
 80089ce:	f000 f8d5 	bl	8008b7c <prvInsertTimerInActiveList>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d020      	beq.n	8008a1a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80089d8:	2300      	movs	r3, #0
 80089da:	9300      	str	r3, [sp, #0]
 80089dc:	2300      	movs	r3, #0
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	2100      	movs	r1, #0
 80089e2:	6978      	ldr	r0, [r7, #20]
 80089e4:	f7ff ff88 	bl	80088f8 <xTimerGenericCommand>
 80089e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d114      	bne.n	8008a1a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80089f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f4:	f383 8811 	msr	BASEPRI, r3
 80089f8:	f3bf 8f6f 	isb	sy
 80089fc:	f3bf 8f4f 	dsb	sy
 8008a00:	60fb      	str	r3, [r7, #12]
}
 8008a02:	bf00      	nop
 8008a04:	bf00      	nop
 8008a06:	e7fd      	b.n	8008a04 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a0e:	f023 0301 	bic.w	r3, r3, #1
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	6a1b      	ldr	r3, [r3, #32]
 8008a1e:	6978      	ldr	r0, [r7, #20]
 8008a20:	4798      	blx	r3
}
 8008a22:	bf00      	nop
 8008a24:	3718      	adds	r7, #24
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	2000143c 	.word	0x2000143c

08008a30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a38:	f107 0308 	add.w	r3, r7, #8
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f000 f859 	bl	8008af4 <prvGetNextExpireTime>
 8008a42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	4619      	mov	r1, r3
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f000 f805 	bl	8008a58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008a4e:	f000 f8d7 	bl	8008c00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a52:	bf00      	nop
 8008a54:	e7f0      	b.n	8008a38 <prvTimerTask+0x8>
	...

08008a58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008a62:	f7ff f907 	bl	8007c74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a66:	f107 0308 	add.w	r3, r7, #8
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f000 f866 	bl	8008b3c <prvSampleTimeNow>
 8008a70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d130      	bne.n	8008ada <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10a      	bne.n	8008a94 <prvProcessTimerOrBlockTask+0x3c>
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d806      	bhi.n	8008a94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008a86:	f7ff f903 	bl	8007c90 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008a8a:	68f9      	ldr	r1, [r7, #12]
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f7ff ff81 	bl	8008994 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008a92:	e024      	b.n	8008ade <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d008      	beq.n	8008aac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008a9a:	4b13      	ldr	r3, [pc, #76]	@ (8008ae8 <prvProcessTimerOrBlockTask+0x90>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d101      	bne.n	8008aa8 <prvProcessTimerOrBlockTask+0x50>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e000      	b.n	8008aaa <prvProcessTimerOrBlockTask+0x52>
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008aac:	4b0f      	ldr	r3, [pc, #60]	@ (8008aec <prvProcessTimerOrBlockTask+0x94>)
 8008aae:	6818      	ldr	r0, [r3, #0]
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	1ad3      	subs	r3, r2, r3
 8008ab6:	683a      	ldr	r2, [r7, #0]
 8008ab8:	4619      	mov	r1, r3
 8008aba:	f7fe fe43 	bl	8007744 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008abe:	f7ff f8e7 	bl	8007c90 <xTaskResumeAll>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10a      	bne.n	8008ade <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008ac8:	4b09      	ldr	r3, [pc, #36]	@ (8008af0 <prvProcessTimerOrBlockTask+0x98>)
 8008aca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ace:	601a      	str	r2, [r3, #0]
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	f3bf 8f6f 	isb	sy
}
 8008ad8:	e001      	b.n	8008ade <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008ada:	f7ff f8d9 	bl	8007c90 <xTaskResumeAll>
}
 8008ade:	bf00      	nop
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20001440 	.word	0x20001440
 8008aec:	20001444 	.word	0x20001444
 8008af0:	e000ed04 	.word	0xe000ed04

08008af4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008afc:	4b0e      	ldr	r3, [pc, #56]	@ (8008b38 <prvGetNextExpireTime+0x44>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d101      	bne.n	8008b0a <prvGetNextExpireTime+0x16>
 8008b06:	2201      	movs	r2, #1
 8008b08:	e000      	b.n	8008b0c <prvGetNextExpireTime+0x18>
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d105      	bne.n	8008b24 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b18:	4b07      	ldr	r3, [pc, #28]	@ (8008b38 <prvGetNextExpireTime+0x44>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	60fb      	str	r3, [r7, #12]
 8008b22:	e001      	b.n	8008b28 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008b24:	2300      	movs	r3, #0
 8008b26:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008b28:	68fb      	ldr	r3, [r7, #12]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3714      	adds	r7, #20
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop
 8008b38:	2000143c 	.word	0x2000143c

08008b3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008b44:	f7ff f942 	bl	8007dcc <xTaskGetTickCount>
 8008b48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b78 <prvSampleTimeNow+0x3c>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d205      	bcs.n	8008b60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008b54:	f000 f93a 	bl	8008dcc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	601a      	str	r2, [r3, #0]
 8008b5e:	e002      	b.n	8008b66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008b66:	4a04      	ldr	r2, [pc, #16]	@ (8008b78 <prvSampleTimeNow+0x3c>)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
 8008b76:	bf00      	nop
 8008b78:	2000144c 	.word	0x2000144c

08008b7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
 8008b88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	68ba      	ldr	r2, [r7, #8]
 8008b92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d812      	bhi.n	8008bc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	1ad2      	subs	r2, r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d302      	bcc.n	8008bb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	e01b      	b.n	8008bee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008bb6:	4b10      	ldr	r3, [pc, #64]	@ (8008bf8 <prvInsertTimerInActiveList+0x7c>)
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	4610      	mov	r0, r2
 8008bc2:	f7fd fdf8 	bl	80067b6 <vListInsert>
 8008bc6:	e012      	b.n	8008bee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d206      	bcs.n	8008bde <prvInsertTimerInActiveList+0x62>
 8008bd0:	68ba      	ldr	r2, [r7, #8]
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d302      	bcc.n	8008bde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	617b      	str	r3, [r7, #20]
 8008bdc:	e007      	b.n	8008bee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008bde:	4b07      	ldr	r3, [pc, #28]	@ (8008bfc <prvInsertTimerInActiveList+0x80>)
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	3304      	adds	r3, #4
 8008be6:	4619      	mov	r1, r3
 8008be8:	4610      	mov	r0, r2
 8008bea:	f7fd fde4 	bl	80067b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008bee:	697b      	ldr	r3, [r7, #20]
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3718      	adds	r7, #24
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}
 8008bf8:	20001440 	.word	0x20001440
 8008bfc:	2000143c 	.word	0x2000143c

08008c00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b08e      	sub	sp, #56	@ 0x38
 8008c04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c06:	e0ce      	b.n	8008da6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	da19      	bge.n	8008c42 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008c0e:	1d3b      	adds	r3, r7, #4
 8008c10:	3304      	adds	r3, #4
 8008c12:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10b      	bne.n	8008c32 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	61fb      	str	r3, [r7, #28]
}
 8008c2c:	bf00      	nop
 8008c2e:	bf00      	nop
 8008c30:	e7fd      	b.n	8008c2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c38:	6850      	ldr	r0, [r2, #4]
 8008c3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c3c:	6892      	ldr	r2, [r2, #8]
 8008c3e:	4611      	mov	r1, r2
 8008c40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f2c0 80ae 	blt.w	8008da6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d004      	beq.n	8008c60 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c58:	3304      	adds	r3, #4
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fd fde4 	bl	8006828 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c60:	463b      	mov	r3, r7
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7ff ff6a 	bl	8008b3c <prvSampleTimeNow>
 8008c68:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2b09      	cmp	r3, #9
 8008c6e:	f200 8097 	bhi.w	8008da0 <prvProcessReceivedCommands+0x1a0>
 8008c72:	a201      	add	r2, pc, #4	@ (adr r2, 8008c78 <prvProcessReceivedCommands+0x78>)
 8008c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c78:	08008ca1 	.word	0x08008ca1
 8008c7c:	08008ca1 	.word	0x08008ca1
 8008c80:	08008ca1 	.word	0x08008ca1
 8008c84:	08008d17 	.word	0x08008d17
 8008c88:	08008d2b 	.word	0x08008d2b
 8008c8c:	08008d77 	.word	0x08008d77
 8008c90:	08008ca1 	.word	0x08008ca1
 8008c94:	08008ca1 	.word	0x08008ca1
 8008c98:	08008d17 	.word	0x08008d17
 8008c9c:	08008d2b 	.word	0x08008d2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ca6:	f043 0301 	orr.w	r3, r3, #1
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb6:	699b      	ldr	r3, [r3, #24]
 8008cb8:	18d1      	adds	r1, r2, r3
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cc0:	f7ff ff5c 	bl	8008b7c <prvInsertTimerInActiveList>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d06c      	beq.n	8008da4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cd0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d061      	beq.n	8008da4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce4:	699b      	ldr	r3, [r3, #24]
 8008ce6:	441a      	add	r2, r3
 8008ce8:	2300      	movs	r3, #0
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	2300      	movs	r3, #0
 8008cee:	2100      	movs	r1, #0
 8008cf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cf2:	f7ff fe01 	bl	80088f8 <xTimerGenericCommand>
 8008cf6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008cf8:	6a3b      	ldr	r3, [r7, #32]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d152      	bne.n	8008da4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	61bb      	str	r3, [r7, #24]
}
 8008d10:	bf00      	nop
 8008d12:	bf00      	nop
 8008d14:	e7fd      	b.n	8008d12 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d1c:	f023 0301 	bic.w	r3, r3, #1
 8008d20:	b2da      	uxtb	r2, r3
 8008d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008d28:	e03d      	b.n	8008da6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d30:	f043 0301 	orr.w	r3, r3, #1
 8008d34:	b2da      	uxtb	r2, r3
 8008d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008d3c:	68ba      	ldr	r2, [r7, #8]
 8008d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d44:	699b      	ldr	r3, [r3, #24]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d10b      	bne.n	8008d62 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4e:	f383 8811 	msr	BASEPRI, r3
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	617b      	str	r3, [r7, #20]
}
 8008d5c:	bf00      	nop
 8008d5e:	bf00      	nop
 8008d60:	e7fd      	b.n	8008d5e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d64:	699a      	ldr	r2, [r3, #24]
 8008d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d68:	18d1      	adds	r1, r2, r3
 8008d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d70:	f7ff ff04 	bl	8008b7c <prvInsertTimerInActiveList>
					break;
 8008d74:	e017      	b.n	8008da6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d7c:	f003 0302 	and.w	r3, r3, #2
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d103      	bne.n	8008d8c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008d84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d86:	f000 fbe7 	bl	8009558 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008d8a:	e00c      	b.n	8008da6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d92:	f023 0301 	bic.w	r3, r3, #1
 8008d96:	b2da      	uxtb	r2, r3
 8008d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008d9e:	e002      	b.n	8008da6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008da0:	bf00      	nop
 8008da2:	e000      	b.n	8008da6 <prvProcessReceivedCommands+0x1a6>
					break;
 8008da4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008da6:	4b08      	ldr	r3, [pc, #32]	@ (8008dc8 <prvProcessReceivedCommands+0x1c8>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	1d39      	adds	r1, r7, #4
 8008dac:	2200      	movs	r2, #0
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fe f902 	bl	8006fb8 <xQueueReceive>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f47f af26 	bne.w	8008c08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008dbc:	bf00      	nop
 8008dbe:	bf00      	nop
 8008dc0:	3730      	adds	r7, #48	@ 0x30
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	20001444 	.word	0x20001444

08008dcc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b088      	sub	sp, #32
 8008dd0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008dd2:	e049      	b.n	8008e68 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008dd4:	4b2e      	ldr	r3, [pc, #184]	@ (8008e90 <prvSwitchTimerLists+0xc4>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dde:	4b2c      	ldr	r3, [pc, #176]	@ (8008e90 <prvSwitchTimerLists+0xc4>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	68db      	ldr	r3, [r3, #12]
 8008de6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	3304      	adds	r3, #4
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7fd fd1b 	bl	8006828 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6a1b      	ldr	r3, [r3, #32]
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e00:	f003 0304 	and.w	r3, r3, #4
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d02f      	beq.n	8008e68 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	699b      	ldr	r3, [r3, #24]
 8008e0c:	693a      	ldr	r2, [r7, #16]
 8008e0e:	4413      	add	r3, r2
 8008e10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d90e      	bls.n	8008e38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	68fa      	ldr	r2, [r7, #12]
 8008e24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e26:	4b1a      	ldr	r3, [pc, #104]	@ (8008e90 <prvSwitchTimerLists+0xc4>)
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	4619      	mov	r1, r3
 8008e30:	4610      	mov	r0, r2
 8008e32:	f7fd fcc0 	bl	80067b6 <vListInsert>
 8008e36:	e017      	b.n	8008e68 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e38:	2300      	movs	r3, #0
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	2100      	movs	r1, #0
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f7ff fd58 	bl	80088f8 <xTimerGenericCommand>
 8008e48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10b      	bne.n	8008e68 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	603b      	str	r3, [r7, #0]
}
 8008e62:	bf00      	nop
 8008e64:	bf00      	nop
 8008e66:	e7fd      	b.n	8008e64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e68:	4b09      	ldr	r3, [pc, #36]	@ (8008e90 <prvSwitchTimerLists+0xc4>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1b0      	bne.n	8008dd4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008e72:	4b07      	ldr	r3, [pc, #28]	@ (8008e90 <prvSwitchTimerLists+0xc4>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008e78:	4b06      	ldr	r3, [pc, #24]	@ (8008e94 <prvSwitchTimerLists+0xc8>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a04      	ldr	r2, [pc, #16]	@ (8008e90 <prvSwitchTimerLists+0xc4>)
 8008e7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008e80:	4a04      	ldr	r2, [pc, #16]	@ (8008e94 <prvSwitchTimerLists+0xc8>)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	6013      	str	r3, [r2, #0]
}
 8008e86:	bf00      	nop
 8008e88:	3718      	adds	r7, #24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	2000143c 	.word	0x2000143c
 8008e94:	20001440 	.word	0x20001440

08008e98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008e9e:	f000 f96b 	bl	8009178 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008ea2:	4b15      	ldr	r3, [pc, #84]	@ (8008ef8 <prvCheckForValidListAndQueue+0x60>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d120      	bne.n	8008eec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008eaa:	4814      	ldr	r0, [pc, #80]	@ (8008efc <prvCheckForValidListAndQueue+0x64>)
 8008eac:	f7fd fc32 	bl	8006714 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008eb0:	4813      	ldr	r0, [pc, #76]	@ (8008f00 <prvCheckForValidListAndQueue+0x68>)
 8008eb2:	f7fd fc2f 	bl	8006714 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008eb6:	4b13      	ldr	r3, [pc, #76]	@ (8008f04 <prvCheckForValidListAndQueue+0x6c>)
 8008eb8:	4a10      	ldr	r2, [pc, #64]	@ (8008efc <prvCheckForValidListAndQueue+0x64>)
 8008eba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008ebc:	4b12      	ldr	r3, [pc, #72]	@ (8008f08 <prvCheckForValidListAndQueue+0x70>)
 8008ebe:	4a10      	ldr	r2, [pc, #64]	@ (8008f00 <prvCheckForValidListAndQueue+0x68>)
 8008ec0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	9300      	str	r3, [sp, #0]
 8008ec6:	4b11      	ldr	r3, [pc, #68]	@ (8008f0c <prvCheckForValidListAndQueue+0x74>)
 8008ec8:	4a11      	ldr	r2, [pc, #68]	@ (8008f10 <prvCheckForValidListAndQueue+0x78>)
 8008eca:	2110      	movs	r1, #16
 8008ecc:	200a      	movs	r0, #10
 8008ece:	f7fd fd3f 	bl	8006950 <xQueueGenericCreateStatic>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	4a08      	ldr	r2, [pc, #32]	@ (8008ef8 <prvCheckForValidListAndQueue+0x60>)
 8008ed6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008ed8:	4b07      	ldr	r3, [pc, #28]	@ (8008ef8 <prvCheckForValidListAndQueue+0x60>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d005      	beq.n	8008eec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008ee0:	4b05      	ldr	r3, [pc, #20]	@ (8008ef8 <prvCheckForValidListAndQueue+0x60>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	490b      	ldr	r1, [pc, #44]	@ (8008f14 <prvCheckForValidListAndQueue+0x7c>)
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fc02 	bl	80076f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008eec:	f000 f976 	bl	80091dc <vPortExitCritical>
}
 8008ef0:	bf00      	nop
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	20001444 	.word	0x20001444
 8008efc:	20001414 	.word	0x20001414
 8008f00:	20001428 	.word	0x20001428
 8008f04:	2000143c 	.word	0x2000143c
 8008f08:	20001440 	.word	0x20001440
 8008f0c:	200014f0 	.word	0x200014f0
 8008f10:	20001450 	.word	0x20001450
 8008f14:	08012dac 	.word	0x08012dac

08008f18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	3b04      	subs	r3, #4
 8008f28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008f30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	3b04      	subs	r3, #4
 8008f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	f023 0201 	bic.w	r2, r3, #1
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	3b04      	subs	r3, #4
 8008f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008f48:	4a0c      	ldr	r2, [pc, #48]	@ (8008f7c <pxPortInitialiseStack+0x64>)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	3b14      	subs	r3, #20
 8008f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	3b04      	subs	r3, #4
 8008f5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f06f 0202 	mvn.w	r2, #2
 8008f66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	3b20      	subs	r3, #32
 8008f6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3714      	adds	r7, #20
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr
 8008f7c:	08008f81 	.word	0x08008f81

08008f80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008f86:	2300      	movs	r3, #0
 8008f88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008f8a:	4b13      	ldr	r3, [pc, #76]	@ (8008fd8 <prvTaskExitError+0x58>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f92:	d00b      	beq.n	8008fac <prvTaskExitError+0x2c>
	__asm volatile
 8008f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	60fb      	str	r3, [r7, #12]
}
 8008fa6:	bf00      	nop
 8008fa8:	bf00      	nop
 8008faa:	e7fd      	b.n	8008fa8 <prvTaskExitError+0x28>
	__asm volatile
 8008fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb0:	f383 8811 	msr	BASEPRI, r3
 8008fb4:	f3bf 8f6f 	isb	sy
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	60bb      	str	r3, [r7, #8]
}
 8008fbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008fc0:	bf00      	nop
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d0fc      	beq.n	8008fc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008fc8:	bf00      	nop
 8008fca:	bf00      	nop
 8008fcc:	3714      	adds	r7, #20
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	20000020 	.word	0x20000020
 8008fdc:	00000000 	.word	0x00000000

08008fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008fe0:	4b07      	ldr	r3, [pc, #28]	@ (8009000 <pxCurrentTCBConst2>)
 8008fe2:	6819      	ldr	r1, [r3, #0]
 8008fe4:	6808      	ldr	r0, [r1, #0]
 8008fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fea:	f380 8809 	msr	PSP, r0
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f04f 0000 	mov.w	r0, #0
 8008ff6:	f380 8811 	msr	BASEPRI, r0
 8008ffa:	4770      	bx	lr
 8008ffc:	f3af 8000 	nop.w

08009000 <pxCurrentTCBConst2>:
 8009000:	20000f14 	.word	0x20000f14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009004:	bf00      	nop
 8009006:	bf00      	nop

08009008 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009008:	4808      	ldr	r0, [pc, #32]	@ (800902c <prvPortStartFirstTask+0x24>)
 800900a:	6800      	ldr	r0, [r0, #0]
 800900c:	6800      	ldr	r0, [r0, #0]
 800900e:	f380 8808 	msr	MSP, r0
 8009012:	f04f 0000 	mov.w	r0, #0
 8009016:	f380 8814 	msr	CONTROL, r0
 800901a:	b662      	cpsie	i
 800901c:	b661      	cpsie	f
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	df00      	svc	0
 8009028:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800902a:	bf00      	nop
 800902c:	e000ed08 	.word	0xe000ed08

08009030 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009036:	4b47      	ldr	r3, [pc, #284]	@ (8009154 <xPortStartScheduler+0x124>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a47      	ldr	r2, [pc, #284]	@ (8009158 <xPortStartScheduler+0x128>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d10b      	bne.n	8009058 <xPortStartScheduler+0x28>
	__asm volatile
 8009040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009044:	f383 8811 	msr	BASEPRI, r3
 8009048:	f3bf 8f6f 	isb	sy
 800904c:	f3bf 8f4f 	dsb	sy
 8009050:	60fb      	str	r3, [r7, #12]
}
 8009052:	bf00      	nop
 8009054:	bf00      	nop
 8009056:	e7fd      	b.n	8009054 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009058:	4b3e      	ldr	r3, [pc, #248]	@ (8009154 <xPortStartScheduler+0x124>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a3f      	ldr	r2, [pc, #252]	@ (800915c <xPortStartScheduler+0x12c>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d10b      	bne.n	800907a <xPortStartScheduler+0x4a>
	__asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	613b      	str	r3, [r7, #16]
}
 8009074:	bf00      	nop
 8009076:	bf00      	nop
 8009078:	e7fd      	b.n	8009076 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800907a:	4b39      	ldr	r3, [pc, #228]	@ (8009160 <xPortStartScheduler+0x130>)
 800907c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	b2db      	uxtb	r3, r3
 8009084:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	22ff      	movs	r2, #255	@ 0xff
 800908a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	781b      	ldrb	r3, [r3, #0]
 8009090:	b2db      	uxtb	r3, r3
 8009092:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009094:	78fb      	ldrb	r3, [r7, #3]
 8009096:	b2db      	uxtb	r3, r3
 8009098:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800909c:	b2da      	uxtb	r2, r3
 800909e:	4b31      	ldr	r3, [pc, #196]	@ (8009164 <xPortStartScheduler+0x134>)
 80090a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80090a2:	4b31      	ldr	r3, [pc, #196]	@ (8009168 <xPortStartScheduler+0x138>)
 80090a4:	2207      	movs	r2, #7
 80090a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80090a8:	e009      	b.n	80090be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80090aa:	4b2f      	ldr	r3, [pc, #188]	@ (8009168 <xPortStartScheduler+0x138>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3b01      	subs	r3, #1
 80090b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009168 <xPortStartScheduler+0x138>)
 80090b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	005b      	lsls	r3, r3, #1
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80090be:	78fb      	ldrb	r3, [r7, #3]
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090c6:	2b80      	cmp	r3, #128	@ 0x80
 80090c8:	d0ef      	beq.n	80090aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80090ca:	4b27      	ldr	r3, [pc, #156]	@ (8009168 <xPortStartScheduler+0x138>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f1c3 0307 	rsb	r3, r3, #7
 80090d2:	2b04      	cmp	r3, #4
 80090d4:	d00b      	beq.n	80090ee <xPortStartScheduler+0xbe>
	__asm volatile
 80090d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090da:	f383 8811 	msr	BASEPRI, r3
 80090de:	f3bf 8f6f 	isb	sy
 80090e2:	f3bf 8f4f 	dsb	sy
 80090e6:	60bb      	str	r3, [r7, #8]
}
 80090e8:	bf00      	nop
 80090ea:	bf00      	nop
 80090ec:	e7fd      	b.n	80090ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80090ee:	4b1e      	ldr	r3, [pc, #120]	@ (8009168 <xPortStartScheduler+0x138>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	021b      	lsls	r3, r3, #8
 80090f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009168 <xPortStartScheduler+0x138>)
 80090f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80090f8:	4b1b      	ldr	r3, [pc, #108]	@ (8009168 <xPortStartScheduler+0x138>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009100:	4a19      	ldr	r2, [pc, #100]	@ (8009168 <xPortStartScheduler+0x138>)
 8009102:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	b2da      	uxtb	r2, r3
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800910c:	4b17      	ldr	r3, [pc, #92]	@ (800916c <xPortStartScheduler+0x13c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a16      	ldr	r2, [pc, #88]	@ (800916c <xPortStartScheduler+0x13c>)
 8009112:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009116:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009118:	4b14      	ldr	r3, [pc, #80]	@ (800916c <xPortStartScheduler+0x13c>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4a13      	ldr	r2, [pc, #76]	@ (800916c <xPortStartScheduler+0x13c>)
 800911e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009122:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009124:	f000 f8da 	bl	80092dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009128:	4b11      	ldr	r3, [pc, #68]	@ (8009170 <xPortStartScheduler+0x140>)
 800912a:	2200      	movs	r2, #0
 800912c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800912e:	f000 f8f9 	bl	8009324 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009132:	4b10      	ldr	r3, [pc, #64]	@ (8009174 <xPortStartScheduler+0x144>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a0f      	ldr	r2, [pc, #60]	@ (8009174 <xPortStartScheduler+0x144>)
 8009138:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800913c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800913e:	f7ff ff63 	bl	8009008 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009142:	f7fe ff1f 	bl	8007f84 <vTaskSwitchContext>
	prvTaskExitError();
 8009146:	f7ff ff1b 	bl	8008f80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3718      	adds	r7, #24
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	e000ed00 	.word	0xe000ed00
 8009158:	410fc271 	.word	0x410fc271
 800915c:	410fc270 	.word	0x410fc270
 8009160:	e000e400 	.word	0xe000e400
 8009164:	20001540 	.word	0x20001540
 8009168:	20001544 	.word	0x20001544
 800916c:	e000ed20 	.word	0xe000ed20
 8009170:	20000020 	.word	0x20000020
 8009174:	e000ef34 	.word	0xe000ef34

08009178 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	607b      	str	r3, [r7, #4]
}
 8009190:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009192:	4b10      	ldr	r3, [pc, #64]	@ (80091d4 <vPortEnterCritical+0x5c>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	3301      	adds	r3, #1
 8009198:	4a0e      	ldr	r2, [pc, #56]	@ (80091d4 <vPortEnterCritical+0x5c>)
 800919a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800919c:	4b0d      	ldr	r3, [pc, #52]	@ (80091d4 <vPortEnterCritical+0x5c>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d110      	bne.n	80091c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80091a4:	4b0c      	ldr	r3, [pc, #48]	@ (80091d8 <vPortEnterCritical+0x60>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00b      	beq.n	80091c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	603b      	str	r3, [r7, #0]
}
 80091c0:	bf00      	nop
 80091c2:	bf00      	nop
 80091c4:	e7fd      	b.n	80091c2 <vPortEnterCritical+0x4a>
	}
}
 80091c6:	bf00      	nop
 80091c8:	370c      	adds	r7, #12
 80091ca:	46bd      	mov	sp, r7
 80091cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d0:	4770      	bx	lr
 80091d2:	bf00      	nop
 80091d4:	20000020 	.word	0x20000020
 80091d8:	e000ed04 	.word	0xe000ed04

080091dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80091e2:	4b12      	ldr	r3, [pc, #72]	@ (800922c <vPortExitCritical+0x50>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d10b      	bne.n	8009202 <vPortExitCritical+0x26>
	__asm volatile
 80091ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ee:	f383 8811 	msr	BASEPRI, r3
 80091f2:	f3bf 8f6f 	isb	sy
 80091f6:	f3bf 8f4f 	dsb	sy
 80091fa:	607b      	str	r3, [r7, #4]
}
 80091fc:	bf00      	nop
 80091fe:	bf00      	nop
 8009200:	e7fd      	b.n	80091fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009202:	4b0a      	ldr	r3, [pc, #40]	@ (800922c <vPortExitCritical+0x50>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	3b01      	subs	r3, #1
 8009208:	4a08      	ldr	r2, [pc, #32]	@ (800922c <vPortExitCritical+0x50>)
 800920a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800920c:	4b07      	ldr	r3, [pc, #28]	@ (800922c <vPortExitCritical+0x50>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d105      	bne.n	8009220 <vPortExitCritical+0x44>
 8009214:	2300      	movs	r3, #0
 8009216:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	f383 8811 	msr	BASEPRI, r3
}
 800921e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009220:	bf00      	nop
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	20000020 	.word	0x20000020

08009230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009230:	f3ef 8009 	mrs	r0, PSP
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	4b15      	ldr	r3, [pc, #84]	@ (8009290 <pxCurrentTCBConst>)
 800923a:	681a      	ldr	r2, [r3, #0]
 800923c:	f01e 0f10 	tst.w	lr, #16
 8009240:	bf08      	it	eq
 8009242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924a:	6010      	str	r0, [r2, #0]
 800924c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009250:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009254:	f380 8811 	msr	BASEPRI, r0
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	f3bf 8f6f 	isb	sy
 8009260:	f7fe fe90 	bl	8007f84 <vTaskSwitchContext>
 8009264:	f04f 0000 	mov.w	r0, #0
 8009268:	f380 8811 	msr	BASEPRI, r0
 800926c:	bc09      	pop	{r0, r3}
 800926e:	6819      	ldr	r1, [r3, #0]
 8009270:	6808      	ldr	r0, [r1, #0]
 8009272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009276:	f01e 0f10 	tst.w	lr, #16
 800927a:	bf08      	it	eq
 800927c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009280:	f380 8809 	msr	PSP, r0
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	f3af 8000 	nop.w

08009290 <pxCurrentTCBConst>:
 8009290:	20000f14 	.word	0x20000f14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009294:	bf00      	nop
 8009296:	bf00      	nop

08009298 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b082      	sub	sp, #8
 800929c:	af00      	add	r7, sp, #0
	__asm volatile
 800929e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a2:	f383 8811 	msr	BASEPRI, r3
 80092a6:	f3bf 8f6f 	isb	sy
 80092aa:	f3bf 8f4f 	dsb	sy
 80092ae:	607b      	str	r3, [r7, #4]
}
 80092b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80092b2:	f7fe fdad 	bl	8007e10 <xTaskIncrementTick>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d003      	beq.n	80092c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80092bc:	4b06      	ldr	r3, [pc, #24]	@ (80092d8 <xPortSysTickHandler+0x40>)
 80092be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092c2:	601a      	str	r2, [r3, #0]
 80092c4:	2300      	movs	r3, #0
 80092c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	f383 8811 	msr	BASEPRI, r3
}
 80092ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80092d0:	bf00      	nop
 80092d2:	3708      	adds	r7, #8
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	e000ed04 	.word	0xe000ed04

080092dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80092dc:	b480      	push	{r7}
 80092de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80092e0:	4b0b      	ldr	r3, [pc, #44]	@ (8009310 <vPortSetupTimerInterrupt+0x34>)
 80092e2:	2200      	movs	r2, #0
 80092e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80092e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009314 <vPortSetupTimerInterrupt+0x38>)
 80092e8:	2200      	movs	r2, #0
 80092ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80092ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009318 <vPortSetupTimerInterrupt+0x3c>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a0a      	ldr	r2, [pc, #40]	@ (800931c <vPortSetupTimerInterrupt+0x40>)
 80092f2:	fba2 2303 	umull	r2, r3, r2, r3
 80092f6:	099b      	lsrs	r3, r3, #6
 80092f8:	4a09      	ldr	r2, [pc, #36]	@ (8009320 <vPortSetupTimerInterrupt+0x44>)
 80092fa:	3b01      	subs	r3, #1
 80092fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80092fe:	4b04      	ldr	r3, [pc, #16]	@ (8009310 <vPortSetupTimerInterrupt+0x34>)
 8009300:	2207      	movs	r2, #7
 8009302:	601a      	str	r2, [r3, #0]
}
 8009304:	bf00      	nop
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	e000e010 	.word	0xe000e010
 8009314:	e000e018 	.word	0xe000e018
 8009318:	20000014 	.word	0x20000014
 800931c:	10624dd3 	.word	0x10624dd3
 8009320:	e000e014 	.word	0xe000e014

08009324 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009324:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009334 <vPortEnableVFP+0x10>
 8009328:	6801      	ldr	r1, [r0, #0]
 800932a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800932e:	6001      	str	r1, [r0, #0]
 8009330:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009332:	bf00      	nop
 8009334:	e000ed88 	.word	0xe000ed88

08009338 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800933e:	f3ef 8305 	mrs	r3, IPSR
 8009342:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2b0f      	cmp	r3, #15
 8009348:	d915      	bls.n	8009376 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800934a:	4a18      	ldr	r2, [pc, #96]	@ (80093ac <vPortValidateInterruptPriority+0x74>)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	4413      	add	r3, r2
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009354:	4b16      	ldr	r3, [pc, #88]	@ (80093b0 <vPortValidateInterruptPriority+0x78>)
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	7afa      	ldrb	r2, [r7, #11]
 800935a:	429a      	cmp	r2, r3
 800935c:	d20b      	bcs.n	8009376 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800935e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	607b      	str	r3, [r7, #4]
}
 8009370:	bf00      	nop
 8009372:	bf00      	nop
 8009374:	e7fd      	b.n	8009372 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009376:	4b0f      	ldr	r3, [pc, #60]	@ (80093b4 <vPortValidateInterruptPriority+0x7c>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800937e:	4b0e      	ldr	r3, [pc, #56]	@ (80093b8 <vPortValidateInterruptPriority+0x80>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	429a      	cmp	r2, r3
 8009384:	d90b      	bls.n	800939e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800938a:	f383 8811 	msr	BASEPRI, r3
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f3bf 8f4f 	dsb	sy
 8009396:	603b      	str	r3, [r7, #0]
}
 8009398:	bf00      	nop
 800939a:	bf00      	nop
 800939c:	e7fd      	b.n	800939a <vPortValidateInterruptPriority+0x62>
	}
 800939e:	bf00      	nop
 80093a0:	3714      	adds	r7, #20
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	e000e3f0 	.word	0xe000e3f0
 80093b0:	20001540 	.word	0x20001540
 80093b4:	e000ed0c 	.word	0xe000ed0c
 80093b8:	20001544 	.word	0x20001544

080093bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b08a      	sub	sp, #40	@ 0x28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80093c4:	2300      	movs	r3, #0
 80093c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80093c8:	f7fe fc54 	bl	8007c74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80093cc:	4b5c      	ldr	r3, [pc, #368]	@ (8009540 <pvPortMalloc+0x184>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d101      	bne.n	80093d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80093d4:	f000 f924 	bl	8009620 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80093d8:	4b5a      	ldr	r3, [pc, #360]	@ (8009544 <pvPortMalloc+0x188>)
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4013      	ands	r3, r2
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f040 8095 	bne.w	8009510 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d01e      	beq.n	800942a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80093ec:	2208      	movs	r2, #8
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4413      	add	r3, r2
 80093f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f003 0307 	and.w	r3, r3, #7
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d015      	beq.n	800942a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f023 0307 	bic.w	r3, r3, #7
 8009404:	3308      	adds	r3, #8
 8009406:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f003 0307 	and.w	r3, r3, #7
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00b      	beq.n	800942a <pvPortMalloc+0x6e>
	__asm volatile
 8009412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009416:	f383 8811 	msr	BASEPRI, r3
 800941a:	f3bf 8f6f 	isb	sy
 800941e:	f3bf 8f4f 	dsb	sy
 8009422:	617b      	str	r3, [r7, #20]
}
 8009424:	bf00      	nop
 8009426:	bf00      	nop
 8009428:	e7fd      	b.n	8009426 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d06f      	beq.n	8009510 <pvPortMalloc+0x154>
 8009430:	4b45      	ldr	r3, [pc, #276]	@ (8009548 <pvPortMalloc+0x18c>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	429a      	cmp	r2, r3
 8009438:	d86a      	bhi.n	8009510 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800943a:	4b44      	ldr	r3, [pc, #272]	@ (800954c <pvPortMalloc+0x190>)
 800943c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800943e:	4b43      	ldr	r3, [pc, #268]	@ (800954c <pvPortMalloc+0x190>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009444:	e004      	b.n	8009450 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009448:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800944a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	429a      	cmp	r2, r3
 8009458:	d903      	bls.n	8009462 <pvPortMalloc+0xa6>
 800945a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1f1      	bne.n	8009446 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009462:	4b37      	ldr	r3, [pc, #220]	@ (8009540 <pvPortMalloc+0x184>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009468:	429a      	cmp	r2, r3
 800946a:	d051      	beq.n	8009510 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2208      	movs	r2, #8
 8009472:	4413      	add	r3, r2
 8009474:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009480:	685a      	ldr	r2, [r3, #4]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	1ad2      	subs	r2, r2, r3
 8009486:	2308      	movs	r3, #8
 8009488:	005b      	lsls	r3, r3, #1
 800948a:	429a      	cmp	r2, r3
 800948c:	d920      	bls.n	80094d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800948e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4413      	add	r3, r2
 8009494:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009496:	69bb      	ldr	r3, [r7, #24]
 8009498:	f003 0307 	and.w	r3, r3, #7
 800949c:	2b00      	cmp	r3, #0
 800949e:	d00b      	beq.n	80094b8 <pvPortMalloc+0xfc>
	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	613b      	str	r3, [r7, #16]
}
 80094b2:	bf00      	nop
 80094b4:	bf00      	nop
 80094b6:	e7fd      	b.n	80094b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80094b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ba:	685a      	ldr	r2, [r3, #4]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	1ad2      	subs	r2, r2, r3
 80094c0:	69bb      	ldr	r3, [r7, #24]
 80094c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80094c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c6:	687a      	ldr	r2, [r7, #4]
 80094c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80094ca:	69b8      	ldr	r0, [r7, #24]
 80094cc:	f000 f90a 	bl	80096e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80094d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009548 <pvPortMalloc+0x18c>)
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	1ad3      	subs	r3, r2, r3
 80094da:	4a1b      	ldr	r2, [pc, #108]	@ (8009548 <pvPortMalloc+0x18c>)
 80094dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80094de:	4b1a      	ldr	r3, [pc, #104]	@ (8009548 <pvPortMalloc+0x18c>)
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009550 <pvPortMalloc+0x194>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d203      	bcs.n	80094f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80094ea:	4b17      	ldr	r3, [pc, #92]	@ (8009548 <pvPortMalloc+0x18c>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a18      	ldr	r2, [pc, #96]	@ (8009550 <pvPortMalloc+0x194>)
 80094f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80094f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	4b13      	ldr	r3, [pc, #76]	@ (8009544 <pvPortMalloc+0x188>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	431a      	orrs	r2, r3
 80094fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009502:	2200      	movs	r2, #0
 8009504:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009506:	4b13      	ldr	r3, [pc, #76]	@ (8009554 <pvPortMalloc+0x198>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	3301      	adds	r3, #1
 800950c:	4a11      	ldr	r2, [pc, #68]	@ (8009554 <pvPortMalloc+0x198>)
 800950e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009510:	f7fe fbbe 	bl	8007c90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00b      	beq.n	8009536 <pvPortMalloc+0x17a>
	__asm volatile
 800951e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009522:	f383 8811 	msr	BASEPRI, r3
 8009526:	f3bf 8f6f 	isb	sy
 800952a:	f3bf 8f4f 	dsb	sy
 800952e:	60fb      	str	r3, [r7, #12]
}
 8009530:	bf00      	nop
 8009532:	bf00      	nop
 8009534:	e7fd      	b.n	8009532 <pvPortMalloc+0x176>
	return pvReturn;
 8009536:	69fb      	ldr	r3, [r7, #28]
}
 8009538:	4618      	mov	r0, r3
 800953a:	3728      	adds	r7, #40	@ 0x28
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}
 8009540:	20005150 	.word	0x20005150
 8009544:	20005164 	.word	0x20005164
 8009548:	20005154 	.word	0x20005154
 800954c:	20005148 	.word	0x20005148
 8009550:	20005158 	.word	0x20005158
 8009554:	2000515c 	.word	0x2000515c

08009558 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d04f      	beq.n	800960a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800956a:	2308      	movs	r3, #8
 800956c:	425b      	negs	r3, r3
 800956e:	697a      	ldr	r2, [r7, #20]
 8009570:	4413      	add	r3, r2
 8009572:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	685a      	ldr	r2, [r3, #4]
 800957c:	4b25      	ldr	r3, [pc, #148]	@ (8009614 <vPortFree+0xbc>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4013      	ands	r3, r2
 8009582:	2b00      	cmp	r3, #0
 8009584:	d10b      	bne.n	800959e <vPortFree+0x46>
	__asm volatile
 8009586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800958a:	f383 8811 	msr	BASEPRI, r3
 800958e:	f3bf 8f6f 	isb	sy
 8009592:	f3bf 8f4f 	dsb	sy
 8009596:	60fb      	str	r3, [r7, #12]
}
 8009598:	bf00      	nop
 800959a:	bf00      	nop
 800959c:	e7fd      	b.n	800959a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00b      	beq.n	80095be <vPortFree+0x66>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	60bb      	str	r3, [r7, #8]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	685a      	ldr	r2, [r3, #4]
 80095c2:	4b14      	ldr	r3, [pc, #80]	@ (8009614 <vPortFree+0xbc>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4013      	ands	r3, r2
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d01e      	beq.n	800960a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d11a      	bne.n	800960a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009614 <vPortFree+0xbc>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	43db      	mvns	r3, r3
 80095de:	401a      	ands	r2, r3
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80095e4:	f7fe fb46 	bl	8007c74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	685a      	ldr	r2, [r3, #4]
 80095ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009618 <vPortFree+0xc0>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4413      	add	r3, r2
 80095f2:	4a09      	ldr	r2, [pc, #36]	@ (8009618 <vPortFree+0xc0>)
 80095f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80095f6:	6938      	ldr	r0, [r7, #16]
 80095f8:	f000 f874 	bl	80096e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80095fc:	4b07      	ldr	r3, [pc, #28]	@ (800961c <vPortFree+0xc4>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	3301      	adds	r3, #1
 8009602:	4a06      	ldr	r2, [pc, #24]	@ (800961c <vPortFree+0xc4>)
 8009604:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009606:	f7fe fb43 	bl	8007c90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800960a:	bf00      	nop
 800960c:	3718      	adds	r7, #24
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
 8009612:	bf00      	nop
 8009614:	20005164 	.word	0x20005164
 8009618:	20005154 	.word	0x20005154
 800961c:	20005160 	.word	0x20005160

08009620 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009620:	b480      	push	{r7}
 8009622:	b085      	sub	sp, #20
 8009624:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009626:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800962a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800962c:	4b27      	ldr	r3, [pc, #156]	@ (80096cc <prvHeapInit+0xac>)
 800962e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f003 0307 	and.w	r3, r3, #7
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00c      	beq.n	8009654 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	3307      	adds	r3, #7
 800963e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 0307 	bic.w	r3, r3, #7
 8009646:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009648:	68ba      	ldr	r2, [r7, #8]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	1ad3      	subs	r3, r2, r3
 800964e:	4a1f      	ldr	r2, [pc, #124]	@ (80096cc <prvHeapInit+0xac>)
 8009650:	4413      	add	r3, r2
 8009652:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009658:	4a1d      	ldr	r2, [pc, #116]	@ (80096d0 <prvHeapInit+0xb0>)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800965e:	4b1c      	ldr	r3, [pc, #112]	@ (80096d0 <prvHeapInit+0xb0>)
 8009660:	2200      	movs	r2, #0
 8009662:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	68ba      	ldr	r2, [r7, #8]
 8009668:	4413      	add	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800966c:	2208      	movs	r2, #8
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	1a9b      	subs	r3, r3, r2
 8009672:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f023 0307 	bic.w	r3, r3, #7
 800967a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	4a15      	ldr	r2, [pc, #84]	@ (80096d4 <prvHeapInit+0xb4>)
 8009680:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009682:	4b14      	ldr	r3, [pc, #80]	@ (80096d4 <prvHeapInit+0xb4>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2200      	movs	r2, #0
 8009688:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800968a:	4b12      	ldr	r3, [pc, #72]	@ (80096d4 <prvHeapInit+0xb4>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2200      	movs	r2, #0
 8009690:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	1ad2      	subs	r2, r2, r3
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80096a0:	4b0c      	ldr	r3, [pc, #48]	@ (80096d4 <prvHeapInit+0xb4>)
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	4a0a      	ldr	r2, [pc, #40]	@ (80096d8 <prvHeapInit+0xb8>)
 80096ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	4a09      	ldr	r2, [pc, #36]	@ (80096dc <prvHeapInit+0xbc>)
 80096b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80096b8:	4b09      	ldr	r3, [pc, #36]	@ (80096e0 <prvHeapInit+0xc0>)
 80096ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80096be:	601a      	str	r2, [r3, #0]
}
 80096c0:	bf00      	nop
 80096c2:	3714      	adds	r7, #20
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr
 80096cc:	20001548 	.word	0x20001548
 80096d0:	20005148 	.word	0x20005148
 80096d4:	20005150 	.word	0x20005150
 80096d8:	20005158 	.word	0x20005158
 80096dc:	20005154 	.word	0x20005154
 80096e0:	20005164 	.word	0x20005164

080096e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80096ec:	4b28      	ldr	r3, [pc, #160]	@ (8009790 <prvInsertBlockIntoFreeList+0xac>)
 80096ee:	60fb      	str	r3, [r7, #12]
 80096f0:	e002      	b.n	80096f8 <prvInsertBlockIntoFreeList+0x14>
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	60fb      	str	r3, [r7, #12]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d8f7      	bhi.n	80096f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	4413      	add	r3, r2
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	429a      	cmp	r2, r3
 8009712:	d108      	bne.n	8009726 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	685a      	ldr	r2, [r3, #4]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	441a      	add	r2, r3
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	68ba      	ldr	r2, [r7, #8]
 8009730:	441a      	add	r2, r3
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	429a      	cmp	r2, r3
 8009738:	d118      	bne.n	800976c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	4b15      	ldr	r3, [pc, #84]	@ (8009794 <prvInsertBlockIntoFreeList+0xb0>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	429a      	cmp	r2, r3
 8009744:	d00d      	beq.n	8009762 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	441a      	add	r2, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	601a      	str	r2, [r3, #0]
 8009760:	e008      	b.n	8009774 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009762:	4b0c      	ldr	r3, [pc, #48]	@ (8009794 <prvInsertBlockIntoFreeList+0xb0>)
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	601a      	str	r2, [r3, #0]
 800976a:	e003      	b.n	8009774 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	429a      	cmp	r2, r3
 800977a:	d002      	beq.n	8009782 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009782:	bf00      	nop
 8009784:	3714      	adds	r7, #20
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr
 800978e:	bf00      	nop
 8009790:	20005148 	.word	0x20005148
 8009794:	20005150 	.word	0x20005150

08009798 <atof>:
 8009798:	2100      	movs	r1, #0
 800979a:	f000 be0f 	b.w	800a3bc <strtod>

0800979e <atoi>:
 800979e:	220a      	movs	r2, #10
 80097a0:	2100      	movs	r1, #0
 80097a2:	f000 be93 	b.w	800a4cc <strtol>

080097a6 <sulp>:
 80097a6:	b570      	push	{r4, r5, r6, lr}
 80097a8:	4604      	mov	r4, r0
 80097aa:	460d      	mov	r5, r1
 80097ac:	ec45 4b10 	vmov	d0, r4, r5
 80097b0:	4616      	mov	r6, r2
 80097b2:	f003 fe01 	bl	800d3b8 <__ulp>
 80097b6:	ec51 0b10 	vmov	r0, r1, d0
 80097ba:	b17e      	cbz	r6, 80097dc <sulp+0x36>
 80097bc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80097c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	dd09      	ble.n	80097dc <sulp+0x36>
 80097c8:	051b      	lsls	r3, r3, #20
 80097ca:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80097ce:	2400      	movs	r4, #0
 80097d0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80097d4:	4622      	mov	r2, r4
 80097d6:	462b      	mov	r3, r5
 80097d8:	f7f6 ff0e 	bl	80005f8 <__aeabi_dmul>
 80097dc:	ec41 0b10 	vmov	d0, r0, r1
 80097e0:	bd70      	pop	{r4, r5, r6, pc}
 80097e2:	0000      	movs	r0, r0
 80097e4:	0000      	movs	r0, r0
	...

080097e8 <_strtod_l>:
 80097e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ec:	b09f      	sub	sp, #124	@ 0x7c
 80097ee:	460c      	mov	r4, r1
 80097f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80097f2:	2200      	movs	r2, #0
 80097f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80097f6:	9005      	str	r0, [sp, #20]
 80097f8:	f04f 0a00 	mov.w	sl, #0
 80097fc:	f04f 0b00 	mov.w	fp, #0
 8009800:	460a      	mov	r2, r1
 8009802:	9219      	str	r2, [sp, #100]	@ 0x64
 8009804:	7811      	ldrb	r1, [r2, #0]
 8009806:	292b      	cmp	r1, #43	@ 0x2b
 8009808:	d04a      	beq.n	80098a0 <_strtod_l+0xb8>
 800980a:	d838      	bhi.n	800987e <_strtod_l+0x96>
 800980c:	290d      	cmp	r1, #13
 800980e:	d832      	bhi.n	8009876 <_strtod_l+0x8e>
 8009810:	2908      	cmp	r1, #8
 8009812:	d832      	bhi.n	800987a <_strtod_l+0x92>
 8009814:	2900      	cmp	r1, #0
 8009816:	d03b      	beq.n	8009890 <_strtod_l+0xa8>
 8009818:	2200      	movs	r2, #0
 800981a:	920e      	str	r2, [sp, #56]	@ 0x38
 800981c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800981e:	782a      	ldrb	r2, [r5, #0]
 8009820:	2a30      	cmp	r2, #48	@ 0x30
 8009822:	f040 80b2 	bne.w	800998a <_strtod_l+0x1a2>
 8009826:	786a      	ldrb	r2, [r5, #1]
 8009828:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800982c:	2a58      	cmp	r2, #88	@ 0x58
 800982e:	d16e      	bne.n	800990e <_strtod_l+0x126>
 8009830:	9302      	str	r3, [sp, #8]
 8009832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009834:	9301      	str	r3, [sp, #4]
 8009836:	ab1a      	add	r3, sp, #104	@ 0x68
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	4a8f      	ldr	r2, [pc, #572]	@ (8009a78 <_strtod_l+0x290>)
 800983c:	9805      	ldr	r0, [sp, #20]
 800983e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009840:	a919      	add	r1, sp, #100	@ 0x64
 8009842:	f002 feb3 	bl	800c5ac <__gethex>
 8009846:	f010 060f 	ands.w	r6, r0, #15
 800984a:	4604      	mov	r4, r0
 800984c:	d005      	beq.n	800985a <_strtod_l+0x72>
 800984e:	2e06      	cmp	r6, #6
 8009850:	d128      	bne.n	80098a4 <_strtod_l+0xbc>
 8009852:	3501      	adds	r5, #1
 8009854:	2300      	movs	r3, #0
 8009856:	9519      	str	r5, [sp, #100]	@ 0x64
 8009858:	930e      	str	r3, [sp, #56]	@ 0x38
 800985a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800985c:	2b00      	cmp	r3, #0
 800985e:	f040 858e 	bne.w	800a37e <_strtod_l+0xb96>
 8009862:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009864:	b1cb      	cbz	r3, 800989a <_strtod_l+0xb2>
 8009866:	4652      	mov	r2, sl
 8009868:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800986c:	ec43 2b10 	vmov	d0, r2, r3
 8009870:	b01f      	add	sp, #124	@ 0x7c
 8009872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009876:	2920      	cmp	r1, #32
 8009878:	d1ce      	bne.n	8009818 <_strtod_l+0x30>
 800987a:	3201      	adds	r2, #1
 800987c:	e7c1      	b.n	8009802 <_strtod_l+0x1a>
 800987e:	292d      	cmp	r1, #45	@ 0x2d
 8009880:	d1ca      	bne.n	8009818 <_strtod_l+0x30>
 8009882:	2101      	movs	r1, #1
 8009884:	910e      	str	r1, [sp, #56]	@ 0x38
 8009886:	1c51      	adds	r1, r2, #1
 8009888:	9119      	str	r1, [sp, #100]	@ 0x64
 800988a:	7852      	ldrb	r2, [r2, #1]
 800988c:	2a00      	cmp	r2, #0
 800988e:	d1c5      	bne.n	800981c <_strtod_l+0x34>
 8009890:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009892:	9419      	str	r4, [sp, #100]	@ 0x64
 8009894:	2b00      	cmp	r3, #0
 8009896:	f040 8570 	bne.w	800a37a <_strtod_l+0xb92>
 800989a:	4652      	mov	r2, sl
 800989c:	465b      	mov	r3, fp
 800989e:	e7e5      	b.n	800986c <_strtod_l+0x84>
 80098a0:	2100      	movs	r1, #0
 80098a2:	e7ef      	b.n	8009884 <_strtod_l+0x9c>
 80098a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098a6:	b13a      	cbz	r2, 80098b8 <_strtod_l+0xd0>
 80098a8:	2135      	movs	r1, #53	@ 0x35
 80098aa:	a81c      	add	r0, sp, #112	@ 0x70
 80098ac:	f003 fe7e 	bl	800d5ac <__copybits>
 80098b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098b2:	9805      	ldr	r0, [sp, #20]
 80098b4:	f003 fa54 	bl	800cd60 <_Bfree>
 80098b8:	3e01      	subs	r6, #1
 80098ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80098bc:	2e04      	cmp	r6, #4
 80098be:	d806      	bhi.n	80098ce <_strtod_l+0xe6>
 80098c0:	e8df f006 	tbb	[pc, r6]
 80098c4:	201d0314 	.word	0x201d0314
 80098c8:	14          	.byte	0x14
 80098c9:	00          	.byte	0x00
 80098ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80098ce:	05e1      	lsls	r1, r4, #23
 80098d0:	bf48      	it	mi
 80098d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80098d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098da:	0d1b      	lsrs	r3, r3, #20
 80098dc:	051b      	lsls	r3, r3, #20
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d1bb      	bne.n	800985a <_strtod_l+0x72>
 80098e2:	f001 ff03 	bl	800b6ec <__errno>
 80098e6:	2322      	movs	r3, #34	@ 0x22
 80098e8:	6003      	str	r3, [r0, #0]
 80098ea:	e7b6      	b.n	800985a <_strtod_l+0x72>
 80098ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80098f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80098f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80098f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80098fc:	e7e7      	b.n	80098ce <_strtod_l+0xe6>
 80098fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009a80 <_strtod_l+0x298>
 8009902:	e7e4      	b.n	80098ce <_strtod_l+0xe6>
 8009904:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009908:	f04f 3aff 	mov.w	sl, #4294967295
 800990c:	e7df      	b.n	80098ce <_strtod_l+0xe6>
 800990e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009910:	1c5a      	adds	r2, r3, #1
 8009912:	9219      	str	r2, [sp, #100]	@ 0x64
 8009914:	785b      	ldrb	r3, [r3, #1]
 8009916:	2b30      	cmp	r3, #48	@ 0x30
 8009918:	d0f9      	beq.n	800990e <_strtod_l+0x126>
 800991a:	2b00      	cmp	r3, #0
 800991c:	d09d      	beq.n	800985a <_strtod_l+0x72>
 800991e:	2301      	movs	r3, #1
 8009920:	2700      	movs	r7, #0
 8009922:	9308      	str	r3, [sp, #32]
 8009924:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009926:	930c      	str	r3, [sp, #48]	@ 0x30
 8009928:	970b      	str	r7, [sp, #44]	@ 0x2c
 800992a:	46b9      	mov	r9, r7
 800992c:	220a      	movs	r2, #10
 800992e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009930:	7805      	ldrb	r5, [r0, #0]
 8009932:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009936:	b2d9      	uxtb	r1, r3
 8009938:	2909      	cmp	r1, #9
 800993a:	d928      	bls.n	800998e <_strtod_l+0x1a6>
 800993c:	494f      	ldr	r1, [pc, #316]	@ (8009a7c <_strtod_l+0x294>)
 800993e:	2201      	movs	r2, #1
 8009940:	f001 fdc6 	bl	800b4d0 <strncmp>
 8009944:	2800      	cmp	r0, #0
 8009946:	d032      	beq.n	80099ae <_strtod_l+0x1c6>
 8009948:	2000      	movs	r0, #0
 800994a:	462a      	mov	r2, r5
 800994c:	900a      	str	r0, [sp, #40]	@ 0x28
 800994e:	464d      	mov	r5, r9
 8009950:	4603      	mov	r3, r0
 8009952:	2a65      	cmp	r2, #101	@ 0x65
 8009954:	d001      	beq.n	800995a <_strtod_l+0x172>
 8009956:	2a45      	cmp	r2, #69	@ 0x45
 8009958:	d114      	bne.n	8009984 <_strtod_l+0x19c>
 800995a:	b91d      	cbnz	r5, 8009964 <_strtod_l+0x17c>
 800995c:	9a08      	ldr	r2, [sp, #32]
 800995e:	4302      	orrs	r2, r0
 8009960:	d096      	beq.n	8009890 <_strtod_l+0xa8>
 8009962:	2500      	movs	r5, #0
 8009964:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009966:	1c62      	adds	r2, r4, #1
 8009968:	9219      	str	r2, [sp, #100]	@ 0x64
 800996a:	7862      	ldrb	r2, [r4, #1]
 800996c:	2a2b      	cmp	r2, #43	@ 0x2b
 800996e:	d07a      	beq.n	8009a66 <_strtod_l+0x27e>
 8009970:	2a2d      	cmp	r2, #45	@ 0x2d
 8009972:	d07e      	beq.n	8009a72 <_strtod_l+0x28a>
 8009974:	f04f 0c00 	mov.w	ip, #0
 8009978:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800997c:	2909      	cmp	r1, #9
 800997e:	f240 8085 	bls.w	8009a8c <_strtod_l+0x2a4>
 8009982:	9419      	str	r4, [sp, #100]	@ 0x64
 8009984:	f04f 0800 	mov.w	r8, #0
 8009988:	e0a5      	b.n	8009ad6 <_strtod_l+0x2ee>
 800998a:	2300      	movs	r3, #0
 800998c:	e7c8      	b.n	8009920 <_strtod_l+0x138>
 800998e:	f1b9 0f08 	cmp.w	r9, #8
 8009992:	bfd8      	it	le
 8009994:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009996:	f100 0001 	add.w	r0, r0, #1
 800999a:	bfda      	itte	le
 800999c:	fb02 3301 	mlale	r3, r2, r1, r3
 80099a0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80099a2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80099a6:	f109 0901 	add.w	r9, r9, #1
 80099aa:	9019      	str	r0, [sp, #100]	@ 0x64
 80099ac:	e7bf      	b.n	800992e <_strtod_l+0x146>
 80099ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099b4:	785a      	ldrb	r2, [r3, #1]
 80099b6:	f1b9 0f00 	cmp.w	r9, #0
 80099ba:	d03b      	beq.n	8009a34 <_strtod_l+0x24c>
 80099bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80099be:	464d      	mov	r5, r9
 80099c0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80099c4:	2b09      	cmp	r3, #9
 80099c6:	d912      	bls.n	80099ee <_strtod_l+0x206>
 80099c8:	2301      	movs	r3, #1
 80099ca:	e7c2      	b.n	8009952 <_strtod_l+0x16a>
 80099cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099ce:	1c5a      	adds	r2, r3, #1
 80099d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80099d2:	785a      	ldrb	r2, [r3, #1]
 80099d4:	3001      	adds	r0, #1
 80099d6:	2a30      	cmp	r2, #48	@ 0x30
 80099d8:	d0f8      	beq.n	80099cc <_strtod_l+0x1e4>
 80099da:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80099de:	2b08      	cmp	r3, #8
 80099e0:	f200 84d2 	bhi.w	800a388 <_strtod_l+0xba0>
 80099e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099e6:	900a      	str	r0, [sp, #40]	@ 0x28
 80099e8:	2000      	movs	r0, #0
 80099ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80099ec:	4605      	mov	r5, r0
 80099ee:	3a30      	subs	r2, #48	@ 0x30
 80099f0:	f100 0301 	add.w	r3, r0, #1
 80099f4:	d018      	beq.n	8009a28 <_strtod_l+0x240>
 80099f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80099f8:	4419      	add	r1, r3
 80099fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80099fc:	462e      	mov	r6, r5
 80099fe:	f04f 0e0a 	mov.w	lr, #10
 8009a02:	1c71      	adds	r1, r6, #1
 8009a04:	eba1 0c05 	sub.w	ip, r1, r5
 8009a08:	4563      	cmp	r3, ip
 8009a0a:	dc15      	bgt.n	8009a38 <_strtod_l+0x250>
 8009a0c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009a10:	182b      	adds	r3, r5, r0
 8009a12:	2b08      	cmp	r3, #8
 8009a14:	f105 0501 	add.w	r5, r5, #1
 8009a18:	4405      	add	r5, r0
 8009a1a:	dc1a      	bgt.n	8009a52 <_strtod_l+0x26a>
 8009a1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009a1e:	230a      	movs	r3, #10
 8009a20:	fb03 2301 	mla	r3, r3, r1, r2
 8009a24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a26:	2300      	movs	r3, #0
 8009a28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a2a:	1c51      	adds	r1, r2, #1
 8009a2c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a2e:	7852      	ldrb	r2, [r2, #1]
 8009a30:	4618      	mov	r0, r3
 8009a32:	e7c5      	b.n	80099c0 <_strtod_l+0x1d8>
 8009a34:	4648      	mov	r0, r9
 8009a36:	e7ce      	b.n	80099d6 <_strtod_l+0x1ee>
 8009a38:	2e08      	cmp	r6, #8
 8009a3a:	dc05      	bgt.n	8009a48 <_strtod_l+0x260>
 8009a3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009a3e:	fb0e f606 	mul.w	r6, lr, r6
 8009a42:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009a44:	460e      	mov	r6, r1
 8009a46:	e7dc      	b.n	8009a02 <_strtod_l+0x21a>
 8009a48:	2910      	cmp	r1, #16
 8009a4a:	bfd8      	it	le
 8009a4c:	fb0e f707 	mulle.w	r7, lr, r7
 8009a50:	e7f8      	b.n	8009a44 <_strtod_l+0x25c>
 8009a52:	2b0f      	cmp	r3, #15
 8009a54:	bfdc      	itt	le
 8009a56:	230a      	movle	r3, #10
 8009a58:	fb03 2707 	mlale	r7, r3, r7, r2
 8009a5c:	e7e3      	b.n	8009a26 <_strtod_l+0x23e>
 8009a5e:	2300      	movs	r3, #0
 8009a60:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a62:	2301      	movs	r3, #1
 8009a64:	e77a      	b.n	800995c <_strtod_l+0x174>
 8009a66:	f04f 0c00 	mov.w	ip, #0
 8009a6a:	1ca2      	adds	r2, r4, #2
 8009a6c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a6e:	78a2      	ldrb	r2, [r4, #2]
 8009a70:	e782      	b.n	8009978 <_strtod_l+0x190>
 8009a72:	f04f 0c01 	mov.w	ip, #1
 8009a76:	e7f8      	b.n	8009a6a <_strtod_l+0x282>
 8009a78:	08013074 	.word	0x08013074
 8009a7c:	08012e88 	.word	0x08012e88
 8009a80:	7ff00000 	.word	0x7ff00000
 8009a84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a86:	1c51      	adds	r1, r2, #1
 8009a88:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a8a:	7852      	ldrb	r2, [r2, #1]
 8009a8c:	2a30      	cmp	r2, #48	@ 0x30
 8009a8e:	d0f9      	beq.n	8009a84 <_strtod_l+0x29c>
 8009a90:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009a94:	2908      	cmp	r1, #8
 8009a96:	f63f af75 	bhi.w	8009984 <_strtod_l+0x19c>
 8009a9a:	3a30      	subs	r2, #48	@ 0x30
 8009a9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009aa0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009aa2:	f04f 080a 	mov.w	r8, #10
 8009aa6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009aa8:	1c56      	adds	r6, r2, #1
 8009aaa:	9619      	str	r6, [sp, #100]	@ 0x64
 8009aac:	7852      	ldrb	r2, [r2, #1]
 8009aae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009ab2:	f1be 0f09 	cmp.w	lr, #9
 8009ab6:	d939      	bls.n	8009b2c <_strtod_l+0x344>
 8009ab8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009aba:	1a76      	subs	r6, r6, r1
 8009abc:	2e08      	cmp	r6, #8
 8009abe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009ac2:	dc03      	bgt.n	8009acc <_strtod_l+0x2e4>
 8009ac4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ac6:	4588      	cmp	r8, r1
 8009ac8:	bfa8      	it	ge
 8009aca:	4688      	movge	r8, r1
 8009acc:	f1bc 0f00 	cmp.w	ip, #0
 8009ad0:	d001      	beq.n	8009ad6 <_strtod_l+0x2ee>
 8009ad2:	f1c8 0800 	rsb	r8, r8, #0
 8009ad6:	2d00      	cmp	r5, #0
 8009ad8:	d14e      	bne.n	8009b78 <_strtod_l+0x390>
 8009ada:	9908      	ldr	r1, [sp, #32]
 8009adc:	4308      	orrs	r0, r1
 8009ade:	f47f aebc 	bne.w	800985a <_strtod_l+0x72>
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f47f aed4 	bne.w	8009890 <_strtod_l+0xa8>
 8009ae8:	2a69      	cmp	r2, #105	@ 0x69
 8009aea:	d028      	beq.n	8009b3e <_strtod_l+0x356>
 8009aec:	dc25      	bgt.n	8009b3a <_strtod_l+0x352>
 8009aee:	2a49      	cmp	r2, #73	@ 0x49
 8009af0:	d025      	beq.n	8009b3e <_strtod_l+0x356>
 8009af2:	2a4e      	cmp	r2, #78	@ 0x4e
 8009af4:	f47f aecc 	bne.w	8009890 <_strtod_l+0xa8>
 8009af8:	499a      	ldr	r1, [pc, #616]	@ (8009d64 <_strtod_l+0x57c>)
 8009afa:	a819      	add	r0, sp, #100	@ 0x64
 8009afc:	f002 ff78 	bl	800c9f0 <__match>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	f43f aec5 	beq.w	8009890 <_strtod_l+0xa8>
 8009b06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	2b28      	cmp	r3, #40	@ 0x28
 8009b0c:	d12e      	bne.n	8009b6c <_strtod_l+0x384>
 8009b0e:	4996      	ldr	r1, [pc, #600]	@ (8009d68 <_strtod_l+0x580>)
 8009b10:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b12:	a819      	add	r0, sp, #100	@ 0x64
 8009b14:	f002 ff80 	bl	800ca18 <__hexnan>
 8009b18:	2805      	cmp	r0, #5
 8009b1a:	d127      	bne.n	8009b6c <_strtod_l+0x384>
 8009b1c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b1e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009b22:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009b26:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009b2a:	e696      	b.n	800985a <_strtod_l+0x72>
 8009b2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b2e:	fb08 2101 	mla	r1, r8, r1, r2
 8009b32:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009b36:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b38:	e7b5      	b.n	8009aa6 <_strtod_l+0x2be>
 8009b3a:	2a6e      	cmp	r2, #110	@ 0x6e
 8009b3c:	e7da      	b.n	8009af4 <_strtod_l+0x30c>
 8009b3e:	498b      	ldr	r1, [pc, #556]	@ (8009d6c <_strtod_l+0x584>)
 8009b40:	a819      	add	r0, sp, #100	@ 0x64
 8009b42:	f002 ff55 	bl	800c9f0 <__match>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f43f aea2 	beq.w	8009890 <_strtod_l+0xa8>
 8009b4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b4e:	4988      	ldr	r1, [pc, #544]	@ (8009d70 <_strtod_l+0x588>)
 8009b50:	3b01      	subs	r3, #1
 8009b52:	a819      	add	r0, sp, #100	@ 0x64
 8009b54:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b56:	f002 ff4b 	bl	800c9f0 <__match>
 8009b5a:	b910      	cbnz	r0, 8009b62 <_strtod_l+0x37a>
 8009b5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b5e:	3301      	adds	r3, #1
 8009b60:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b62:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009d80 <_strtod_l+0x598>
 8009b66:	f04f 0a00 	mov.w	sl, #0
 8009b6a:	e676      	b.n	800985a <_strtod_l+0x72>
 8009b6c:	4881      	ldr	r0, [pc, #516]	@ (8009d74 <_strtod_l+0x58c>)
 8009b6e:	f001 fe03 	bl	800b778 <nan>
 8009b72:	ec5b ab10 	vmov	sl, fp, d0
 8009b76:	e670      	b.n	800985a <_strtod_l+0x72>
 8009b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b7a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009b7c:	eba8 0303 	sub.w	r3, r8, r3
 8009b80:	f1b9 0f00 	cmp.w	r9, #0
 8009b84:	bf08      	it	eq
 8009b86:	46a9      	moveq	r9, r5
 8009b88:	2d10      	cmp	r5, #16
 8009b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b8c:	462c      	mov	r4, r5
 8009b8e:	bfa8      	it	ge
 8009b90:	2410      	movge	r4, #16
 8009b92:	f7f6 fcb7 	bl	8000504 <__aeabi_ui2d>
 8009b96:	2d09      	cmp	r5, #9
 8009b98:	4682      	mov	sl, r0
 8009b9a:	468b      	mov	fp, r1
 8009b9c:	dc13      	bgt.n	8009bc6 <_strtod_l+0x3de>
 8009b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	f43f ae5a 	beq.w	800985a <_strtod_l+0x72>
 8009ba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ba8:	dd78      	ble.n	8009c9c <_strtod_l+0x4b4>
 8009baa:	2b16      	cmp	r3, #22
 8009bac:	dc5f      	bgt.n	8009c6e <_strtod_l+0x486>
 8009bae:	4972      	ldr	r1, [pc, #456]	@ (8009d78 <_strtod_l+0x590>)
 8009bb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bb8:	4652      	mov	r2, sl
 8009bba:	465b      	mov	r3, fp
 8009bbc:	f7f6 fd1c 	bl	80005f8 <__aeabi_dmul>
 8009bc0:	4682      	mov	sl, r0
 8009bc2:	468b      	mov	fp, r1
 8009bc4:	e649      	b.n	800985a <_strtod_l+0x72>
 8009bc6:	4b6c      	ldr	r3, [pc, #432]	@ (8009d78 <_strtod_l+0x590>)
 8009bc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009bcc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009bd0:	f7f6 fd12 	bl	80005f8 <__aeabi_dmul>
 8009bd4:	4682      	mov	sl, r0
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	468b      	mov	fp, r1
 8009bda:	f7f6 fc93 	bl	8000504 <__aeabi_ui2d>
 8009bde:	4602      	mov	r2, r0
 8009be0:	460b      	mov	r3, r1
 8009be2:	4650      	mov	r0, sl
 8009be4:	4659      	mov	r1, fp
 8009be6:	f7f6 fb51 	bl	800028c <__adddf3>
 8009bea:	2d0f      	cmp	r5, #15
 8009bec:	4682      	mov	sl, r0
 8009bee:	468b      	mov	fp, r1
 8009bf0:	ddd5      	ble.n	8009b9e <_strtod_l+0x3b6>
 8009bf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf4:	1b2c      	subs	r4, r5, r4
 8009bf6:	441c      	add	r4, r3
 8009bf8:	2c00      	cmp	r4, #0
 8009bfa:	f340 8093 	ble.w	8009d24 <_strtod_l+0x53c>
 8009bfe:	f014 030f 	ands.w	r3, r4, #15
 8009c02:	d00a      	beq.n	8009c1a <_strtod_l+0x432>
 8009c04:	495c      	ldr	r1, [pc, #368]	@ (8009d78 <_strtod_l+0x590>)
 8009c06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c0a:	4652      	mov	r2, sl
 8009c0c:	465b      	mov	r3, fp
 8009c0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c12:	f7f6 fcf1 	bl	80005f8 <__aeabi_dmul>
 8009c16:	4682      	mov	sl, r0
 8009c18:	468b      	mov	fp, r1
 8009c1a:	f034 040f 	bics.w	r4, r4, #15
 8009c1e:	d073      	beq.n	8009d08 <_strtod_l+0x520>
 8009c20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009c24:	dd49      	ble.n	8009cba <_strtod_l+0x4d2>
 8009c26:	2400      	movs	r4, #0
 8009c28:	46a0      	mov	r8, r4
 8009c2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009c2c:	46a1      	mov	r9, r4
 8009c2e:	9a05      	ldr	r2, [sp, #20]
 8009c30:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009d80 <_strtod_l+0x598>
 8009c34:	2322      	movs	r3, #34	@ 0x22
 8009c36:	6013      	str	r3, [r2, #0]
 8009c38:	f04f 0a00 	mov.w	sl, #0
 8009c3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	f43f ae0b 	beq.w	800985a <_strtod_l+0x72>
 8009c44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c46:	9805      	ldr	r0, [sp, #20]
 8009c48:	f003 f88a 	bl	800cd60 <_Bfree>
 8009c4c:	9805      	ldr	r0, [sp, #20]
 8009c4e:	4649      	mov	r1, r9
 8009c50:	f003 f886 	bl	800cd60 <_Bfree>
 8009c54:	9805      	ldr	r0, [sp, #20]
 8009c56:	4641      	mov	r1, r8
 8009c58:	f003 f882 	bl	800cd60 <_Bfree>
 8009c5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c5e:	9805      	ldr	r0, [sp, #20]
 8009c60:	f003 f87e 	bl	800cd60 <_Bfree>
 8009c64:	9805      	ldr	r0, [sp, #20]
 8009c66:	4621      	mov	r1, r4
 8009c68:	f003 f87a 	bl	800cd60 <_Bfree>
 8009c6c:	e5f5      	b.n	800985a <_strtod_l+0x72>
 8009c6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009c74:	4293      	cmp	r3, r2
 8009c76:	dbbc      	blt.n	8009bf2 <_strtod_l+0x40a>
 8009c78:	4c3f      	ldr	r4, [pc, #252]	@ (8009d78 <_strtod_l+0x590>)
 8009c7a:	f1c5 050f 	rsb	r5, r5, #15
 8009c7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009c82:	4652      	mov	r2, sl
 8009c84:	465b      	mov	r3, fp
 8009c86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c8a:	f7f6 fcb5 	bl	80005f8 <__aeabi_dmul>
 8009c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c90:	1b5d      	subs	r5, r3, r5
 8009c92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009c96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009c9a:	e78f      	b.n	8009bbc <_strtod_l+0x3d4>
 8009c9c:	3316      	adds	r3, #22
 8009c9e:	dba8      	blt.n	8009bf2 <_strtod_l+0x40a>
 8009ca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ca2:	eba3 0808 	sub.w	r8, r3, r8
 8009ca6:	4b34      	ldr	r3, [pc, #208]	@ (8009d78 <_strtod_l+0x590>)
 8009ca8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009cac:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009cb0:	4650      	mov	r0, sl
 8009cb2:	4659      	mov	r1, fp
 8009cb4:	f7f6 fdca 	bl	800084c <__aeabi_ddiv>
 8009cb8:	e782      	b.n	8009bc0 <_strtod_l+0x3d8>
 8009cba:	2300      	movs	r3, #0
 8009cbc:	4f2f      	ldr	r7, [pc, #188]	@ (8009d7c <_strtod_l+0x594>)
 8009cbe:	1124      	asrs	r4, r4, #4
 8009cc0:	4650      	mov	r0, sl
 8009cc2:	4659      	mov	r1, fp
 8009cc4:	461e      	mov	r6, r3
 8009cc6:	2c01      	cmp	r4, #1
 8009cc8:	dc21      	bgt.n	8009d0e <_strtod_l+0x526>
 8009cca:	b10b      	cbz	r3, 8009cd0 <_strtod_l+0x4e8>
 8009ccc:	4682      	mov	sl, r0
 8009cce:	468b      	mov	fp, r1
 8009cd0:	492a      	ldr	r1, [pc, #168]	@ (8009d7c <_strtod_l+0x594>)
 8009cd2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009cd6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009cda:	4652      	mov	r2, sl
 8009cdc:	465b      	mov	r3, fp
 8009cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ce2:	f7f6 fc89 	bl	80005f8 <__aeabi_dmul>
 8009ce6:	4b26      	ldr	r3, [pc, #152]	@ (8009d80 <_strtod_l+0x598>)
 8009ce8:	460a      	mov	r2, r1
 8009cea:	400b      	ands	r3, r1
 8009cec:	4925      	ldr	r1, [pc, #148]	@ (8009d84 <_strtod_l+0x59c>)
 8009cee:	428b      	cmp	r3, r1
 8009cf0:	4682      	mov	sl, r0
 8009cf2:	d898      	bhi.n	8009c26 <_strtod_l+0x43e>
 8009cf4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009cf8:	428b      	cmp	r3, r1
 8009cfa:	bf86      	itte	hi
 8009cfc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009d88 <_strtod_l+0x5a0>
 8009d00:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009d08:	2300      	movs	r3, #0
 8009d0a:	9308      	str	r3, [sp, #32]
 8009d0c:	e076      	b.n	8009dfc <_strtod_l+0x614>
 8009d0e:	07e2      	lsls	r2, r4, #31
 8009d10:	d504      	bpl.n	8009d1c <_strtod_l+0x534>
 8009d12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d16:	f7f6 fc6f 	bl	80005f8 <__aeabi_dmul>
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	3601      	adds	r6, #1
 8009d1e:	1064      	asrs	r4, r4, #1
 8009d20:	3708      	adds	r7, #8
 8009d22:	e7d0      	b.n	8009cc6 <_strtod_l+0x4de>
 8009d24:	d0f0      	beq.n	8009d08 <_strtod_l+0x520>
 8009d26:	4264      	negs	r4, r4
 8009d28:	f014 020f 	ands.w	r2, r4, #15
 8009d2c:	d00a      	beq.n	8009d44 <_strtod_l+0x55c>
 8009d2e:	4b12      	ldr	r3, [pc, #72]	@ (8009d78 <_strtod_l+0x590>)
 8009d30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d34:	4650      	mov	r0, sl
 8009d36:	4659      	mov	r1, fp
 8009d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3c:	f7f6 fd86 	bl	800084c <__aeabi_ddiv>
 8009d40:	4682      	mov	sl, r0
 8009d42:	468b      	mov	fp, r1
 8009d44:	1124      	asrs	r4, r4, #4
 8009d46:	d0df      	beq.n	8009d08 <_strtod_l+0x520>
 8009d48:	2c1f      	cmp	r4, #31
 8009d4a:	dd1f      	ble.n	8009d8c <_strtod_l+0x5a4>
 8009d4c:	2400      	movs	r4, #0
 8009d4e:	46a0      	mov	r8, r4
 8009d50:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009d52:	46a1      	mov	r9, r4
 8009d54:	9a05      	ldr	r2, [sp, #20]
 8009d56:	2322      	movs	r3, #34	@ 0x22
 8009d58:	f04f 0a00 	mov.w	sl, #0
 8009d5c:	f04f 0b00 	mov.w	fp, #0
 8009d60:	6013      	str	r3, [r2, #0]
 8009d62:	e76b      	b.n	8009c3c <_strtod_l+0x454>
 8009d64:	08012e97 	.word	0x08012e97
 8009d68:	08013060 	.word	0x08013060
 8009d6c:	08012e8f 	.word	0x08012e8f
 8009d70:	08012ece 	.word	0x08012ece
 8009d74:	0801305d 	.word	0x0801305d
 8009d78:	080131e8 	.word	0x080131e8
 8009d7c:	080131c0 	.word	0x080131c0
 8009d80:	7ff00000 	.word	0x7ff00000
 8009d84:	7ca00000 	.word	0x7ca00000
 8009d88:	7fefffff 	.word	0x7fefffff
 8009d8c:	f014 0310 	ands.w	r3, r4, #16
 8009d90:	bf18      	it	ne
 8009d92:	236a      	movne	r3, #106	@ 0x6a
 8009d94:	4ea9      	ldr	r6, [pc, #676]	@ (800a03c <_strtod_l+0x854>)
 8009d96:	9308      	str	r3, [sp, #32]
 8009d98:	4650      	mov	r0, sl
 8009d9a:	4659      	mov	r1, fp
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	07e7      	lsls	r7, r4, #31
 8009da0:	d504      	bpl.n	8009dac <_strtod_l+0x5c4>
 8009da2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009da6:	f7f6 fc27 	bl	80005f8 <__aeabi_dmul>
 8009daa:	2301      	movs	r3, #1
 8009dac:	1064      	asrs	r4, r4, #1
 8009dae:	f106 0608 	add.w	r6, r6, #8
 8009db2:	d1f4      	bne.n	8009d9e <_strtod_l+0x5b6>
 8009db4:	b10b      	cbz	r3, 8009dba <_strtod_l+0x5d2>
 8009db6:	4682      	mov	sl, r0
 8009db8:	468b      	mov	fp, r1
 8009dba:	9b08      	ldr	r3, [sp, #32]
 8009dbc:	b1b3      	cbz	r3, 8009dec <_strtod_l+0x604>
 8009dbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009dc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	4659      	mov	r1, fp
 8009dca:	dd0f      	ble.n	8009dec <_strtod_l+0x604>
 8009dcc:	2b1f      	cmp	r3, #31
 8009dce:	dd56      	ble.n	8009e7e <_strtod_l+0x696>
 8009dd0:	2b34      	cmp	r3, #52	@ 0x34
 8009dd2:	bfde      	ittt	le
 8009dd4:	f04f 33ff 	movle.w	r3, #4294967295
 8009dd8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009ddc:	4093      	lslle	r3, r2
 8009dde:	f04f 0a00 	mov.w	sl, #0
 8009de2:	bfcc      	ite	gt
 8009de4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009de8:	ea03 0b01 	andle.w	fp, r3, r1
 8009dec:	2200      	movs	r2, #0
 8009dee:	2300      	movs	r3, #0
 8009df0:	4650      	mov	r0, sl
 8009df2:	4659      	mov	r1, fp
 8009df4:	f7f6 fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d1a7      	bne.n	8009d4c <_strtod_l+0x564>
 8009dfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dfe:	9300      	str	r3, [sp, #0]
 8009e00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e02:	9805      	ldr	r0, [sp, #20]
 8009e04:	462b      	mov	r3, r5
 8009e06:	464a      	mov	r2, r9
 8009e08:	f003 f812 	bl	800ce30 <__s2b>
 8009e0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	f43f af09 	beq.w	8009c26 <_strtod_l+0x43e>
 8009e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e18:	2a00      	cmp	r2, #0
 8009e1a:	eba3 0308 	sub.w	r3, r3, r8
 8009e1e:	bfa8      	it	ge
 8009e20:	2300      	movge	r3, #0
 8009e22:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e24:	2400      	movs	r4, #0
 8009e26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e2a:	9316      	str	r3, [sp, #88]	@ 0x58
 8009e2c:	46a0      	mov	r8, r4
 8009e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e30:	9805      	ldr	r0, [sp, #20]
 8009e32:	6859      	ldr	r1, [r3, #4]
 8009e34:	f002 ff54 	bl	800cce0 <_Balloc>
 8009e38:	4681      	mov	r9, r0
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	f43f aef7 	beq.w	8009c2e <_strtod_l+0x446>
 8009e40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e42:	691a      	ldr	r2, [r3, #16]
 8009e44:	3202      	adds	r2, #2
 8009e46:	f103 010c 	add.w	r1, r3, #12
 8009e4a:	0092      	lsls	r2, r2, #2
 8009e4c:	300c      	adds	r0, #12
 8009e4e:	f001 fc82 	bl	800b756 <memcpy>
 8009e52:	ec4b ab10 	vmov	d0, sl, fp
 8009e56:	9805      	ldr	r0, [sp, #20]
 8009e58:	aa1c      	add	r2, sp, #112	@ 0x70
 8009e5a:	a91b      	add	r1, sp, #108	@ 0x6c
 8009e5c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009e60:	f003 fb1a 	bl	800d498 <__d2b>
 8009e64:	901a      	str	r0, [sp, #104]	@ 0x68
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f43f aee1 	beq.w	8009c2e <_strtod_l+0x446>
 8009e6c:	9805      	ldr	r0, [sp, #20]
 8009e6e:	2101      	movs	r1, #1
 8009e70:	f003 f874 	bl	800cf5c <__i2b>
 8009e74:	4680      	mov	r8, r0
 8009e76:	b948      	cbnz	r0, 8009e8c <_strtod_l+0x6a4>
 8009e78:	f04f 0800 	mov.w	r8, #0
 8009e7c:	e6d7      	b.n	8009c2e <_strtod_l+0x446>
 8009e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e82:	fa02 f303 	lsl.w	r3, r2, r3
 8009e86:	ea03 0a0a 	and.w	sl, r3, sl
 8009e8a:	e7af      	b.n	8009dec <_strtod_l+0x604>
 8009e8c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009e8e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009e90:	2d00      	cmp	r5, #0
 8009e92:	bfab      	itete	ge
 8009e94:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009e96:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009e98:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009e9a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009e9c:	bfac      	ite	ge
 8009e9e:	18ef      	addge	r7, r5, r3
 8009ea0:	1b5e      	sublt	r6, r3, r5
 8009ea2:	9b08      	ldr	r3, [sp, #32]
 8009ea4:	1aed      	subs	r5, r5, r3
 8009ea6:	4415      	add	r5, r2
 8009ea8:	4b65      	ldr	r3, [pc, #404]	@ (800a040 <_strtod_l+0x858>)
 8009eaa:	3d01      	subs	r5, #1
 8009eac:	429d      	cmp	r5, r3
 8009eae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009eb2:	da50      	bge.n	8009f56 <_strtod_l+0x76e>
 8009eb4:	1b5b      	subs	r3, r3, r5
 8009eb6:	2b1f      	cmp	r3, #31
 8009eb8:	eba2 0203 	sub.w	r2, r2, r3
 8009ebc:	f04f 0101 	mov.w	r1, #1
 8009ec0:	dc3d      	bgt.n	8009f3e <_strtod_l+0x756>
 8009ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8009ec6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ec8:	2300      	movs	r3, #0
 8009eca:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ecc:	18bd      	adds	r5, r7, r2
 8009ece:	9b08      	ldr	r3, [sp, #32]
 8009ed0:	42af      	cmp	r7, r5
 8009ed2:	4416      	add	r6, r2
 8009ed4:	441e      	add	r6, r3
 8009ed6:	463b      	mov	r3, r7
 8009ed8:	bfa8      	it	ge
 8009eda:	462b      	movge	r3, r5
 8009edc:	42b3      	cmp	r3, r6
 8009ede:	bfa8      	it	ge
 8009ee0:	4633      	movge	r3, r6
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	bfc2      	ittt	gt
 8009ee6:	1aed      	subgt	r5, r5, r3
 8009ee8:	1af6      	subgt	r6, r6, r3
 8009eea:	1aff      	subgt	r7, r7, r3
 8009eec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	dd16      	ble.n	8009f20 <_strtod_l+0x738>
 8009ef2:	4641      	mov	r1, r8
 8009ef4:	9805      	ldr	r0, [sp, #20]
 8009ef6:	461a      	mov	r2, r3
 8009ef8:	f003 f8e8 	bl	800d0cc <__pow5mult>
 8009efc:	4680      	mov	r8, r0
 8009efe:	2800      	cmp	r0, #0
 8009f00:	d0ba      	beq.n	8009e78 <_strtod_l+0x690>
 8009f02:	4601      	mov	r1, r0
 8009f04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f06:	9805      	ldr	r0, [sp, #20]
 8009f08:	f003 f83e 	bl	800cf88 <__multiply>
 8009f0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	f43f ae8d 	beq.w	8009c2e <_strtod_l+0x446>
 8009f14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f16:	9805      	ldr	r0, [sp, #20]
 8009f18:	f002 ff22 	bl	800cd60 <_Bfree>
 8009f1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f20:	2d00      	cmp	r5, #0
 8009f22:	dc1d      	bgt.n	8009f60 <_strtod_l+0x778>
 8009f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	dd23      	ble.n	8009f72 <_strtod_l+0x78a>
 8009f2a:	4649      	mov	r1, r9
 8009f2c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009f2e:	9805      	ldr	r0, [sp, #20]
 8009f30:	f003 f8cc 	bl	800d0cc <__pow5mult>
 8009f34:	4681      	mov	r9, r0
 8009f36:	b9e0      	cbnz	r0, 8009f72 <_strtod_l+0x78a>
 8009f38:	f04f 0900 	mov.w	r9, #0
 8009f3c:	e677      	b.n	8009c2e <_strtod_l+0x446>
 8009f3e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009f42:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009f46:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009f4a:	35e2      	adds	r5, #226	@ 0xe2
 8009f4c:	fa01 f305 	lsl.w	r3, r1, r5
 8009f50:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f52:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009f54:	e7ba      	b.n	8009ecc <_strtod_l+0x6e4>
 8009f56:	2300      	movs	r3, #0
 8009f58:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f5e:	e7b5      	b.n	8009ecc <_strtod_l+0x6e4>
 8009f60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f62:	9805      	ldr	r0, [sp, #20]
 8009f64:	462a      	mov	r2, r5
 8009f66:	f003 f90b 	bl	800d180 <__lshift>
 8009f6a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d1d9      	bne.n	8009f24 <_strtod_l+0x73c>
 8009f70:	e65d      	b.n	8009c2e <_strtod_l+0x446>
 8009f72:	2e00      	cmp	r6, #0
 8009f74:	dd07      	ble.n	8009f86 <_strtod_l+0x79e>
 8009f76:	4649      	mov	r1, r9
 8009f78:	9805      	ldr	r0, [sp, #20]
 8009f7a:	4632      	mov	r2, r6
 8009f7c:	f003 f900 	bl	800d180 <__lshift>
 8009f80:	4681      	mov	r9, r0
 8009f82:	2800      	cmp	r0, #0
 8009f84:	d0d8      	beq.n	8009f38 <_strtod_l+0x750>
 8009f86:	2f00      	cmp	r7, #0
 8009f88:	dd08      	ble.n	8009f9c <_strtod_l+0x7b4>
 8009f8a:	4641      	mov	r1, r8
 8009f8c:	9805      	ldr	r0, [sp, #20]
 8009f8e:	463a      	mov	r2, r7
 8009f90:	f003 f8f6 	bl	800d180 <__lshift>
 8009f94:	4680      	mov	r8, r0
 8009f96:	2800      	cmp	r0, #0
 8009f98:	f43f ae49 	beq.w	8009c2e <_strtod_l+0x446>
 8009f9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f9e:	9805      	ldr	r0, [sp, #20]
 8009fa0:	464a      	mov	r2, r9
 8009fa2:	f003 f975 	bl	800d290 <__mdiff>
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	f43f ae40 	beq.w	8009c2e <_strtod_l+0x446>
 8009fae:	68c3      	ldr	r3, [r0, #12]
 8009fb0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	60c3      	str	r3, [r0, #12]
 8009fb6:	4641      	mov	r1, r8
 8009fb8:	f003 f94e 	bl	800d258 <__mcmp>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	da45      	bge.n	800a04c <_strtod_l+0x864>
 8009fc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fc2:	ea53 030a 	orrs.w	r3, r3, sl
 8009fc6:	d16b      	bne.n	800a0a0 <_strtod_l+0x8b8>
 8009fc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d167      	bne.n	800a0a0 <_strtod_l+0x8b8>
 8009fd0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009fd4:	0d1b      	lsrs	r3, r3, #20
 8009fd6:	051b      	lsls	r3, r3, #20
 8009fd8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009fdc:	d960      	bls.n	800a0a0 <_strtod_l+0x8b8>
 8009fde:	6963      	ldr	r3, [r4, #20]
 8009fe0:	b913      	cbnz	r3, 8009fe8 <_strtod_l+0x800>
 8009fe2:	6923      	ldr	r3, [r4, #16]
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	dd5b      	ble.n	800a0a0 <_strtod_l+0x8b8>
 8009fe8:	4621      	mov	r1, r4
 8009fea:	2201      	movs	r2, #1
 8009fec:	9805      	ldr	r0, [sp, #20]
 8009fee:	f003 f8c7 	bl	800d180 <__lshift>
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	4604      	mov	r4, r0
 8009ff6:	f003 f92f 	bl	800d258 <__mcmp>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	dd50      	ble.n	800a0a0 <_strtod_l+0x8b8>
 8009ffe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a002:	9a08      	ldr	r2, [sp, #32]
 800a004:	0d1b      	lsrs	r3, r3, #20
 800a006:	051b      	lsls	r3, r3, #20
 800a008:	2a00      	cmp	r2, #0
 800a00a:	d06a      	beq.n	800a0e2 <_strtod_l+0x8fa>
 800a00c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a010:	d867      	bhi.n	800a0e2 <_strtod_l+0x8fa>
 800a012:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a016:	f67f ae9d 	bls.w	8009d54 <_strtod_l+0x56c>
 800a01a:	4b0a      	ldr	r3, [pc, #40]	@ (800a044 <_strtod_l+0x85c>)
 800a01c:	4650      	mov	r0, sl
 800a01e:	4659      	mov	r1, fp
 800a020:	2200      	movs	r2, #0
 800a022:	f7f6 fae9 	bl	80005f8 <__aeabi_dmul>
 800a026:	4b08      	ldr	r3, [pc, #32]	@ (800a048 <_strtod_l+0x860>)
 800a028:	400b      	ands	r3, r1
 800a02a:	4682      	mov	sl, r0
 800a02c:	468b      	mov	fp, r1
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f47f ae08 	bne.w	8009c44 <_strtod_l+0x45c>
 800a034:	9a05      	ldr	r2, [sp, #20]
 800a036:	2322      	movs	r3, #34	@ 0x22
 800a038:	6013      	str	r3, [r2, #0]
 800a03a:	e603      	b.n	8009c44 <_strtod_l+0x45c>
 800a03c:	08013088 	.word	0x08013088
 800a040:	fffffc02 	.word	0xfffffc02
 800a044:	39500000 	.word	0x39500000
 800a048:	7ff00000 	.word	0x7ff00000
 800a04c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a050:	d165      	bne.n	800a11e <_strtod_l+0x936>
 800a052:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a054:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a058:	b35a      	cbz	r2, 800a0b2 <_strtod_l+0x8ca>
 800a05a:	4a9f      	ldr	r2, [pc, #636]	@ (800a2d8 <_strtod_l+0xaf0>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d12b      	bne.n	800a0b8 <_strtod_l+0x8d0>
 800a060:	9b08      	ldr	r3, [sp, #32]
 800a062:	4651      	mov	r1, sl
 800a064:	b303      	cbz	r3, 800a0a8 <_strtod_l+0x8c0>
 800a066:	4b9d      	ldr	r3, [pc, #628]	@ (800a2dc <_strtod_l+0xaf4>)
 800a068:	465a      	mov	r2, fp
 800a06a:	4013      	ands	r3, r2
 800a06c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a070:	f04f 32ff 	mov.w	r2, #4294967295
 800a074:	d81b      	bhi.n	800a0ae <_strtod_l+0x8c6>
 800a076:	0d1b      	lsrs	r3, r3, #20
 800a078:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a07c:	fa02 f303 	lsl.w	r3, r2, r3
 800a080:	4299      	cmp	r1, r3
 800a082:	d119      	bne.n	800a0b8 <_strtod_l+0x8d0>
 800a084:	4b96      	ldr	r3, [pc, #600]	@ (800a2e0 <_strtod_l+0xaf8>)
 800a086:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a088:	429a      	cmp	r2, r3
 800a08a:	d102      	bne.n	800a092 <_strtod_l+0x8aa>
 800a08c:	3101      	adds	r1, #1
 800a08e:	f43f adce 	beq.w	8009c2e <_strtod_l+0x446>
 800a092:	4b92      	ldr	r3, [pc, #584]	@ (800a2dc <_strtod_l+0xaf4>)
 800a094:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a096:	401a      	ands	r2, r3
 800a098:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a09c:	f04f 0a00 	mov.w	sl, #0
 800a0a0:	9b08      	ldr	r3, [sp, #32]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1b9      	bne.n	800a01a <_strtod_l+0x832>
 800a0a6:	e5cd      	b.n	8009c44 <_strtod_l+0x45c>
 800a0a8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0ac:	e7e8      	b.n	800a080 <_strtod_l+0x898>
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	e7e6      	b.n	800a080 <_strtod_l+0x898>
 800a0b2:	ea53 030a 	orrs.w	r3, r3, sl
 800a0b6:	d0a2      	beq.n	8009ffe <_strtod_l+0x816>
 800a0b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a0ba:	b1db      	cbz	r3, 800a0f4 <_strtod_l+0x90c>
 800a0bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0be:	4213      	tst	r3, r2
 800a0c0:	d0ee      	beq.n	800a0a0 <_strtod_l+0x8b8>
 800a0c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0c4:	9a08      	ldr	r2, [sp, #32]
 800a0c6:	4650      	mov	r0, sl
 800a0c8:	4659      	mov	r1, fp
 800a0ca:	b1bb      	cbz	r3, 800a0fc <_strtod_l+0x914>
 800a0cc:	f7ff fb6b 	bl	80097a6 <sulp>
 800a0d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0d4:	ec53 2b10 	vmov	r2, r3, d0
 800a0d8:	f7f6 f8d8 	bl	800028c <__adddf3>
 800a0dc:	4682      	mov	sl, r0
 800a0de:	468b      	mov	fp, r1
 800a0e0:	e7de      	b.n	800a0a0 <_strtod_l+0x8b8>
 800a0e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a0e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a0ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a0ee:	f04f 3aff 	mov.w	sl, #4294967295
 800a0f2:	e7d5      	b.n	800a0a0 <_strtod_l+0x8b8>
 800a0f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0f6:	ea13 0f0a 	tst.w	r3, sl
 800a0fa:	e7e1      	b.n	800a0c0 <_strtod_l+0x8d8>
 800a0fc:	f7ff fb53 	bl	80097a6 <sulp>
 800a100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a104:	ec53 2b10 	vmov	r2, r3, d0
 800a108:	f7f6 f8be 	bl	8000288 <__aeabi_dsub>
 800a10c:	2200      	movs	r2, #0
 800a10e:	2300      	movs	r3, #0
 800a110:	4682      	mov	sl, r0
 800a112:	468b      	mov	fp, r1
 800a114:	f7f6 fcd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800a118:	2800      	cmp	r0, #0
 800a11a:	d0c1      	beq.n	800a0a0 <_strtod_l+0x8b8>
 800a11c:	e61a      	b.n	8009d54 <_strtod_l+0x56c>
 800a11e:	4641      	mov	r1, r8
 800a120:	4620      	mov	r0, r4
 800a122:	f003 fa11 	bl	800d548 <__ratio>
 800a126:	ec57 6b10 	vmov	r6, r7, d0
 800a12a:	2200      	movs	r2, #0
 800a12c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a130:	4630      	mov	r0, r6
 800a132:	4639      	mov	r1, r7
 800a134:	f7f6 fcdc 	bl	8000af0 <__aeabi_dcmple>
 800a138:	2800      	cmp	r0, #0
 800a13a:	d06f      	beq.n	800a21c <_strtod_l+0xa34>
 800a13c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d17a      	bne.n	800a238 <_strtod_l+0xa50>
 800a142:	f1ba 0f00 	cmp.w	sl, #0
 800a146:	d158      	bne.n	800a1fa <_strtod_l+0xa12>
 800a148:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a14a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d15a      	bne.n	800a208 <_strtod_l+0xa20>
 800a152:	4b64      	ldr	r3, [pc, #400]	@ (800a2e4 <_strtod_l+0xafc>)
 800a154:	2200      	movs	r2, #0
 800a156:	4630      	mov	r0, r6
 800a158:	4639      	mov	r1, r7
 800a15a:	f7f6 fcbf 	bl	8000adc <__aeabi_dcmplt>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d159      	bne.n	800a216 <_strtod_l+0xa2e>
 800a162:	4630      	mov	r0, r6
 800a164:	4639      	mov	r1, r7
 800a166:	4b60      	ldr	r3, [pc, #384]	@ (800a2e8 <_strtod_l+0xb00>)
 800a168:	2200      	movs	r2, #0
 800a16a:	f7f6 fa45 	bl	80005f8 <__aeabi_dmul>
 800a16e:	4606      	mov	r6, r0
 800a170:	460f      	mov	r7, r1
 800a172:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a176:	9606      	str	r6, [sp, #24]
 800a178:	9307      	str	r3, [sp, #28]
 800a17a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a17e:	4d57      	ldr	r5, [pc, #348]	@ (800a2dc <_strtod_l+0xaf4>)
 800a180:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a186:	401d      	ands	r5, r3
 800a188:	4b58      	ldr	r3, [pc, #352]	@ (800a2ec <_strtod_l+0xb04>)
 800a18a:	429d      	cmp	r5, r3
 800a18c:	f040 80b2 	bne.w	800a2f4 <_strtod_l+0xb0c>
 800a190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a192:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a196:	ec4b ab10 	vmov	d0, sl, fp
 800a19a:	f003 f90d 	bl	800d3b8 <__ulp>
 800a19e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1a2:	ec51 0b10 	vmov	r0, r1, d0
 800a1a6:	f7f6 fa27 	bl	80005f8 <__aeabi_dmul>
 800a1aa:	4652      	mov	r2, sl
 800a1ac:	465b      	mov	r3, fp
 800a1ae:	f7f6 f86d 	bl	800028c <__adddf3>
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4949      	ldr	r1, [pc, #292]	@ (800a2dc <_strtod_l+0xaf4>)
 800a1b6:	4a4e      	ldr	r2, [pc, #312]	@ (800a2f0 <_strtod_l+0xb08>)
 800a1b8:	4019      	ands	r1, r3
 800a1ba:	4291      	cmp	r1, r2
 800a1bc:	4682      	mov	sl, r0
 800a1be:	d942      	bls.n	800a246 <_strtod_l+0xa5e>
 800a1c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1c2:	4b47      	ldr	r3, [pc, #284]	@ (800a2e0 <_strtod_l+0xaf8>)
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d103      	bne.n	800a1d0 <_strtod_l+0x9e8>
 800a1c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	f43f ad2f 	beq.w	8009c2e <_strtod_l+0x446>
 800a1d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a2e0 <_strtod_l+0xaf8>
 800a1d4:	f04f 3aff 	mov.w	sl, #4294967295
 800a1d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1da:	9805      	ldr	r0, [sp, #20]
 800a1dc:	f002 fdc0 	bl	800cd60 <_Bfree>
 800a1e0:	9805      	ldr	r0, [sp, #20]
 800a1e2:	4649      	mov	r1, r9
 800a1e4:	f002 fdbc 	bl	800cd60 <_Bfree>
 800a1e8:	9805      	ldr	r0, [sp, #20]
 800a1ea:	4641      	mov	r1, r8
 800a1ec:	f002 fdb8 	bl	800cd60 <_Bfree>
 800a1f0:	9805      	ldr	r0, [sp, #20]
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	f002 fdb4 	bl	800cd60 <_Bfree>
 800a1f8:	e619      	b.n	8009e2e <_strtod_l+0x646>
 800a1fa:	f1ba 0f01 	cmp.w	sl, #1
 800a1fe:	d103      	bne.n	800a208 <_strtod_l+0xa20>
 800a200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a202:	2b00      	cmp	r3, #0
 800a204:	f43f ada6 	beq.w	8009d54 <_strtod_l+0x56c>
 800a208:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a2b8 <_strtod_l+0xad0>
 800a20c:	4f35      	ldr	r7, [pc, #212]	@ (800a2e4 <_strtod_l+0xafc>)
 800a20e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a212:	2600      	movs	r6, #0
 800a214:	e7b1      	b.n	800a17a <_strtod_l+0x992>
 800a216:	4f34      	ldr	r7, [pc, #208]	@ (800a2e8 <_strtod_l+0xb00>)
 800a218:	2600      	movs	r6, #0
 800a21a:	e7aa      	b.n	800a172 <_strtod_l+0x98a>
 800a21c:	4b32      	ldr	r3, [pc, #200]	@ (800a2e8 <_strtod_l+0xb00>)
 800a21e:	4630      	mov	r0, r6
 800a220:	4639      	mov	r1, r7
 800a222:	2200      	movs	r2, #0
 800a224:	f7f6 f9e8 	bl	80005f8 <__aeabi_dmul>
 800a228:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a22a:	4606      	mov	r6, r0
 800a22c:	460f      	mov	r7, r1
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d09f      	beq.n	800a172 <_strtod_l+0x98a>
 800a232:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a236:	e7a0      	b.n	800a17a <_strtod_l+0x992>
 800a238:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a2c0 <_strtod_l+0xad8>
 800a23c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a240:	ec57 6b17 	vmov	r6, r7, d7
 800a244:	e799      	b.n	800a17a <_strtod_l+0x992>
 800a246:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a24a:	9b08      	ldr	r3, [sp, #32]
 800a24c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a250:	2b00      	cmp	r3, #0
 800a252:	d1c1      	bne.n	800a1d8 <_strtod_l+0x9f0>
 800a254:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a258:	0d1b      	lsrs	r3, r3, #20
 800a25a:	051b      	lsls	r3, r3, #20
 800a25c:	429d      	cmp	r5, r3
 800a25e:	d1bb      	bne.n	800a1d8 <_strtod_l+0x9f0>
 800a260:	4630      	mov	r0, r6
 800a262:	4639      	mov	r1, r7
 800a264:	f7f6 fd28 	bl	8000cb8 <__aeabi_d2lz>
 800a268:	f7f6 f998 	bl	800059c <__aeabi_l2d>
 800a26c:	4602      	mov	r2, r0
 800a26e:	460b      	mov	r3, r1
 800a270:	4630      	mov	r0, r6
 800a272:	4639      	mov	r1, r7
 800a274:	f7f6 f808 	bl	8000288 <__aeabi_dsub>
 800a278:	460b      	mov	r3, r1
 800a27a:	4602      	mov	r2, r0
 800a27c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a280:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a286:	ea46 060a 	orr.w	r6, r6, sl
 800a28a:	431e      	orrs	r6, r3
 800a28c:	d06f      	beq.n	800a36e <_strtod_l+0xb86>
 800a28e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a2c8 <_strtod_l+0xae0>)
 800a290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a294:	f7f6 fc22 	bl	8000adc <__aeabi_dcmplt>
 800a298:	2800      	cmp	r0, #0
 800a29a:	f47f acd3 	bne.w	8009c44 <_strtod_l+0x45c>
 800a29e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a2d0 <_strtod_l+0xae8>)
 800a2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2a8:	f7f6 fc36 	bl	8000b18 <__aeabi_dcmpgt>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	d093      	beq.n	800a1d8 <_strtod_l+0x9f0>
 800a2b0:	e4c8      	b.n	8009c44 <_strtod_l+0x45c>
 800a2b2:	bf00      	nop
 800a2b4:	f3af 8000 	nop.w
 800a2b8:	00000000 	.word	0x00000000
 800a2bc:	bff00000 	.word	0xbff00000
 800a2c0:	00000000 	.word	0x00000000
 800a2c4:	3ff00000 	.word	0x3ff00000
 800a2c8:	94a03595 	.word	0x94a03595
 800a2cc:	3fdfffff 	.word	0x3fdfffff
 800a2d0:	35afe535 	.word	0x35afe535
 800a2d4:	3fe00000 	.word	0x3fe00000
 800a2d8:	000fffff 	.word	0x000fffff
 800a2dc:	7ff00000 	.word	0x7ff00000
 800a2e0:	7fefffff 	.word	0x7fefffff
 800a2e4:	3ff00000 	.word	0x3ff00000
 800a2e8:	3fe00000 	.word	0x3fe00000
 800a2ec:	7fe00000 	.word	0x7fe00000
 800a2f0:	7c9fffff 	.word	0x7c9fffff
 800a2f4:	9b08      	ldr	r3, [sp, #32]
 800a2f6:	b323      	cbz	r3, 800a342 <_strtod_l+0xb5a>
 800a2f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a2fc:	d821      	bhi.n	800a342 <_strtod_l+0xb5a>
 800a2fe:	a328      	add	r3, pc, #160	@ (adr r3, 800a3a0 <_strtod_l+0xbb8>)
 800a300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a304:	4630      	mov	r0, r6
 800a306:	4639      	mov	r1, r7
 800a308:	f7f6 fbf2 	bl	8000af0 <__aeabi_dcmple>
 800a30c:	b1a0      	cbz	r0, 800a338 <_strtod_l+0xb50>
 800a30e:	4639      	mov	r1, r7
 800a310:	4630      	mov	r0, r6
 800a312:	f7f6 fc49 	bl	8000ba8 <__aeabi_d2uiz>
 800a316:	2801      	cmp	r0, #1
 800a318:	bf38      	it	cc
 800a31a:	2001      	movcc	r0, #1
 800a31c:	f7f6 f8f2 	bl	8000504 <__aeabi_ui2d>
 800a320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a322:	4606      	mov	r6, r0
 800a324:	460f      	mov	r7, r1
 800a326:	b9fb      	cbnz	r3, 800a368 <_strtod_l+0xb80>
 800a328:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a32c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a32e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a330:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a334:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a338:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a33a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a33e:	1b5b      	subs	r3, r3, r5
 800a340:	9311      	str	r3, [sp, #68]	@ 0x44
 800a342:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a346:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a34a:	f003 f835 	bl	800d3b8 <__ulp>
 800a34e:	4650      	mov	r0, sl
 800a350:	ec53 2b10 	vmov	r2, r3, d0
 800a354:	4659      	mov	r1, fp
 800a356:	f7f6 f94f 	bl	80005f8 <__aeabi_dmul>
 800a35a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a35e:	f7f5 ff95 	bl	800028c <__adddf3>
 800a362:	4682      	mov	sl, r0
 800a364:	468b      	mov	fp, r1
 800a366:	e770      	b.n	800a24a <_strtod_l+0xa62>
 800a368:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a36c:	e7e0      	b.n	800a330 <_strtod_l+0xb48>
 800a36e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a3a8 <_strtod_l+0xbc0>)
 800a370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a374:	f7f6 fbb2 	bl	8000adc <__aeabi_dcmplt>
 800a378:	e798      	b.n	800a2ac <_strtod_l+0xac4>
 800a37a:	2300      	movs	r3, #0
 800a37c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a37e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a382:	6013      	str	r3, [r2, #0]
 800a384:	f7ff ba6d 	b.w	8009862 <_strtod_l+0x7a>
 800a388:	2a65      	cmp	r2, #101	@ 0x65
 800a38a:	f43f ab68 	beq.w	8009a5e <_strtod_l+0x276>
 800a38e:	2a45      	cmp	r2, #69	@ 0x45
 800a390:	f43f ab65 	beq.w	8009a5e <_strtod_l+0x276>
 800a394:	2301      	movs	r3, #1
 800a396:	f7ff bba0 	b.w	8009ada <_strtod_l+0x2f2>
 800a39a:	bf00      	nop
 800a39c:	f3af 8000 	nop.w
 800a3a0:	ffc00000 	.word	0xffc00000
 800a3a4:	41dfffff 	.word	0x41dfffff
 800a3a8:	94a03595 	.word	0x94a03595
 800a3ac:	3fcfffff 	.word	0x3fcfffff

0800a3b0 <_strtod_r>:
 800a3b0:	4b01      	ldr	r3, [pc, #4]	@ (800a3b8 <_strtod_r+0x8>)
 800a3b2:	f7ff ba19 	b.w	80097e8 <_strtod_l>
 800a3b6:	bf00      	nop
 800a3b8:	20000030 	.word	0x20000030

0800a3bc <strtod>:
 800a3bc:	460a      	mov	r2, r1
 800a3be:	4601      	mov	r1, r0
 800a3c0:	4802      	ldr	r0, [pc, #8]	@ (800a3cc <strtod+0x10>)
 800a3c2:	4b03      	ldr	r3, [pc, #12]	@ (800a3d0 <strtod+0x14>)
 800a3c4:	6800      	ldr	r0, [r0, #0]
 800a3c6:	f7ff ba0f 	b.w	80097e8 <_strtod_l>
 800a3ca:	bf00      	nop
 800a3cc:	2000019c 	.word	0x2000019c
 800a3d0:	20000030 	.word	0x20000030

0800a3d4 <_strtol_l.isra.0>:
 800a3d4:	2b24      	cmp	r3, #36	@ 0x24
 800a3d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3da:	4686      	mov	lr, r0
 800a3dc:	4690      	mov	r8, r2
 800a3de:	d801      	bhi.n	800a3e4 <_strtol_l.isra.0+0x10>
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d106      	bne.n	800a3f2 <_strtol_l.isra.0+0x1e>
 800a3e4:	f001 f982 	bl	800b6ec <__errno>
 800a3e8:	2316      	movs	r3, #22
 800a3ea:	6003      	str	r3, [r0, #0]
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3f2:	4834      	ldr	r0, [pc, #208]	@ (800a4c4 <_strtol_l.isra.0+0xf0>)
 800a3f4:	460d      	mov	r5, r1
 800a3f6:	462a      	mov	r2, r5
 800a3f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3fc:	5d06      	ldrb	r6, [r0, r4]
 800a3fe:	f016 0608 	ands.w	r6, r6, #8
 800a402:	d1f8      	bne.n	800a3f6 <_strtol_l.isra.0+0x22>
 800a404:	2c2d      	cmp	r4, #45	@ 0x2d
 800a406:	d110      	bne.n	800a42a <_strtol_l.isra.0+0x56>
 800a408:	782c      	ldrb	r4, [r5, #0]
 800a40a:	2601      	movs	r6, #1
 800a40c:	1c95      	adds	r5, r2, #2
 800a40e:	f033 0210 	bics.w	r2, r3, #16
 800a412:	d115      	bne.n	800a440 <_strtol_l.isra.0+0x6c>
 800a414:	2c30      	cmp	r4, #48	@ 0x30
 800a416:	d10d      	bne.n	800a434 <_strtol_l.isra.0+0x60>
 800a418:	782a      	ldrb	r2, [r5, #0]
 800a41a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a41e:	2a58      	cmp	r2, #88	@ 0x58
 800a420:	d108      	bne.n	800a434 <_strtol_l.isra.0+0x60>
 800a422:	786c      	ldrb	r4, [r5, #1]
 800a424:	3502      	adds	r5, #2
 800a426:	2310      	movs	r3, #16
 800a428:	e00a      	b.n	800a440 <_strtol_l.isra.0+0x6c>
 800a42a:	2c2b      	cmp	r4, #43	@ 0x2b
 800a42c:	bf04      	itt	eq
 800a42e:	782c      	ldrbeq	r4, [r5, #0]
 800a430:	1c95      	addeq	r5, r2, #2
 800a432:	e7ec      	b.n	800a40e <_strtol_l.isra.0+0x3a>
 800a434:	2b00      	cmp	r3, #0
 800a436:	d1f6      	bne.n	800a426 <_strtol_l.isra.0+0x52>
 800a438:	2c30      	cmp	r4, #48	@ 0x30
 800a43a:	bf14      	ite	ne
 800a43c:	230a      	movne	r3, #10
 800a43e:	2308      	moveq	r3, #8
 800a440:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a444:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a448:	2200      	movs	r2, #0
 800a44a:	fbbc f9f3 	udiv	r9, ip, r3
 800a44e:	4610      	mov	r0, r2
 800a450:	fb03 ca19 	mls	sl, r3, r9, ip
 800a454:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a458:	2f09      	cmp	r7, #9
 800a45a:	d80f      	bhi.n	800a47c <_strtol_l.isra.0+0xa8>
 800a45c:	463c      	mov	r4, r7
 800a45e:	42a3      	cmp	r3, r4
 800a460:	dd1b      	ble.n	800a49a <_strtol_l.isra.0+0xc6>
 800a462:	1c57      	adds	r7, r2, #1
 800a464:	d007      	beq.n	800a476 <_strtol_l.isra.0+0xa2>
 800a466:	4581      	cmp	r9, r0
 800a468:	d314      	bcc.n	800a494 <_strtol_l.isra.0+0xc0>
 800a46a:	d101      	bne.n	800a470 <_strtol_l.isra.0+0x9c>
 800a46c:	45a2      	cmp	sl, r4
 800a46e:	db11      	blt.n	800a494 <_strtol_l.isra.0+0xc0>
 800a470:	fb00 4003 	mla	r0, r0, r3, r4
 800a474:	2201      	movs	r2, #1
 800a476:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a47a:	e7eb      	b.n	800a454 <_strtol_l.isra.0+0x80>
 800a47c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a480:	2f19      	cmp	r7, #25
 800a482:	d801      	bhi.n	800a488 <_strtol_l.isra.0+0xb4>
 800a484:	3c37      	subs	r4, #55	@ 0x37
 800a486:	e7ea      	b.n	800a45e <_strtol_l.isra.0+0x8a>
 800a488:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a48c:	2f19      	cmp	r7, #25
 800a48e:	d804      	bhi.n	800a49a <_strtol_l.isra.0+0xc6>
 800a490:	3c57      	subs	r4, #87	@ 0x57
 800a492:	e7e4      	b.n	800a45e <_strtol_l.isra.0+0x8a>
 800a494:	f04f 32ff 	mov.w	r2, #4294967295
 800a498:	e7ed      	b.n	800a476 <_strtol_l.isra.0+0xa2>
 800a49a:	1c53      	adds	r3, r2, #1
 800a49c:	d108      	bne.n	800a4b0 <_strtol_l.isra.0+0xdc>
 800a49e:	2322      	movs	r3, #34	@ 0x22
 800a4a0:	f8ce 3000 	str.w	r3, [lr]
 800a4a4:	4660      	mov	r0, ip
 800a4a6:	f1b8 0f00 	cmp.w	r8, #0
 800a4aa:	d0a0      	beq.n	800a3ee <_strtol_l.isra.0+0x1a>
 800a4ac:	1e69      	subs	r1, r5, #1
 800a4ae:	e006      	b.n	800a4be <_strtol_l.isra.0+0xea>
 800a4b0:	b106      	cbz	r6, 800a4b4 <_strtol_l.isra.0+0xe0>
 800a4b2:	4240      	negs	r0, r0
 800a4b4:	f1b8 0f00 	cmp.w	r8, #0
 800a4b8:	d099      	beq.n	800a3ee <_strtol_l.isra.0+0x1a>
 800a4ba:	2a00      	cmp	r2, #0
 800a4bc:	d1f6      	bne.n	800a4ac <_strtol_l.isra.0+0xd8>
 800a4be:	f8c8 1000 	str.w	r1, [r8]
 800a4c2:	e794      	b.n	800a3ee <_strtol_l.isra.0+0x1a>
 800a4c4:	080130b1 	.word	0x080130b1

0800a4c8 <_strtol_r>:
 800a4c8:	f7ff bf84 	b.w	800a3d4 <_strtol_l.isra.0>

0800a4cc <strtol>:
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	460a      	mov	r2, r1
 800a4d0:	4601      	mov	r1, r0
 800a4d2:	4802      	ldr	r0, [pc, #8]	@ (800a4dc <strtol+0x10>)
 800a4d4:	6800      	ldr	r0, [r0, #0]
 800a4d6:	f7ff bf7d 	b.w	800a3d4 <_strtol_l.isra.0>
 800a4da:	bf00      	nop
 800a4dc:	2000019c 	.word	0x2000019c

0800a4e0 <__cvt>:
 800a4e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e4:	ec57 6b10 	vmov	r6, r7, d0
 800a4e8:	2f00      	cmp	r7, #0
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	463b      	mov	r3, r7
 800a4f0:	bfbb      	ittet	lt
 800a4f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a4f6:	461f      	movlt	r7, r3
 800a4f8:	2300      	movge	r3, #0
 800a4fa:	232d      	movlt	r3, #45	@ 0x2d
 800a4fc:	700b      	strb	r3, [r1, #0]
 800a4fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a500:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a504:	4691      	mov	r9, r2
 800a506:	f023 0820 	bic.w	r8, r3, #32
 800a50a:	bfbc      	itt	lt
 800a50c:	4632      	movlt	r2, r6
 800a50e:	4616      	movlt	r6, r2
 800a510:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a514:	d005      	beq.n	800a522 <__cvt+0x42>
 800a516:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a51a:	d100      	bne.n	800a51e <__cvt+0x3e>
 800a51c:	3401      	adds	r4, #1
 800a51e:	2102      	movs	r1, #2
 800a520:	e000      	b.n	800a524 <__cvt+0x44>
 800a522:	2103      	movs	r1, #3
 800a524:	ab03      	add	r3, sp, #12
 800a526:	9301      	str	r3, [sp, #4]
 800a528:	ab02      	add	r3, sp, #8
 800a52a:	9300      	str	r3, [sp, #0]
 800a52c:	ec47 6b10 	vmov	d0, r6, r7
 800a530:	4653      	mov	r3, sl
 800a532:	4622      	mov	r2, r4
 800a534:	f001 f9b8 	bl	800b8a8 <_dtoa_r>
 800a538:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a53c:	4605      	mov	r5, r0
 800a53e:	d119      	bne.n	800a574 <__cvt+0x94>
 800a540:	f019 0f01 	tst.w	r9, #1
 800a544:	d00e      	beq.n	800a564 <__cvt+0x84>
 800a546:	eb00 0904 	add.w	r9, r0, r4
 800a54a:	2200      	movs	r2, #0
 800a54c:	2300      	movs	r3, #0
 800a54e:	4630      	mov	r0, r6
 800a550:	4639      	mov	r1, r7
 800a552:	f7f6 fab9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a556:	b108      	cbz	r0, 800a55c <__cvt+0x7c>
 800a558:	f8cd 900c 	str.w	r9, [sp, #12]
 800a55c:	2230      	movs	r2, #48	@ 0x30
 800a55e:	9b03      	ldr	r3, [sp, #12]
 800a560:	454b      	cmp	r3, r9
 800a562:	d31e      	bcc.n	800a5a2 <__cvt+0xc2>
 800a564:	9b03      	ldr	r3, [sp, #12]
 800a566:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a568:	1b5b      	subs	r3, r3, r5
 800a56a:	4628      	mov	r0, r5
 800a56c:	6013      	str	r3, [r2, #0]
 800a56e:	b004      	add	sp, #16
 800a570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a574:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a578:	eb00 0904 	add.w	r9, r0, r4
 800a57c:	d1e5      	bne.n	800a54a <__cvt+0x6a>
 800a57e:	7803      	ldrb	r3, [r0, #0]
 800a580:	2b30      	cmp	r3, #48	@ 0x30
 800a582:	d10a      	bne.n	800a59a <__cvt+0xba>
 800a584:	2200      	movs	r2, #0
 800a586:	2300      	movs	r3, #0
 800a588:	4630      	mov	r0, r6
 800a58a:	4639      	mov	r1, r7
 800a58c:	f7f6 fa9c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a590:	b918      	cbnz	r0, 800a59a <__cvt+0xba>
 800a592:	f1c4 0401 	rsb	r4, r4, #1
 800a596:	f8ca 4000 	str.w	r4, [sl]
 800a59a:	f8da 3000 	ldr.w	r3, [sl]
 800a59e:	4499      	add	r9, r3
 800a5a0:	e7d3      	b.n	800a54a <__cvt+0x6a>
 800a5a2:	1c59      	adds	r1, r3, #1
 800a5a4:	9103      	str	r1, [sp, #12]
 800a5a6:	701a      	strb	r2, [r3, #0]
 800a5a8:	e7d9      	b.n	800a55e <__cvt+0x7e>

0800a5aa <__exponent>:
 800a5aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5ac:	2900      	cmp	r1, #0
 800a5ae:	bfba      	itte	lt
 800a5b0:	4249      	neglt	r1, r1
 800a5b2:	232d      	movlt	r3, #45	@ 0x2d
 800a5b4:	232b      	movge	r3, #43	@ 0x2b
 800a5b6:	2909      	cmp	r1, #9
 800a5b8:	7002      	strb	r2, [r0, #0]
 800a5ba:	7043      	strb	r3, [r0, #1]
 800a5bc:	dd29      	ble.n	800a612 <__exponent+0x68>
 800a5be:	f10d 0307 	add.w	r3, sp, #7
 800a5c2:	461d      	mov	r5, r3
 800a5c4:	270a      	movs	r7, #10
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	fbb1 f6f7 	udiv	r6, r1, r7
 800a5cc:	fb07 1416 	mls	r4, r7, r6, r1
 800a5d0:	3430      	adds	r4, #48	@ 0x30
 800a5d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	2c63      	cmp	r4, #99	@ 0x63
 800a5da:	f103 33ff 	add.w	r3, r3, #4294967295
 800a5de:	4631      	mov	r1, r6
 800a5e0:	dcf1      	bgt.n	800a5c6 <__exponent+0x1c>
 800a5e2:	3130      	adds	r1, #48	@ 0x30
 800a5e4:	1e94      	subs	r4, r2, #2
 800a5e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a5ea:	1c41      	adds	r1, r0, #1
 800a5ec:	4623      	mov	r3, r4
 800a5ee:	42ab      	cmp	r3, r5
 800a5f0:	d30a      	bcc.n	800a608 <__exponent+0x5e>
 800a5f2:	f10d 0309 	add.w	r3, sp, #9
 800a5f6:	1a9b      	subs	r3, r3, r2
 800a5f8:	42ac      	cmp	r4, r5
 800a5fa:	bf88      	it	hi
 800a5fc:	2300      	movhi	r3, #0
 800a5fe:	3302      	adds	r3, #2
 800a600:	4403      	add	r3, r0
 800a602:	1a18      	subs	r0, r3, r0
 800a604:	b003      	add	sp, #12
 800a606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a608:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a60c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a610:	e7ed      	b.n	800a5ee <__exponent+0x44>
 800a612:	2330      	movs	r3, #48	@ 0x30
 800a614:	3130      	adds	r1, #48	@ 0x30
 800a616:	7083      	strb	r3, [r0, #2]
 800a618:	70c1      	strb	r1, [r0, #3]
 800a61a:	1d03      	adds	r3, r0, #4
 800a61c:	e7f1      	b.n	800a602 <__exponent+0x58>
	...

0800a620 <_printf_float>:
 800a620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a624:	b08d      	sub	sp, #52	@ 0x34
 800a626:	460c      	mov	r4, r1
 800a628:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a62c:	4616      	mov	r6, r2
 800a62e:	461f      	mov	r7, r3
 800a630:	4605      	mov	r5, r0
 800a632:	f000 ffb3 	bl	800b59c <_localeconv_r>
 800a636:	6803      	ldr	r3, [r0, #0]
 800a638:	9304      	str	r3, [sp, #16]
 800a63a:	4618      	mov	r0, r3
 800a63c:	f7f5 fe18 	bl	8000270 <strlen>
 800a640:	2300      	movs	r3, #0
 800a642:	930a      	str	r3, [sp, #40]	@ 0x28
 800a644:	f8d8 3000 	ldr.w	r3, [r8]
 800a648:	9005      	str	r0, [sp, #20]
 800a64a:	3307      	adds	r3, #7
 800a64c:	f023 0307 	bic.w	r3, r3, #7
 800a650:	f103 0208 	add.w	r2, r3, #8
 800a654:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a658:	f8d4 b000 	ldr.w	fp, [r4]
 800a65c:	f8c8 2000 	str.w	r2, [r8]
 800a660:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a664:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a668:	9307      	str	r3, [sp, #28]
 800a66a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a66e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a676:	4b9c      	ldr	r3, [pc, #624]	@ (800a8e8 <_printf_float+0x2c8>)
 800a678:	f04f 32ff 	mov.w	r2, #4294967295
 800a67c:	f7f6 fa56 	bl	8000b2c <__aeabi_dcmpun>
 800a680:	bb70      	cbnz	r0, 800a6e0 <_printf_float+0xc0>
 800a682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a686:	4b98      	ldr	r3, [pc, #608]	@ (800a8e8 <_printf_float+0x2c8>)
 800a688:	f04f 32ff 	mov.w	r2, #4294967295
 800a68c:	f7f6 fa30 	bl	8000af0 <__aeabi_dcmple>
 800a690:	bb30      	cbnz	r0, 800a6e0 <_printf_float+0xc0>
 800a692:	2200      	movs	r2, #0
 800a694:	2300      	movs	r3, #0
 800a696:	4640      	mov	r0, r8
 800a698:	4649      	mov	r1, r9
 800a69a:	f7f6 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800a69e:	b110      	cbz	r0, 800a6a6 <_printf_float+0x86>
 800a6a0:	232d      	movs	r3, #45	@ 0x2d
 800a6a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6a6:	4a91      	ldr	r2, [pc, #580]	@ (800a8ec <_printf_float+0x2cc>)
 800a6a8:	4b91      	ldr	r3, [pc, #580]	@ (800a8f0 <_printf_float+0x2d0>)
 800a6aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a6ae:	bf8c      	ite	hi
 800a6b0:	4690      	movhi	r8, r2
 800a6b2:	4698      	movls	r8, r3
 800a6b4:	2303      	movs	r3, #3
 800a6b6:	6123      	str	r3, [r4, #16]
 800a6b8:	f02b 0304 	bic.w	r3, fp, #4
 800a6bc:	6023      	str	r3, [r4, #0]
 800a6be:	f04f 0900 	mov.w	r9, #0
 800a6c2:	9700      	str	r7, [sp, #0]
 800a6c4:	4633      	mov	r3, r6
 800a6c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	f000 f9d2 	bl	800aa74 <_printf_common>
 800a6d0:	3001      	adds	r0, #1
 800a6d2:	f040 808d 	bne.w	800a7f0 <_printf_float+0x1d0>
 800a6d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6da:	b00d      	add	sp, #52	@ 0x34
 800a6dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e0:	4642      	mov	r2, r8
 800a6e2:	464b      	mov	r3, r9
 800a6e4:	4640      	mov	r0, r8
 800a6e6:	4649      	mov	r1, r9
 800a6e8:	f7f6 fa20 	bl	8000b2c <__aeabi_dcmpun>
 800a6ec:	b140      	cbz	r0, 800a700 <_printf_float+0xe0>
 800a6ee:	464b      	mov	r3, r9
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	bfbc      	itt	lt
 800a6f4:	232d      	movlt	r3, #45	@ 0x2d
 800a6f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a6fa:	4a7e      	ldr	r2, [pc, #504]	@ (800a8f4 <_printf_float+0x2d4>)
 800a6fc:	4b7e      	ldr	r3, [pc, #504]	@ (800a8f8 <_printf_float+0x2d8>)
 800a6fe:	e7d4      	b.n	800a6aa <_printf_float+0x8a>
 800a700:	6863      	ldr	r3, [r4, #4]
 800a702:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a706:	9206      	str	r2, [sp, #24]
 800a708:	1c5a      	adds	r2, r3, #1
 800a70a:	d13b      	bne.n	800a784 <_printf_float+0x164>
 800a70c:	2306      	movs	r3, #6
 800a70e:	6063      	str	r3, [r4, #4]
 800a710:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a714:	2300      	movs	r3, #0
 800a716:	6022      	str	r2, [r4, #0]
 800a718:	9303      	str	r3, [sp, #12]
 800a71a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a71c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a720:	ab09      	add	r3, sp, #36	@ 0x24
 800a722:	9300      	str	r3, [sp, #0]
 800a724:	6861      	ldr	r1, [r4, #4]
 800a726:	ec49 8b10 	vmov	d0, r8, r9
 800a72a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a72e:	4628      	mov	r0, r5
 800a730:	f7ff fed6 	bl	800a4e0 <__cvt>
 800a734:	9b06      	ldr	r3, [sp, #24]
 800a736:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a738:	2b47      	cmp	r3, #71	@ 0x47
 800a73a:	4680      	mov	r8, r0
 800a73c:	d129      	bne.n	800a792 <_printf_float+0x172>
 800a73e:	1cc8      	adds	r0, r1, #3
 800a740:	db02      	blt.n	800a748 <_printf_float+0x128>
 800a742:	6863      	ldr	r3, [r4, #4]
 800a744:	4299      	cmp	r1, r3
 800a746:	dd41      	ble.n	800a7cc <_printf_float+0x1ac>
 800a748:	f1aa 0a02 	sub.w	sl, sl, #2
 800a74c:	fa5f fa8a 	uxtb.w	sl, sl
 800a750:	3901      	subs	r1, #1
 800a752:	4652      	mov	r2, sl
 800a754:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a758:	9109      	str	r1, [sp, #36]	@ 0x24
 800a75a:	f7ff ff26 	bl	800a5aa <__exponent>
 800a75e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a760:	1813      	adds	r3, r2, r0
 800a762:	2a01      	cmp	r2, #1
 800a764:	4681      	mov	r9, r0
 800a766:	6123      	str	r3, [r4, #16]
 800a768:	dc02      	bgt.n	800a770 <_printf_float+0x150>
 800a76a:	6822      	ldr	r2, [r4, #0]
 800a76c:	07d2      	lsls	r2, r2, #31
 800a76e:	d501      	bpl.n	800a774 <_printf_float+0x154>
 800a770:	3301      	adds	r3, #1
 800a772:	6123      	str	r3, [r4, #16]
 800a774:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d0a2      	beq.n	800a6c2 <_printf_float+0xa2>
 800a77c:	232d      	movs	r3, #45	@ 0x2d
 800a77e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a782:	e79e      	b.n	800a6c2 <_printf_float+0xa2>
 800a784:	9a06      	ldr	r2, [sp, #24]
 800a786:	2a47      	cmp	r2, #71	@ 0x47
 800a788:	d1c2      	bne.n	800a710 <_printf_float+0xf0>
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d1c0      	bne.n	800a710 <_printf_float+0xf0>
 800a78e:	2301      	movs	r3, #1
 800a790:	e7bd      	b.n	800a70e <_printf_float+0xee>
 800a792:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a796:	d9db      	bls.n	800a750 <_printf_float+0x130>
 800a798:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a79c:	d118      	bne.n	800a7d0 <_printf_float+0x1b0>
 800a79e:	2900      	cmp	r1, #0
 800a7a0:	6863      	ldr	r3, [r4, #4]
 800a7a2:	dd0b      	ble.n	800a7bc <_printf_float+0x19c>
 800a7a4:	6121      	str	r1, [r4, #16]
 800a7a6:	b913      	cbnz	r3, 800a7ae <_printf_float+0x18e>
 800a7a8:	6822      	ldr	r2, [r4, #0]
 800a7aa:	07d0      	lsls	r0, r2, #31
 800a7ac:	d502      	bpl.n	800a7b4 <_printf_float+0x194>
 800a7ae:	3301      	adds	r3, #1
 800a7b0:	440b      	add	r3, r1
 800a7b2:	6123      	str	r3, [r4, #16]
 800a7b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a7b6:	f04f 0900 	mov.w	r9, #0
 800a7ba:	e7db      	b.n	800a774 <_printf_float+0x154>
 800a7bc:	b913      	cbnz	r3, 800a7c4 <_printf_float+0x1a4>
 800a7be:	6822      	ldr	r2, [r4, #0]
 800a7c0:	07d2      	lsls	r2, r2, #31
 800a7c2:	d501      	bpl.n	800a7c8 <_printf_float+0x1a8>
 800a7c4:	3302      	adds	r3, #2
 800a7c6:	e7f4      	b.n	800a7b2 <_printf_float+0x192>
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	e7f2      	b.n	800a7b2 <_printf_float+0x192>
 800a7cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a7d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7d2:	4299      	cmp	r1, r3
 800a7d4:	db05      	blt.n	800a7e2 <_printf_float+0x1c2>
 800a7d6:	6823      	ldr	r3, [r4, #0]
 800a7d8:	6121      	str	r1, [r4, #16]
 800a7da:	07d8      	lsls	r0, r3, #31
 800a7dc:	d5ea      	bpl.n	800a7b4 <_printf_float+0x194>
 800a7de:	1c4b      	adds	r3, r1, #1
 800a7e0:	e7e7      	b.n	800a7b2 <_printf_float+0x192>
 800a7e2:	2900      	cmp	r1, #0
 800a7e4:	bfd4      	ite	le
 800a7e6:	f1c1 0202 	rsble	r2, r1, #2
 800a7ea:	2201      	movgt	r2, #1
 800a7ec:	4413      	add	r3, r2
 800a7ee:	e7e0      	b.n	800a7b2 <_printf_float+0x192>
 800a7f0:	6823      	ldr	r3, [r4, #0]
 800a7f2:	055a      	lsls	r2, r3, #21
 800a7f4:	d407      	bmi.n	800a806 <_printf_float+0x1e6>
 800a7f6:	6923      	ldr	r3, [r4, #16]
 800a7f8:	4642      	mov	r2, r8
 800a7fa:	4631      	mov	r1, r6
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	47b8      	blx	r7
 800a800:	3001      	adds	r0, #1
 800a802:	d12b      	bne.n	800a85c <_printf_float+0x23c>
 800a804:	e767      	b.n	800a6d6 <_printf_float+0xb6>
 800a806:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a80a:	f240 80dd 	bls.w	800a9c8 <_printf_float+0x3a8>
 800a80e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a812:	2200      	movs	r2, #0
 800a814:	2300      	movs	r3, #0
 800a816:	f7f6 f957 	bl	8000ac8 <__aeabi_dcmpeq>
 800a81a:	2800      	cmp	r0, #0
 800a81c:	d033      	beq.n	800a886 <_printf_float+0x266>
 800a81e:	4a37      	ldr	r2, [pc, #220]	@ (800a8fc <_printf_float+0x2dc>)
 800a820:	2301      	movs	r3, #1
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	f43f af54 	beq.w	800a6d6 <_printf_float+0xb6>
 800a82e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a832:	4543      	cmp	r3, r8
 800a834:	db02      	blt.n	800a83c <_printf_float+0x21c>
 800a836:	6823      	ldr	r3, [r4, #0]
 800a838:	07d8      	lsls	r0, r3, #31
 800a83a:	d50f      	bpl.n	800a85c <_printf_float+0x23c>
 800a83c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a840:	4631      	mov	r1, r6
 800a842:	4628      	mov	r0, r5
 800a844:	47b8      	blx	r7
 800a846:	3001      	adds	r0, #1
 800a848:	f43f af45 	beq.w	800a6d6 <_printf_float+0xb6>
 800a84c:	f04f 0900 	mov.w	r9, #0
 800a850:	f108 38ff 	add.w	r8, r8, #4294967295
 800a854:	f104 0a1a 	add.w	sl, r4, #26
 800a858:	45c8      	cmp	r8, r9
 800a85a:	dc09      	bgt.n	800a870 <_printf_float+0x250>
 800a85c:	6823      	ldr	r3, [r4, #0]
 800a85e:	079b      	lsls	r3, r3, #30
 800a860:	f100 8103 	bmi.w	800aa6a <_printf_float+0x44a>
 800a864:	68e0      	ldr	r0, [r4, #12]
 800a866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a868:	4298      	cmp	r0, r3
 800a86a:	bfb8      	it	lt
 800a86c:	4618      	movlt	r0, r3
 800a86e:	e734      	b.n	800a6da <_printf_float+0xba>
 800a870:	2301      	movs	r3, #1
 800a872:	4652      	mov	r2, sl
 800a874:	4631      	mov	r1, r6
 800a876:	4628      	mov	r0, r5
 800a878:	47b8      	blx	r7
 800a87a:	3001      	adds	r0, #1
 800a87c:	f43f af2b 	beq.w	800a6d6 <_printf_float+0xb6>
 800a880:	f109 0901 	add.w	r9, r9, #1
 800a884:	e7e8      	b.n	800a858 <_printf_float+0x238>
 800a886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a888:	2b00      	cmp	r3, #0
 800a88a:	dc39      	bgt.n	800a900 <_printf_float+0x2e0>
 800a88c:	4a1b      	ldr	r2, [pc, #108]	@ (800a8fc <_printf_float+0x2dc>)
 800a88e:	2301      	movs	r3, #1
 800a890:	4631      	mov	r1, r6
 800a892:	4628      	mov	r0, r5
 800a894:	47b8      	blx	r7
 800a896:	3001      	adds	r0, #1
 800a898:	f43f af1d 	beq.w	800a6d6 <_printf_float+0xb6>
 800a89c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a8a0:	ea59 0303 	orrs.w	r3, r9, r3
 800a8a4:	d102      	bne.n	800a8ac <_printf_float+0x28c>
 800a8a6:	6823      	ldr	r3, [r4, #0]
 800a8a8:	07d9      	lsls	r1, r3, #31
 800a8aa:	d5d7      	bpl.n	800a85c <_printf_float+0x23c>
 800a8ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8b0:	4631      	mov	r1, r6
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	47b8      	blx	r7
 800a8b6:	3001      	adds	r0, #1
 800a8b8:	f43f af0d 	beq.w	800a6d6 <_printf_float+0xb6>
 800a8bc:	f04f 0a00 	mov.w	sl, #0
 800a8c0:	f104 0b1a 	add.w	fp, r4, #26
 800a8c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8c6:	425b      	negs	r3, r3
 800a8c8:	4553      	cmp	r3, sl
 800a8ca:	dc01      	bgt.n	800a8d0 <_printf_float+0x2b0>
 800a8cc:	464b      	mov	r3, r9
 800a8ce:	e793      	b.n	800a7f8 <_printf_float+0x1d8>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	465a      	mov	r2, fp
 800a8d4:	4631      	mov	r1, r6
 800a8d6:	4628      	mov	r0, r5
 800a8d8:	47b8      	blx	r7
 800a8da:	3001      	adds	r0, #1
 800a8dc:	f43f aefb 	beq.w	800a6d6 <_printf_float+0xb6>
 800a8e0:	f10a 0a01 	add.w	sl, sl, #1
 800a8e4:	e7ee      	b.n	800a8c4 <_printf_float+0x2a4>
 800a8e6:	bf00      	nop
 800a8e8:	7fefffff 	.word	0x7fefffff
 800a8ec:	08012e8e 	.word	0x08012e8e
 800a8f0:	08012e8a 	.word	0x08012e8a
 800a8f4:	08012e96 	.word	0x08012e96
 800a8f8:	08012e92 	.word	0x08012e92
 800a8fc:	08012e9a 	.word	0x08012e9a
 800a900:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a902:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a906:	4553      	cmp	r3, sl
 800a908:	bfa8      	it	ge
 800a90a:	4653      	movge	r3, sl
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	4699      	mov	r9, r3
 800a910:	dc36      	bgt.n	800a980 <_printf_float+0x360>
 800a912:	f04f 0b00 	mov.w	fp, #0
 800a916:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a91a:	f104 021a 	add.w	r2, r4, #26
 800a91e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a920:	9306      	str	r3, [sp, #24]
 800a922:	eba3 0309 	sub.w	r3, r3, r9
 800a926:	455b      	cmp	r3, fp
 800a928:	dc31      	bgt.n	800a98e <_printf_float+0x36e>
 800a92a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a92c:	459a      	cmp	sl, r3
 800a92e:	dc3a      	bgt.n	800a9a6 <_printf_float+0x386>
 800a930:	6823      	ldr	r3, [r4, #0]
 800a932:	07da      	lsls	r2, r3, #31
 800a934:	d437      	bmi.n	800a9a6 <_printf_float+0x386>
 800a936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a938:	ebaa 0903 	sub.w	r9, sl, r3
 800a93c:	9b06      	ldr	r3, [sp, #24]
 800a93e:	ebaa 0303 	sub.w	r3, sl, r3
 800a942:	4599      	cmp	r9, r3
 800a944:	bfa8      	it	ge
 800a946:	4699      	movge	r9, r3
 800a948:	f1b9 0f00 	cmp.w	r9, #0
 800a94c:	dc33      	bgt.n	800a9b6 <_printf_float+0x396>
 800a94e:	f04f 0800 	mov.w	r8, #0
 800a952:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a956:	f104 0b1a 	add.w	fp, r4, #26
 800a95a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a95c:	ebaa 0303 	sub.w	r3, sl, r3
 800a960:	eba3 0309 	sub.w	r3, r3, r9
 800a964:	4543      	cmp	r3, r8
 800a966:	f77f af79 	ble.w	800a85c <_printf_float+0x23c>
 800a96a:	2301      	movs	r3, #1
 800a96c:	465a      	mov	r2, fp
 800a96e:	4631      	mov	r1, r6
 800a970:	4628      	mov	r0, r5
 800a972:	47b8      	blx	r7
 800a974:	3001      	adds	r0, #1
 800a976:	f43f aeae 	beq.w	800a6d6 <_printf_float+0xb6>
 800a97a:	f108 0801 	add.w	r8, r8, #1
 800a97e:	e7ec      	b.n	800a95a <_printf_float+0x33a>
 800a980:	4642      	mov	r2, r8
 800a982:	4631      	mov	r1, r6
 800a984:	4628      	mov	r0, r5
 800a986:	47b8      	blx	r7
 800a988:	3001      	adds	r0, #1
 800a98a:	d1c2      	bne.n	800a912 <_printf_float+0x2f2>
 800a98c:	e6a3      	b.n	800a6d6 <_printf_float+0xb6>
 800a98e:	2301      	movs	r3, #1
 800a990:	4631      	mov	r1, r6
 800a992:	4628      	mov	r0, r5
 800a994:	9206      	str	r2, [sp, #24]
 800a996:	47b8      	blx	r7
 800a998:	3001      	adds	r0, #1
 800a99a:	f43f ae9c 	beq.w	800a6d6 <_printf_float+0xb6>
 800a99e:	9a06      	ldr	r2, [sp, #24]
 800a9a0:	f10b 0b01 	add.w	fp, fp, #1
 800a9a4:	e7bb      	b.n	800a91e <_printf_float+0x2fe>
 800a9a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9aa:	4631      	mov	r1, r6
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	47b8      	blx	r7
 800a9b0:	3001      	adds	r0, #1
 800a9b2:	d1c0      	bne.n	800a936 <_printf_float+0x316>
 800a9b4:	e68f      	b.n	800a6d6 <_printf_float+0xb6>
 800a9b6:	9a06      	ldr	r2, [sp, #24]
 800a9b8:	464b      	mov	r3, r9
 800a9ba:	4442      	add	r2, r8
 800a9bc:	4631      	mov	r1, r6
 800a9be:	4628      	mov	r0, r5
 800a9c0:	47b8      	blx	r7
 800a9c2:	3001      	adds	r0, #1
 800a9c4:	d1c3      	bne.n	800a94e <_printf_float+0x32e>
 800a9c6:	e686      	b.n	800a6d6 <_printf_float+0xb6>
 800a9c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a9cc:	f1ba 0f01 	cmp.w	sl, #1
 800a9d0:	dc01      	bgt.n	800a9d6 <_printf_float+0x3b6>
 800a9d2:	07db      	lsls	r3, r3, #31
 800a9d4:	d536      	bpl.n	800aa44 <_printf_float+0x424>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	4642      	mov	r2, r8
 800a9da:	4631      	mov	r1, r6
 800a9dc:	4628      	mov	r0, r5
 800a9de:	47b8      	blx	r7
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	f43f ae78 	beq.w	800a6d6 <_printf_float+0xb6>
 800a9e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9ea:	4631      	mov	r1, r6
 800a9ec:	4628      	mov	r0, r5
 800a9ee:	47b8      	blx	r7
 800a9f0:	3001      	adds	r0, #1
 800a9f2:	f43f ae70 	beq.w	800a6d6 <_printf_float+0xb6>
 800a9f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa02:	f7f6 f861 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa06:	b9c0      	cbnz	r0, 800aa3a <_printf_float+0x41a>
 800aa08:	4653      	mov	r3, sl
 800aa0a:	f108 0201 	add.w	r2, r8, #1
 800aa0e:	4631      	mov	r1, r6
 800aa10:	4628      	mov	r0, r5
 800aa12:	47b8      	blx	r7
 800aa14:	3001      	adds	r0, #1
 800aa16:	d10c      	bne.n	800aa32 <_printf_float+0x412>
 800aa18:	e65d      	b.n	800a6d6 <_printf_float+0xb6>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	465a      	mov	r2, fp
 800aa1e:	4631      	mov	r1, r6
 800aa20:	4628      	mov	r0, r5
 800aa22:	47b8      	blx	r7
 800aa24:	3001      	adds	r0, #1
 800aa26:	f43f ae56 	beq.w	800a6d6 <_printf_float+0xb6>
 800aa2a:	f108 0801 	add.w	r8, r8, #1
 800aa2e:	45d0      	cmp	r8, sl
 800aa30:	dbf3      	blt.n	800aa1a <_printf_float+0x3fa>
 800aa32:	464b      	mov	r3, r9
 800aa34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aa38:	e6df      	b.n	800a7fa <_printf_float+0x1da>
 800aa3a:	f04f 0800 	mov.w	r8, #0
 800aa3e:	f104 0b1a 	add.w	fp, r4, #26
 800aa42:	e7f4      	b.n	800aa2e <_printf_float+0x40e>
 800aa44:	2301      	movs	r3, #1
 800aa46:	4642      	mov	r2, r8
 800aa48:	e7e1      	b.n	800aa0e <_printf_float+0x3ee>
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	464a      	mov	r2, r9
 800aa4e:	4631      	mov	r1, r6
 800aa50:	4628      	mov	r0, r5
 800aa52:	47b8      	blx	r7
 800aa54:	3001      	adds	r0, #1
 800aa56:	f43f ae3e 	beq.w	800a6d6 <_printf_float+0xb6>
 800aa5a:	f108 0801 	add.w	r8, r8, #1
 800aa5e:	68e3      	ldr	r3, [r4, #12]
 800aa60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa62:	1a5b      	subs	r3, r3, r1
 800aa64:	4543      	cmp	r3, r8
 800aa66:	dcf0      	bgt.n	800aa4a <_printf_float+0x42a>
 800aa68:	e6fc      	b.n	800a864 <_printf_float+0x244>
 800aa6a:	f04f 0800 	mov.w	r8, #0
 800aa6e:	f104 0919 	add.w	r9, r4, #25
 800aa72:	e7f4      	b.n	800aa5e <_printf_float+0x43e>

0800aa74 <_printf_common>:
 800aa74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa78:	4616      	mov	r6, r2
 800aa7a:	4698      	mov	r8, r3
 800aa7c:	688a      	ldr	r2, [r1, #8]
 800aa7e:	690b      	ldr	r3, [r1, #16]
 800aa80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa84:	4293      	cmp	r3, r2
 800aa86:	bfb8      	it	lt
 800aa88:	4613      	movlt	r3, r2
 800aa8a:	6033      	str	r3, [r6, #0]
 800aa8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa90:	4607      	mov	r7, r0
 800aa92:	460c      	mov	r4, r1
 800aa94:	b10a      	cbz	r2, 800aa9a <_printf_common+0x26>
 800aa96:	3301      	adds	r3, #1
 800aa98:	6033      	str	r3, [r6, #0]
 800aa9a:	6823      	ldr	r3, [r4, #0]
 800aa9c:	0699      	lsls	r1, r3, #26
 800aa9e:	bf42      	ittt	mi
 800aaa0:	6833      	ldrmi	r3, [r6, #0]
 800aaa2:	3302      	addmi	r3, #2
 800aaa4:	6033      	strmi	r3, [r6, #0]
 800aaa6:	6825      	ldr	r5, [r4, #0]
 800aaa8:	f015 0506 	ands.w	r5, r5, #6
 800aaac:	d106      	bne.n	800aabc <_printf_common+0x48>
 800aaae:	f104 0a19 	add.w	sl, r4, #25
 800aab2:	68e3      	ldr	r3, [r4, #12]
 800aab4:	6832      	ldr	r2, [r6, #0]
 800aab6:	1a9b      	subs	r3, r3, r2
 800aab8:	42ab      	cmp	r3, r5
 800aaba:	dc26      	bgt.n	800ab0a <_printf_common+0x96>
 800aabc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aac0:	6822      	ldr	r2, [r4, #0]
 800aac2:	3b00      	subs	r3, #0
 800aac4:	bf18      	it	ne
 800aac6:	2301      	movne	r3, #1
 800aac8:	0692      	lsls	r2, r2, #26
 800aaca:	d42b      	bmi.n	800ab24 <_printf_common+0xb0>
 800aacc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aad0:	4641      	mov	r1, r8
 800aad2:	4638      	mov	r0, r7
 800aad4:	47c8      	blx	r9
 800aad6:	3001      	adds	r0, #1
 800aad8:	d01e      	beq.n	800ab18 <_printf_common+0xa4>
 800aada:	6823      	ldr	r3, [r4, #0]
 800aadc:	6922      	ldr	r2, [r4, #16]
 800aade:	f003 0306 	and.w	r3, r3, #6
 800aae2:	2b04      	cmp	r3, #4
 800aae4:	bf02      	ittt	eq
 800aae6:	68e5      	ldreq	r5, [r4, #12]
 800aae8:	6833      	ldreq	r3, [r6, #0]
 800aaea:	1aed      	subeq	r5, r5, r3
 800aaec:	68a3      	ldr	r3, [r4, #8]
 800aaee:	bf0c      	ite	eq
 800aaf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aaf4:	2500      	movne	r5, #0
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	bfc4      	itt	gt
 800aafa:	1a9b      	subgt	r3, r3, r2
 800aafc:	18ed      	addgt	r5, r5, r3
 800aafe:	2600      	movs	r6, #0
 800ab00:	341a      	adds	r4, #26
 800ab02:	42b5      	cmp	r5, r6
 800ab04:	d11a      	bne.n	800ab3c <_printf_common+0xc8>
 800ab06:	2000      	movs	r0, #0
 800ab08:	e008      	b.n	800ab1c <_printf_common+0xa8>
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	4652      	mov	r2, sl
 800ab0e:	4641      	mov	r1, r8
 800ab10:	4638      	mov	r0, r7
 800ab12:	47c8      	blx	r9
 800ab14:	3001      	adds	r0, #1
 800ab16:	d103      	bne.n	800ab20 <_printf_common+0xac>
 800ab18:	f04f 30ff 	mov.w	r0, #4294967295
 800ab1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab20:	3501      	adds	r5, #1
 800ab22:	e7c6      	b.n	800aab2 <_printf_common+0x3e>
 800ab24:	18e1      	adds	r1, r4, r3
 800ab26:	1c5a      	adds	r2, r3, #1
 800ab28:	2030      	movs	r0, #48	@ 0x30
 800ab2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab2e:	4422      	add	r2, r4
 800ab30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab38:	3302      	adds	r3, #2
 800ab3a:	e7c7      	b.n	800aacc <_printf_common+0x58>
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	4622      	mov	r2, r4
 800ab40:	4641      	mov	r1, r8
 800ab42:	4638      	mov	r0, r7
 800ab44:	47c8      	blx	r9
 800ab46:	3001      	adds	r0, #1
 800ab48:	d0e6      	beq.n	800ab18 <_printf_common+0xa4>
 800ab4a:	3601      	adds	r6, #1
 800ab4c:	e7d9      	b.n	800ab02 <_printf_common+0x8e>
	...

0800ab50 <_printf_i>:
 800ab50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab54:	7e0f      	ldrb	r7, [r1, #24]
 800ab56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab58:	2f78      	cmp	r7, #120	@ 0x78
 800ab5a:	4691      	mov	r9, r2
 800ab5c:	4680      	mov	r8, r0
 800ab5e:	460c      	mov	r4, r1
 800ab60:	469a      	mov	sl, r3
 800ab62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab66:	d807      	bhi.n	800ab78 <_printf_i+0x28>
 800ab68:	2f62      	cmp	r7, #98	@ 0x62
 800ab6a:	d80a      	bhi.n	800ab82 <_printf_i+0x32>
 800ab6c:	2f00      	cmp	r7, #0
 800ab6e:	f000 80d1 	beq.w	800ad14 <_printf_i+0x1c4>
 800ab72:	2f58      	cmp	r7, #88	@ 0x58
 800ab74:	f000 80b8 	beq.w	800ace8 <_printf_i+0x198>
 800ab78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab80:	e03a      	b.n	800abf8 <_printf_i+0xa8>
 800ab82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab86:	2b15      	cmp	r3, #21
 800ab88:	d8f6      	bhi.n	800ab78 <_printf_i+0x28>
 800ab8a:	a101      	add	r1, pc, #4	@ (adr r1, 800ab90 <_printf_i+0x40>)
 800ab8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab90:	0800abe9 	.word	0x0800abe9
 800ab94:	0800abfd 	.word	0x0800abfd
 800ab98:	0800ab79 	.word	0x0800ab79
 800ab9c:	0800ab79 	.word	0x0800ab79
 800aba0:	0800ab79 	.word	0x0800ab79
 800aba4:	0800ab79 	.word	0x0800ab79
 800aba8:	0800abfd 	.word	0x0800abfd
 800abac:	0800ab79 	.word	0x0800ab79
 800abb0:	0800ab79 	.word	0x0800ab79
 800abb4:	0800ab79 	.word	0x0800ab79
 800abb8:	0800ab79 	.word	0x0800ab79
 800abbc:	0800acfb 	.word	0x0800acfb
 800abc0:	0800ac27 	.word	0x0800ac27
 800abc4:	0800acb5 	.word	0x0800acb5
 800abc8:	0800ab79 	.word	0x0800ab79
 800abcc:	0800ab79 	.word	0x0800ab79
 800abd0:	0800ad1d 	.word	0x0800ad1d
 800abd4:	0800ab79 	.word	0x0800ab79
 800abd8:	0800ac27 	.word	0x0800ac27
 800abdc:	0800ab79 	.word	0x0800ab79
 800abe0:	0800ab79 	.word	0x0800ab79
 800abe4:	0800acbd 	.word	0x0800acbd
 800abe8:	6833      	ldr	r3, [r6, #0]
 800abea:	1d1a      	adds	r2, r3, #4
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	6032      	str	r2, [r6, #0]
 800abf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800abf8:	2301      	movs	r3, #1
 800abfa:	e09c      	b.n	800ad36 <_printf_i+0x1e6>
 800abfc:	6833      	ldr	r3, [r6, #0]
 800abfe:	6820      	ldr	r0, [r4, #0]
 800ac00:	1d19      	adds	r1, r3, #4
 800ac02:	6031      	str	r1, [r6, #0]
 800ac04:	0606      	lsls	r6, r0, #24
 800ac06:	d501      	bpl.n	800ac0c <_printf_i+0xbc>
 800ac08:	681d      	ldr	r5, [r3, #0]
 800ac0a:	e003      	b.n	800ac14 <_printf_i+0xc4>
 800ac0c:	0645      	lsls	r5, r0, #25
 800ac0e:	d5fb      	bpl.n	800ac08 <_printf_i+0xb8>
 800ac10:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac14:	2d00      	cmp	r5, #0
 800ac16:	da03      	bge.n	800ac20 <_printf_i+0xd0>
 800ac18:	232d      	movs	r3, #45	@ 0x2d
 800ac1a:	426d      	negs	r5, r5
 800ac1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac20:	4858      	ldr	r0, [pc, #352]	@ (800ad84 <_printf_i+0x234>)
 800ac22:	230a      	movs	r3, #10
 800ac24:	e011      	b.n	800ac4a <_printf_i+0xfa>
 800ac26:	6821      	ldr	r1, [r4, #0]
 800ac28:	6833      	ldr	r3, [r6, #0]
 800ac2a:	0608      	lsls	r0, r1, #24
 800ac2c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac30:	d402      	bmi.n	800ac38 <_printf_i+0xe8>
 800ac32:	0649      	lsls	r1, r1, #25
 800ac34:	bf48      	it	mi
 800ac36:	b2ad      	uxthmi	r5, r5
 800ac38:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac3a:	4852      	ldr	r0, [pc, #328]	@ (800ad84 <_printf_i+0x234>)
 800ac3c:	6033      	str	r3, [r6, #0]
 800ac3e:	bf14      	ite	ne
 800ac40:	230a      	movne	r3, #10
 800ac42:	2308      	moveq	r3, #8
 800ac44:	2100      	movs	r1, #0
 800ac46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac4a:	6866      	ldr	r6, [r4, #4]
 800ac4c:	60a6      	str	r6, [r4, #8]
 800ac4e:	2e00      	cmp	r6, #0
 800ac50:	db05      	blt.n	800ac5e <_printf_i+0x10e>
 800ac52:	6821      	ldr	r1, [r4, #0]
 800ac54:	432e      	orrs	r6, r5
 800ac56:	f021 0104 	bic.w	r1, r1, #4
 800ac5a:	6021      	str	r1, [r4, #0]
 800ac5c:	d04b      	beq.n	800acf6 <_printf_i+0x1a6>
 800ac5e:	4616      	mov	r6, r2
 800ac60:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac64:	fb03 5711 	mls	r7, r3, r1, r5
 800ac68:	5dc7      	ldrb	r7, [r0, r7]
 800ac6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac6e:	462f      	mov	r7, r5
 800ac70:	42bb      	cmp	r3, r7
 800ac72:	460d      	mov	r5, r1
 800ac74:	d9f4      	bls.n	800ac60 <_printf_i+0x110>
 800ac76:	2b08      	cmp	r3, #8
 800ac78:	d10b      	bne.n	800ac92 <_printf_i+0x142>
 800ac7a:	6823      	ldr	r3, [r4, #0]
 800ac7c:	07df      	lsls	r7, r3, #31
 800ac7e:	d508      	bpl.n	800ac92 <_printf_i+0x142>
 800ac80:	6923      	ldr	r3, [r4, #16]
 800ac82:	6861      	ldr	r1, [r4, #4]
 800ac84:	4299      	cmp	r1, r3
 800ac86:	bfde      	ittt	le
 800ac88:	2330      	movle	r3, #48	@ 0x30
 800ac8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac92:	1b92      	subs	r2, r2, r6
 800ac94:	6122      	str	r2, [r4, #16]
 800ac96:	f8cd a000 	str.w	sl, [sp]
 800ac9a:	464b      	mov	r3, r9
 800ac9c:	aa03      	add	r2, sp, #12
 800ac9e:	4621      	mov	r1, r4
 800aca0:	4640      	mov	r0, r8
 800aca2:	f7ff fee7 	bl	800aa74 <_printf_common>
 800aca6:	3001      	adds	r0, #1
 800aca8:	d14a      	bne.n	800ad40 <_printf_i+0x1f0>
 800acaa:	f04f 30ff 	mov.w	r0, #4294967295
 800acae:	b004      	add	sp, #16
 800acb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acb4:	6823      	ldr	r3, [r4, #0]
 800acb6:	f043 0320 	orr.w	r3, r3, #32
 800acba:	6023      	str	r3, [r4, #0]
 800acbc:	4832      	ldr	r0, [pc, #200]	@ (800ad88 <_printf_i+0x238>)
 800acbe:	2778      	movs	r7, #120	@ 0x78
 800acc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	6831      	ldr	r1, [r6, #0]
 800acc8:	061f      	lsls	r7, r3, #24
 800acca:	f851 5b04 	ldr.w	r5, [r1], #4
 800acce:	d402      	bmi.n	800acd6 <_printf_i+0x186>
 800acd0:	065f      	lsls	r7, r3, #25
 800acd2:	bf48      	it	mi
 800acd4:	b2ad      	uxthmi	r5, r5
 800acd6:	6031      	str	r1, [r6, #0]
 800acd8:	07d9      	lsls	r1, r3, #31
 800acda:	bf44      	itt	mi
 800acdc:	f043 0320 	orrmi.w	r3, r3, #32
 800ace0:	6023      	strmi	r3, [r4, #0]
 800ace2:	b11d      	cbz	r5, 800acec <_printf_i+0x19c>
 800ace4:	2310      	movs	r3, #16
 800ace6:	e7ad      	b.n	800ac44 <_printf_i+0xf4>
 800ace8:	4826      	ldr	r0, [pc, #152]	@ (800ad84 <_printf_i+0x234>)
 800acea:	e7e9      	b.n	800acc0 <_printf_i+0x170>
 800acec:	6823      	ldr	r3, [r4, #0]
 800acee:	f023 0320 	bic.w	r3, r3, #32
 800acf2:	6023      	str	r3, [r4, #0]
 800acf4:	e7f6      	b.n	800ace4 <_printf_i+0x194>
 800acf6:	4616      	mov	r6, r2
 800acf8:	e7bd      	b.n	800ac76 <_printf_i+0x126>
 800acfa:	6833      	ldr	r3, [r6, #0]
 800acfc:	6825      	ldr	r5, [r4, #0]
 800acfe:	6961      	ldr	r1, [r4, #20]
 800ad00:	1d18      	adds	r0, r3, #4
 800ad02:	6030      	str	r0, [r6, #0]
 800ad04:	062e      	lsls	r6, r5, #24
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	d501      	bpl.n	800ad0e <_printf_i+0x1be>
 800ad0a:	6019      	str	r1, [r3, #0]
 800ad0c:	e002      	b.n	800ad14 <_printf_i+0x1c4>
 800ad0e:	0668      	lsls	r0, r5, #25
 800ad10:	d5fb      	bpl.n	800ad0a <_printf_i+0x1ba>
 800ad12:	8019      	strh	r1, [r3, #0]
 800ad14:	2300      	movs	r3, #0
 800ad16:	6123      	str	r3, [r4, #16]
 800ad18:	4616      	mov	r6, r2
 800ad1a:	e7bc      	b.n	800ac96 <_printf_i+0x146>
 800ad1c:	6833      	ldr	r3, [r6, #0]
 800ad1e:	1d1a      	adds	r2, r3, #4
 800ad20:	6032      	str	r2, [r6, #0]
 800ad22:	681e      	ldr	r6, [r3, #0]
 800ad24:	6862      	ldr	r2, [r4, #4]
 800ad26:	2100      	movs	r1, #0
 800ad28:	4630      	mov	r0, r6
 800ad2a:	f7f5 fa51 	bl	80001d0 <memchr>
 800ad2e:	b108      	cbz	r0, 800ad34 <_printf_i+0x1e4>
 800ad30:	1b80      	subs	r0, r0, r6
 800ad32:	6060      	str	r0, [r4, #4]
 800ad34:	6863      	ldr	r3, [r4, #4]
 800ad36:	6123      	str	r3, [r4, #16]
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad3e:	e7aa      	b.n	800ac96 <_printf_i+0x146>
 800ad40:	6923      	ldr	r3, [r4, #16]
 800ad42:	4632      	mov	r2, r6
 800ad44:	4649      	mov	r1, r9
 800ad46:	4640      	mov	r0, r8
 800ad48:	47d0      	blx	sl
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	d0ad      	beq.n	800acaa <_printf_i+0x15a>
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	079b      	lsls	r3, r3, #30
 800ad52:	d413      	bmi.n	800ad7c <_printf_i+0x22c>
 800ad54:	68e0      	ldr	r0, [r4, #12]
 800ad56:	9b03      	ldr	r3, [sp, #12]
 800ad58:	4298      	cmp	r0, r3
 800ad5a:	bfb8      	it	lt
 800ad5c:	4618      	movlt	r0, r3
 800ad5e:	e7a6      	b.n	800acae <_printf_i+0x15e>
 800ad60:	2301      	movs	r3, #1
 800ad62:	4632      	mov	r2, r6
 800ad64:	4649      	mov	r1, r9
 800ad66:	4640      	mov	r0, r8
 800ad68:	47d0      	blx	sl
 800ad6a:	3001      	adds	r0, #1
 800ad6c:	d09d      	beq.n	800acaa <_printf_i+0x15a>
 800ad6e:	3501      	adds	r5, #1
 800ad70:	68e3      	ldr	r3, [r4, #12]
 800ad72:	9903      	ldr	r1, [sp, #12]
 800ad74:	1a5b      	subs	r3, r3, r1
 800ad76:	42ab      	cmp	r3, r5
 800ad78:	dcf2      	bgt.n	800ad60 <_printf_i+0x210>
 800ad7a:	e7eb      	b.n	800ad54 <_printf_i+0x204>
 800ad7c:	2500      	movs	r5, #0
 800ad7e:	f104 0619 	add.w	r6, r4, #25
 800ad82:	e7f5      	b.n	800ad70 <_printf_i+0x220>
 800ad84:	08012e9c 	.word	0x08012e9c
 800ad88:	08012ead 	.word	0x08012ead

0800ad8c <_scanf_float>:
 800ad8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad90:	b087      	sub	sp, #28
 800ad92:	4691      	mov	r9, r2
 800ad94:	9303      	str	r3, [sp, #12]
 800ad96:	688b      	ldr	r3, [r1, #8]
 800ad98:	1e5a      	subs	r2, r3, #1
 800ad9a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ad9e:	bf81      	itttt	hi
 800ada0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ada4:	eb03 0b05 	addhi.w	fp, r3, r5
 800ada8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800adac:	608b      	strhi	r3, [r1, #8]
 800adae:	680b      	ldr	r3, [r1, #0]
 800adb0:	460a      	mov	r2, r1
 800adb2:	f04f 0500 	mov.w	r5, #0
 800adb6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800adba:	f842 3b1c 	str.w	r3, [r2], #28
 800adbe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800adc2:	4680      	mov	r8, r0
 800adc4:	460c      	mov	r4, r1
 800adc6:	bf98      	it	ls
 800adc8:	f04f 0b00 	movls.w	fp, #0
 800adcc:	9201      	str	r2, [sp, #4]
 800adce:	4616      	mov	r6, r2
 800add0:	46aa      	mov	sl, r5
 800add2:	462f      	mov	r7, r5
 800add4:	9502      	str	r5, [sp, #8]
 800add6:	68a2      	ldr	r2, [r4, #8]
 800add8:	b15a      	cbz	r2, 800adf2 <_scanf_float+0x66>
 800adda:	f8d9 3000 	ldr.w	r3, [r9]
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	2b4e      	cmp	r3, #78	@ 0x4e
 800ade2:	d863      	bhi.n	800aeac <_scanf_float+0x120>
 800ade4:	2b40      	cmp	r3, #64	@ 0x40
 800ade6:	d83b      	bhi.n	800ae60 <_scanf_float+0xd4>
 800ade8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800adec:	b2c8      	uxtb	r0, r1
 800adee:	280e      	cmp	r0, #14
 800adf0:	d939      	bls.n	800ae66 <_scanf_float+0xda>
 800adf2:	b11f      	cbz	r7, 800adfc <_scanf_float+0x70>
 800adf4:	6823      	ldr	r3, [r4, #0]
 800adf6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800adfa:	6023      	str	r3, [r4, #0]
 800adfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae00:	f1ba 0f01 	cmp.w	sl, #1
 800ae04:	f200 8114 	bhi.w	800b030 <_scanf_float+0x2a4>
 800ae08:	9b01      	ldr	r3, [sp, #4]
 800ae0a:	429e      	cmp	r6, r3
 800ae0c:	f200 8105 	bhi.w	800b01a <_scanf_float+0x28e>
 800ae10:	2001      	movs	r0, #1
 800ae12:	b007      	add	sp, #28
 800ae14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae18:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ae1c:	2a0d      	cmp	r2, #13
 800ae1e:	d8e8      	bhi.n	800adf2 <_scanf_float+0x66>
 800ae20:	a101      	add	r1, pc, #4	@ (adr r1, 800ae28 <_scanf_float+0x9c>)
 800ae22:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ae26:	bf00      	nop
 800ae28:	0800af71 	.word	0x0800af71
 800ae2c:	0800adf3 	.word	0x0800adf3
 800ae30:	0800adf3 	.word	0x0800adf3
 800ae34:	0800adf3 	.word	0x0800adf3
 800ae38:	0800afcd 	.word	0x0800afcd
 800ae3c:	0800afa7 	.word	0x0800afa7
 800ae40:	0800adf3 	.word	0x0800adf3
 800ae44:	0800adf3 	.word	0x0800adf3
 800ae48:	0800af7f 	.word	0x0800af7f
 800ae4c:	0800adf3 	.word	0x0800adf3
 800ae50:	0800adf3 	.word	0x0800adf3
 800ae54:	0800adf3 	.word	0x0800adf3
 800ae58:	0800adf3 	.word	0x0800adf3
 800ae5c:	0800af3b 	.word	0x0800af3b
 800ae60:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ae64:	e7da      	b.n	800ae1c <_scanf_float+0x90>
 800ae66:	290e      	cmp	r1, #14
 800ae68:	d8c3      	bhi.n	800adf2 <_scanf_float+0x66>
 800ae6a:	a001      	add	r0, pc, #4	@ (adr r0, 800ae70 <_scanf_float+0xe4>)
 800ae6c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ae70:	0800af2b 	.word	0x0800af2b
 800ae74:	0800adf3 	.word	0x0800adf3
 800ae78:	0800af2b 	.word	0x0800af2b
 800ae7c:	0800afbb 	.word	0x0800afbb
 800ae80:	0800adf3 	.word	0x0800adf3
 800ae84:	0800aecd 	.word	0x0800aecd
 800ae88:	0800af11 	.word	0x0800af11
 800ae8c:	0800af11 	.word	0x0800af11
 800ae90:	0800af11 	.word	0x0800af11
 800ae94:	0800af11 	.word	0x0800af11
 800ae98:	0800af11 	.word	0x0800af11
 800ae9c:	0800af11 	.word	0x0800af11
 800aea0:	0800af11 	.word	0x0800af11
 800aea4:	0800af11 	.word	0x0800af11
 800aea8:	0800af11 	.word	0x0800af11
 800aeac:	2b6e      	cmp	r3, #110	@ 0x6e
 800aeae:	d809      	bhi.n	800aec4 <_scanf_float+0x138>
 800aeb0:	2b60      	cmp	r3, #96	@ 0x60
 800aeb2:	d8b1      	bhi.n	800ae18 <_scanf_float+0x8c>
 800aeb4:	2b54      	cmp	r3, #84	@ 0x54
 800aeb6:	d07b      	beq.n	800afb0 <_scanf_float+0x224>
 800aeb8:	2b59      	cmp	r3, #89	@ 0x59
 800aeba:	d19a      	bne.n	800adf2 <_scanf_float+0x66>
 800aebc:	2d07      	cmp	r5, #7
 800aebe:	d198      	bne.n	800adf2 <_scanf_float+0x66>
 800aec0:	2508      	movs	r5, #8
 800aec2:	e02f      	b.n	800af24 <_scanf_float+0x198>
 800aec4:	2b74      	cmp	r3, #116	@ 0x74
 800aec6:	d073      	beq.n	800afb0 <_scanf_float+0x224>
 800aec8:	2b79      	cmp	r3, #121	@ 0x79
 800aeca:	e7f6      	b.n	800aeba <_scanf_float+0x12e>
 800aecc:	6821      	ldr	r1, [r4, #0]
 800aece:	05c8      	lsls	r0, r1, #23
 800aed0:	d51e      	bpl.n	800af10 <_scanf_float+0x184>
 800aed2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800aed6:	6021      	str	r1, [r4, #0]
 800aed8:	3701      	adds	r7, #1
 800aeda:	f1bb 0f00 	cmp.w	fp, #0
 800aede:	d003      	beq.n	800aee8 <_scanf_float+0x15c>
 800aee0:	3201      	adds	r2, #1
 800aee2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aee6:	60a2      	str	r2, [r4, #8]
 800aee8:	68a3      	ldr	r3, [r4, #8]
 800aeea:	3b01      	subs	r3, #1
 800aeec:	60a3      	str	r3, [r4, #8]
 800aeee:	6923      	ldr	r3, [r4, #16]
 800aef0:	3301      	adds	r3, #1
 800aef2:	6123      	str	r3, [r4, #16]
 800aef4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aef8:	3b01      	subs	r3, #1
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	f8c9 3004 	str.w	r3, [r9, #4]
 800af00:	f340 8082 	ble.w	800b008 <_scanf_float+0x27c>
 800af04:	f8d9 3000 	ldr.w	r3, [r9]
 800af08:	3301      	adds	r3, #1
 800af0a:	f8c9 3000 	str.w	r3, [r9]
 800af0e:	e762      	b.n	800add6 <_scanf_float+0x4a>
 800af10:	eb1a 0105 	adds.w	r1, sl, r5
 800af14:	f47f af6d 	bne.w	800adf2 <_scanf_float+0x66>
 800af18:	6822      	ldr	r2, [r4, #0]
 800af1a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800af1e:	6022      	str	r2, [r4, #0]
 800af20:	460d      	mov	r5, r1
 800af22:	468a      	mov	sl, r1
 800af24:	f806 3b01 	strb.w	r3, [r6], #1
 800af28:	e7de      	b.n	800aee8 <_scanf_float+0x15c>
 800af2a:	6822      	ldr	r2, [r4, #0]
 800af2c:	0610      	lsls	r0, r2, #24
 800af2e:	f57f af60 	bpl.w	800adf2 <_scanf_float+0x66>
 800af32:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800af36:	6022      	str	r2, [r4, #0]
 800af38:	e7f4      	b.n	800af24 <_scanf_float+0x198>
 800af3a:	f1ba 0f00 	cmp.w	sl, #0
 800af3e:	d10c      	bne.n	800af5a <_scanf_float+0x1ce>
 800af40:	b977      	cbnz	r7, 800af60 <_scanf_float+0x1d4>
 800af42:	6822      	ldr	r2, [r4, #0]
 800af44:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800af48:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800af4c:	d108      	bne.n	800af60 <_scanf_float+0x1d4>
 800af4e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800af52:	6022      	str	r2, [r4, #0]
 800af54:	f04f 0a01 	mov.w	sl, #1
 800af58:	e7e4      	b.n	800af24 <_scanf_float+0x198>
 800af5a:	f1ba 0f02 	cmp.w	sl, #2
 800af5e:	d050      	beq.n	800b002 <_scanf_float+0x276>
 800af60:	2d01      	cmp	r5, #1
 800af62:	d002      	beq.n	800af6a <_scanf_float+0x1de>
 800af64:	2d04      	cmp	r5, #4
 800af66:	f47f af44 	bne.w	800adf2 <_scanf_float+0x66>
 800af6a:	3501      	adds	r5, #1
 800af6c:	b2ed      	uxtb	r5, r5
 800af6e:	e7d9      	b.n	800af24 <_scanf_float+0x198>
 800af70:	f1ba 0f01 	cmp.w	sl, #1
 800af74:	f47f af3d 	bne.w	800adf2 <_scanf_float+0x66>
 800af78:	f04f 0a02 	mov.w	sl, #2
 800af7c:	e7d2      	b.n	800af24 <_scanf_float+0x198>
 800af7e:	b975      	cbnz	r5, 800af9e <_scanf_float+0x212>
 800af80:	2f00      	cmp	r7, #0
 800af82:	f47f af37 	bne.w	800adf4 <_scanf_float+0x68>
 800af86:	6822      	ldr	r2, [r4, #0]
 800af88:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800af8c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800af90:	f040 8103 	bne.w	800b19a <_scanf_float+0x40e>
 800af94:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800af98:	6022      	str	r2, [r4, #0]
 800af9a:	2501      	movs	r5, #1
 800af9c:	e7c2      	b.n	800af24 <_scanf_float+0x198>
 800af9e:	2d03      	cmp	r5, #3
 800afa0:	d0e3      	beq.n	800af6a <_scanf_float+0x1de>
 800afa2:	2d05      	cmp	r5, #5
 800afa4:	e7df      	b.n	800af66 <_scanf_float+0x1da>
 800afa6:	2d02      	cmp	r5, #2
 800afa8:	f47f af23 	bne.w	800adf2 <_scanf_float+0x66>
 800afac:	2503      	movs	r5, #3
 800afae:	e7b9      	b.n	800af24 <_scanf_float+0x198>
 800afb0:	2d06      	cmp	r5, #6
 800afb2:	f47f af1e 	bne.w	800adf2 <_scanf_float+0x66>
 800afb6:	2507      	movs	r5, #7
 800afb8:	e7b4      	b.n	800af24 <_scanf_float+0x198>
 800afba:	6822      	ldr	r2, [r4, #0]
 800afbc:	0591      	lsls	r1, r2, #22
 800afbe:	f57f af18 	bpl.w	800adf2 <_scanf_float+0x66>
 800afc2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800afc6:	6022      	str	r2, [r4, #0]
 800afc8:	9702      	str	r7, [sp, #8]
 800afca:	e7ab      	b.n	800af24 <_scanf_float+0x198>
 800afcc:	6822      	ldr	r2, [r4, #0]
 800afce:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800afd2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800afd6:	d005      	beq.n	800afe4 <_scanf_float+0x258>
 800afd8:	0550      	lsls	r0, r2, #21
 800afda:	f57f af0a 	bpl.w	800adf2 <_scanf_float+0x66>
 800afde:	2f00      	cmp	r7, #0
 800afe0:	f000 80db 	beq.w	800b19a <_scanf_float+0x40e>
 800afe4:	0591      	lsls	r1, r2, #22
 800afe6:	bf58      	it	pl
 800afe8:	9902      	ldrpl	r1, [sp, #8]
 800afea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800afee:	bf58      	it	pl
 800aff0:	1a79      	subpl	r1, r7, r1
 800aff2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800aff6:	bf58      	it	pl
 800aff8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800affc:	6022      	str	r2, [r4, #0]
 800affe:	2700      	movs	r7, #0
 800b000:	e790      	b.n	800af24 <_scanf_float+0x198>
 800b002:	f04f 0a03 	mov.w	sl, #3
 800b006:	e78d      	b.n	800af24 <_scanf_float+0x198>
 800b008:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b00c:	4649      	mov	r1, r9
 800b00e:	4640      	mov	r0, r8
 800b010:	4798      	blx	r3
 800b012:	2800      	cmp	r0, #0
 800b014:	f43f aedf 	beq.w	800add6 <_scanf_float+0x4a>
 800b018:	e6eb      	b.n	800adf2 <_scanf_float+0x66>
 800b01a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b01e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b022:	464a      	mov	r2, r9
 800b024:	4640      	mov	r0, r8
 800b026:	4798      	blx	r3
 800b028:	6923      	ldr	r3, [r4, #16]
 800b02a:	3b01      	subs	r3, #1
 800b02c:	6123      	str	r3, [r4, #16]
 800b02e:	e6eb      	b.n	800ae08 <_scanf_float+0x7c>
 800b030:	1e6b      	subs	r3, r5, #1
 800b032:	2b06      	cmp	r3, #6
 800b034:	d824      	bhi.n	800b080 <_scanf_float+0x2f4>
 800b036:	2d02      	cmp	r5, #2
 800b038:	d836      	bhi.n	800b0a8 <_scanf_float+0x31c>
 800b03a:	9b01      	ldr	r3, [sp, #4]
 800b03c:	429e      	cmp	r6, r3
 800b03e:	f67f aee7 	bls.w	800ae10 <_scanf_float+0x84>
 800b042:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b046:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b04a:	464a      	mov	r2, r9
 800b04c:	4640      	mov	r0, r8
 800b04e:	4798      	blx	r3
 800b050:	6923      	ldr	r3, [r4, #16]
 800b052:	3b01      	subs	r3, #1
 800b054:	6123      	str	r3, [r4, #16]
 800b056:	e7f0      	b.n	800b03a <_scanf_float+0x2ae>
 800b058:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b05c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b060:	464a      	mov	r2, r9
 800b062:	4640      	mov	r0, r8
 800b064:	4798      	blx	r3
 800b066:	6923      	ldr	r3, [r4, #16]
 800b068:	3b01      	subs	r3, #1
 800b06a:	6123      	str	r3, [r4, #16]
 800b06c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b070:	fa5f fa8a 	uxtb.w	sl, sl
 800b074:	f1ba 0f02 	cmp.w	sl, #2
 800b078:	d1ee      	bne.n	800b058 <_scanf_float+0x2cc>
 800b07a:	3d03      	subs	r5, #3
 800b07c:	b2ed      	uxtb	r5, r5
 800b07e:	1b76      	subs	r6, r6, r5
 800b080:	6823      	ldr	r3, [r4, #0]
 800b082:	05da      	lsls	r2, r3, #23
 800b084:	d530      	bpl.n	800b0e8 <_scanf_float+0x35c>
 800b086:	055b      	lsls	r3, r3, #21
 800b088:	d511      	bpl.n	800b0ae <_scanf_float+0x322>
 800b08a:	9b01      	ldr	r3, [sp, #4]
 800b08c:	429e      	cmp	r6, r3
 800b08e:	f67f aebf 	bls.w	800ae10 <_scanf_float+0x84>
 800b092:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b096:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b09a:	464a      	mov	r2, r9
 800b09c:	4640      	mov	r0, r8
 800b09e:	4798      	blx	r3
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	6123      	str	r3, [r4, #16]
 800b0a6:	e7f0      	b.n	800b08a <_scanf_float+0x2fe>
 800b0a8:	46aa      	mov	sl, r5
 800b0aa:	46b3      	mov	fp, r6
 800b0ac:	e7de      	b.n	800b06c <_scanf_float+0x2e0>
 800b0ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b0b2:	6923      	ldr	r3, [r4, #16]
 800b0b4:	2965      	cmp	r1, #101	@ 0x65
 800b0b6:	f103 33ff 	add.w	r3, r3, #4294967295
 800b0ba:	f106 35ff 	add.w	r5, r6, #4294967295
 800b0be:	6123      	str	r3, [r4, #16]
 800b0c0:	d00c      	beq.n	800b0dc <_scanf_float+0x350>
 800b0c2:	2945      	cmp	r1, #69	@ 0x45
 800b0c4:	d00a      	beq.n	800b0dc <_scanf_float+0x350>
 800b0c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b0ca:	464a      	mov	r2, r9
 800b0cc:	4640      	mov	r0, r8
 800b0ce:	4798      	blx	r3
 800b0d0:	6923      	ldr	r3, [r4, #16]
 800b0d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b0d6:	3b01      	subs	r3, #1
 800b0d8:	1eb5      	subs	r5, r6, #2
 800b0da:	6123      	str	r3, [r4, #16]
 800b0dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b0e0:	464a      	mov	r2, r9
 800b0e2:	4640      	mov	r0, r8
 800b0e4:	4798      	blx	r3
 800b0e6:	462e      	mov	r6, r5
 800b0e8:	6822      	ldr	r2, [r4, #0]
 800b0ea:	f012 0210 	ands.w	r2, r2, #16
 800b0ee:	d001      	beq.n	800b0f4 <_scanf_float+0x368>
 800b0f0:	2000      	movs	r0, #0
 800b0f2:	e68e      	b.n	800ae12 <_scanf_float+0x86>
 800b0f4:	7032      	strb	r2, [r6, #0]
 800b0f6:	6823      	ldr	r3, [r4, #0]
 800b0f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b0fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b100:	d125      	bne.n	800b14e <_scanf_float+0x3c2>
 800b102:	9b02      	ldr	r3, [sp, #8]
 800b104:	429f      	cmp	r7, r3
 800b106:	d00a      	beq.n	800b11e <_scanf_float+0x392>
 800b108:	1bda      	subs	r2, r3, r7
 800b10a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b10e:	429e      	cmp	r6, r3
 800b110:	bf28      	it	cs
 800b112:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b116:	4922      	ldr	r1, [pc, #136]	@ (800b1a0 <_scanf_float+0x414>)
 800b118:	4630      	mov	r0, r6
 800b11a:	f000 f93d 	bl	800b398 <siprintf>
 800b11e:	9901      	ldr	r1, [sp, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	4640      	mov	r0, r8
 800b124:	f7ff f944 	bl	800a3b0 <_strtod_r>
 800b128:	9b03      	ldr	r3, [sp, #12]
 800b12a:	6821      	ldr	r1, [r4, #0]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f011 0f02 	tst.w	r1, #2
 800b132:	ec57 6b10 	vmov	r6, r7, d0
 800b136:	f103 0204 	add.w	r2, r3, #4
 800b13a:	d015      	beq.n	800b168 <_scanf_float+0x3dc>
 800b13c:	9903      	ldr	r1, [sp, #12]
 800b13e:	600a      	str	r2, [r1, #0]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	e9c3 6700 	strd	r6, r7, [r3]
 800b146:	68e3      	ldr	r3, [r4, #12]
 800b148:	3301      	adds	r3, #1
 800b14a:	60e3      	str	r3, [r4, #12]
 800b14c:	e7d0      	b.n	800b0f0 <_scanf_float+0x364>
 800b14e:	9b04      	ldr	r3, [sp, #16]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d0e4      	beq.n	800b11e <_scanf_float+0x392>
 800b154:	9905      	ldr	r1, [sp, #20]
 800b156:	230a      	movs	r3, #10
 800b158:	3101      	adds	r1, #1
 800b15a:	4640      	mov	r0, r8
 800b15c:	f7ff f9b4 	bl	800a4c8 <_strtol_r>
 800b160:	9b04      	ldr	r3, [sp, #16]
 800b162:	9e05      	ldr	r6, [sp, #20]
 800b164:	1ac2      	subs	r2, r0, r3
 800b166:	e7d0      	b.n	800b10a <_scanf_float+0x37e>
 800b168:	f011 0f04 	tst.w	r1, #4
 800b16c:	9903      	ldr	r1, [sp, #12]
 800b16e:	600a      	str	r2, [r1, #0]
 800b170:	d1e6      	bne.n	800b140 <_scanf_float+0x3b4>
 800b172:	681d      	ldr	r5, [r3, #0]
 800b174:	4632      	mov	r2, r6
 800b176:	463b      	mov	r3, r7
 800b178:	4630      	mov	r0, r6
 800b17a:	4639      	mov	r1, r7
 800b17c:	f7f5 fcd6 	bl	8000b2c <__aeabi_dcmpun>
 800b180:	b128      	cbz	r0, 800b18e <_scanf_float+0x402>
 800b182:	4808      	ldr	r0, [pc, #32]	@ (800b1a4 <_scanf_float+0x418>)
 800b184:	f000 fb00 	bl	800b788 <nanf>
 800b188:	ed85 0a00 	vstr	s0, [r5]
 800b18c:	e7db      	b.n	800b146 <_scanf_float+0x3ba>
 800b18e:	4630      	mov	r0, r6
 800b190:	4639      	mov	r1, r7
 800b192:	f7f5 fd29 	bl	8000be8 <__aeabi_d2f>
 800b196:	6028      	str	r0, [r5, #0]
 800b198:	e7d5      	b.n	800b146 <_scanf_float+0x3ba>
 800b19a:	2700      	movs	r7, #0
 800b19c:	e62e      	b.n	800adfc <_scanf_float+0x70>
 800b19e:	bf00      	nop
 800b1a0:	08012ebe 	.word	0x08012ebe
 800b1a4:	0801305d 	.word	0x0801305d

0800b1a8 <std>:
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	b510      	push	{r4, lr}
 800b1ac:	4604      	mov	r4, r0
 800b1ae:	e9c0 3300 	strd	r3, r3, [r0]
 800b1b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1b6:	6083      	str	r3, [r0, #8]
 800b1b8:	8181      	strh	r1, [r0, #12]
 800b1ba:	6643      	str	r3, [r0, #100]	@ 0x64
 800b1bc:	81c2      	strh	r2, [r0, #14]
 800b1be:	6183      	str	r3, [r0, #24]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	2208      	movs	r2, #8
 800b1c4:	305c      	adds	r0, #92	@ 0x5c
 800b1c6:	f000 f94c 	bl	800b462 <memset>
 800b1ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b200 <std+0x58>)
 800b1cc:	6263      	str	r3, [r4, #36]	@ 0x24
 800b1ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b204 <std+0x5c>)
 800b1d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b1d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b208 <std+0x60>)
 800b1d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b1d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b20c <std+0x64>)
 800b1d8:	6323      	str	r3, [r4, #48]	@ 0x30
 800b1da:	4b0d      	ldr	r3, [pc, #52]	@ (800b210 <std+0x68>)
 800b1dc:	6224      	str	r4, [r4, #32]
 800b1de:	429c      	cmp	r4, r3
 800b1e0:	d006      	beq.n	800b1f0 <std+0x48>
 800b1e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b1e6:	4294      	cmp	r4, r2
 800b1e8:	d002      	beq.n	800b1f0 <std+0x48>
 800b1ea:	33d0      	adds	r3, #208	@ 0xd0
 800b1ec:	429c      	cmp	r4, r3
 800b1ee:	d105      	bne.n	800b1fc <std+0x54>
 800b1f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b1f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1f8:	f000 baa2 	b.w	800b740 <__retarget_lock_init_recursive>
 800b1fc:	bd10      	pop	{r4, pc}
 800b1fe:	bf00      	nop
 800b200:	0800b3dd 	.word	0x0800b3dd
 800b204:	0800b3ff 	.word	0x0800b3ff
 800b208:	0800b437 	.word	0x0800b437
 800b20c:	0800b45b 	.word	0x0800b45b
 800b210:	20005168 	.word	0x20005168

0800b214 <stdio_exit_handler>:
 800b214:	4a02      	ldr	r2, [pc, #8]	@ (800b220 <stdio_exit_handler+0xc>)
 800b216:	4903      	ldr	r1, [pc, #12]	@ (800b224 <stdio_exit_handler+0x10>)
 800b218:	4803      	ldr	r0, [pc, #12]	@ (800b228 <stdio_exit_handler+0x14>)
 800b21a:	f000 b869 	b.w	800b2f0 <_fwalk_sglue>
 800b21e:	bf00      	nop
 800b220:	20000024 	.word	0x20000024
 800b224:	0800da05 	.word	0x0800da05
 800b228:	200001a0 	.word	0x200001a0

0800b22c <cleanup_stdio>:
 800b22c:	6841      	ldr	r1, [r0, #4]
 800b22e:	4b0c      	ldr	r3, [pc, #48]	@ (800b260 <cleanup_stdio+0x34>)
 800b230:	4299      	cmp	r1, r3
 800b232:	b510      	push	{r4, lr}
 800b234:	4604      	mov	r4, r0
 800b236:	d001      	beq.n	800b23c <cleanup_stdio+0x10>
 800b238:	f002 fbe4 	bl	800da04 <_fflush_r>
 800b23c:	68a1      	ldr	r1, [r4, #8]
 800b23e:	4b09      	ldr	r3, [pc, #36]	@ (800b264 <cleanup_stdio+0x38>)
 800b240:	4299      	cmp	r1, r3
 800b242:	d002      	beq.n	800b24a <cleanup_stdio+0x1e>
 800b244:	4620      	mov	r0, r4
 800b246:	f002 fbdd 	bl	800da04 <_fflush_r>
 800b24a:	68e1      	ldr	r1, [r4, #12]
 800b24c:	4b06      	ldr	r3, [pc, #24]	@ (800b268 <cleanup_stdio+0x3c>)
 800b24e:	4299      	cmp	r1, r3
 800b250:	d004      	beq.n	800b25c <cleanup_stdio+0x30>
 800b252:	4620      	mov	r0, r4
 800b254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b258:	f002 bbd4 	b.w	800da04 <_fflush_r>
 800b25c:	bd10      	pop	{r4, pc}
 800b25e:	bf00      	nop
 800b260:	20005168 	.word	0x20005168
 800b264:	200051d0 	.word	0x200051d0
 800b268:	20005238 	.word	0x20005238

0800b26c <global_stdio_init.part.0>:
 800b26c:	b510      	push	{r4, lr}
 800b26e:	4b0b      	ldr	r3, [pc, #44]	@ (800b29c <global_stdio_init.part.0+0x30>)
 800b270:	4c0b      	ldr	r4, [pc, #44]	@ (800b2a0 <global_stdio_init.part.0+0x34>)
 800b272:	4a0c      	ldr	r2, [pc, #48]	@ (800b2a4 <global_stdio_init.part.0+0x38>)
 800b274:	601a      	str	r2, [r3, #0]
 800b276:	4620      	mov	r0, r4
 800b278:	2200      	movs	r2, #0
 800b27a:	2104      	movs	r1, #4
 800b27c:	f7ff ff94 	bl	800b1a8 <std>
 800b280:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b284:	2201      	movs	r2, #1
 800b286:	2109      	movs	r1, #9
 800b288:	f7ff ff8e 	bl	800b1a8 <std>
 800b28c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b290:	2202      	movs	r2, #2
 800b292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b296:	2112      	movs	r1, #18
 800b298:	f7ff bf86 	b.w	800b1a8 <std>
 800b29c:	200052a0 	.word	0x200052a0
 800b2a0:	20005168 	.word	0x20005168
 800b2a4:	0800b215 	.word	0x0800b215

0800b2a8 <__sfp_lock_acquire>:
 800b2a8:	4801      	ldr	r0, [pc, #4]	@ (800b2b0 <__sfp_lock_acquire+0x8>)
 800b2aa:	f000 ba4a 	b.w	800b742 <__retarget_lock_acquire_recursive>
 800b2ae:	bf00      	nop
 800b2b0:	200052a9 	.word	0x200052a9

0800b2b4 <__sfp_lock_release>:
 800b2b4:	4801      	ldr	r0, [pc, #4]	@ (800b2bc <__sfp_lock_release+0x8>)
 800b2b6:	f000 ba45 	b.w	800b744 <__retarget_lock_release_recursive>
 800b2ba:	bf00      	nop
 800b2bc:	200052a9 	.word	0x200052a9

0800b2c0 <__sinit>:
 800b2c0:	b510      	push	{r4, lr}
 800b2c2:	4604      	mov	r4, r0
 800b2c4:	f7ff fff0 	bl	800b2a8 <__sfp_lock_acquire>
 800b2c8:	6a23      	ldr	r3, [r4, #32]
 800b2ca:	b11b      	cbz	r3, 800b2d4 <__sinit+0x14>
 800b2cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2d0:	f7ff bff0 	b.w	800b2b4 <__sfp_lock_release>
 800b2d4:	4b04      	ldr	r3, [pc, #16]	@ (800b2e8 <__sinit+0x28>)
 800b2d6:	6223      	str	r3, [r4, #32]
 800b2d8:	4b04      	ldr	r3, [pc, #16]	@ (800b2ec <__sinit+0x2c>)
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d1f5      	bne.n	800b2cc <__sinit+0xc>
 800b2e0:	f7ff ffc4 	bl	800b26c <global_stdio_init.part.0>
 800b2e4:	e7f2      	b.n	800b2cc <__sinit+0xc>
 800b2e6:	bf00      	nop
 800b2e8:	0800b22d 	.word	0x0800b22d
 800b2ec:	200052a0 	.word	0x200052a0

0800b2f0 <_fwalk_sglue>:
 800b2f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f4:	4607      	mov	r7, r0
 800b2f6:	4688      	mov	r8, r1
 800b2f8:	4614      	mov	r4, r2
 800b2fa:	2600      	movs	r6, #0
 800b2fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b300:	f1b9 0901 	subs.w	r9, r9, #1
 800b304:	d505      	bpl.n	800b312 <_fwalk_sglue+0x22>
 800b306:	6824      	ldr	r4, [r4, #0]
 800b308:	2c00      	cmp	r4, #0
 800b30a:	d1f7      	bne.n	800b2fc <_fwalk_sglue+0xc>
 800b30c:	4630      	mov	r0, r6
 800b30e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b312:	89ab      	ldrh	r3, [r5, #12]
 800b314:	2b01      	cmp	r3, #1
 800b316:	d907      	bls.n	800b328 <_fwalk_sglue+0x38>
 800b318:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b31c:	3301      	adds	r3, #1
 800b31e:	d003      	beq.n	800b328 <_fwalk_sglue+0x38>
 800b320:	4629      	mov	r1, r5
 800b322:	4638      	mov	r0, r7
 800b324:	47c0      	blx	r8
 800b326:	4306      	orrs	r6, r0
 800b328:	3568      	adds	r5, #104	@ 0x68
 800b32a:	e7e9      	b.n	800b300 <_fwalk_sglue+0x10>

0800b32c <sniprintf>:
 800b32c:	b40c      	push	{r2, r3}
 800b32e:	b530      	push	{r4, r5, lr}
 800b330:	4b18      	ldr	r3, [pc, #96]	@ (800b394 <sniprintf+0x68>)
 800b332:	1e0c      	subs	r4, r1, #0
 800b334:	681d      	ldr	r5, [r3, #0]
 800b336:	b09d      	sub	sp, #116	@ 0x74
 800b338:	da08      	bge.n	800b34c <sniprintf+0x20>
 800b33a:	238b      	movs	r3, #139	@ 0x8b
 800b33c:	602b      	str	r3, [r5, #0]
 800b33e:	f04f 30ff 	mov.w	r0, #4294967295
 800b342:	b01d      	add	sp, #116	@ 0x74
 800b344:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b348:	b002      	add	sp, #8
 800b34a:	4770      	bx	lr
 800b34c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b350:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b354:	f04f 0300 	mov.w	r3, #0
 800b358:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b35a:	bf14      	ite	ne
 800b35c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b360:	4623      	moveq	r3, r4
 800b362:	9304      	str	r3, [sp, #16]
 800b364:	9307      	str	r3, [sp, #28]
 800b366:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b36a:	9002      	str	r0, [sp, #8]
 800b36c:	9006      	str	r0, [sp, #24]
 800b36e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b372:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b374:	ab21      	add	r3, sp, #132	@ 0x84
 800b376:	a902      	add	r1, sp, #8
 800b378:	4628      	mov	r0, r5
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	f002 f9c2 	bl	800d704 <_svfiprintf_r>
 800b380:	1c43      	adds	r3, r0, #1
 800b382:	bfbc      	itt	lt
 800b384:	238b      	movlt	r3, #139	@ 0x8b
 800b386:	602b      	strlt	r3, [r5, #0]
 800b388:	2c00      	cmp	r4, #0
 800b38a:	d0da      	beq.n	800b342 <sniprintf+0x16>
 800b38c:	9b02      	ldr	r3, [sp, #8]
 800b38e:	2200      	movs	r2, #0
 800b390:	701a      	strb	r2, [r3, #0]
 800b392:	e7d6      	b.n	800b342 <sniprintf+0x16>
 800b394:	2000019c 	.word	0x2000019c

0800b398 <siprintf>:
 800b398:	b40e      	push	{r1, r2, r3}
 800b39a:	b510      	push	{r4, lr}
 800b39c:	b09d      	sub	sp, #116	@ 0x74
 800b39e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b3a0:	9002      	str	r0, [sp, #8]
 800b3a2:	9006      	str	r0, [sp, #24]
 800b3a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b3a8:	480a      	ldr	r0, [pc, #40]	@ (800b3d4 <siprintf+0x3c>)
 800b3aa:	9107      	str	r1, [sp, #28]
 800b3ac:	9104      	str	r1, [sp, #16]
 800b3ae:	490a      	ldr	r1, [pc, #40]	@ (800b3d8 <siprintf+0x40>)
 800b3b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3b4:	9105      	str	r1, [sp, #20]
 800b3b6:	2400      	movs	r4, #0
 800b3b8:	a902      	add	r1, sp, #8
 800b3ba:	6800      	ldr	r0, [r0, #0]
 800b3bc:	9301      	str	r3, [sp, #4]
 800b3be:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b3c0:	f002 f9a0 	bl	800d704 <_svfiprintf_r>
 800b3c4:	9b02      	ldr	r3, [sp, #8]
 800b3c6:	701c      	strb	r4, [r3, #0]
 800b3c8:	b01d      	add	sp, #116	@ 0x74
 800b3ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3ce:	b003      	add	sp, #12
 800b3d0:	4770      	bx	lr
 800b3d2:	bf00      	nop
 800b3d4:	2000019c 	.word	0x2000019c
 800b3d8:	ffff0208 	.word	0xffff0208

0800b3dc <__sread>:
 800b3dc:	b510      	push	{r4, lr}
 800b3de:	460c      	mov	r4, r1
 800b3e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3e4:	f000 f95e 	bl	800b6a4 <_read_r>
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	bfab      	itete	ge
 800b3ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b3ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b3f0:	181b      	addge	r3, r3, r0
 800b3f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b3f6:	bfac      	ite	ge
 800b3f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b3fa:	81a3      	strhlt	r3, [r4, #12]
 800b3fc:	bd10      	pop	{r4, pc}

0800b3fe <__swrite>:
 800b3fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b402:	461f      	mov	r7, r3
 800b404:	898b      	ldrh	r3, [r1, #12]
 800b406:	05db      	lsls	r3, r3, #23
 800b408:	4605      	mov	r5, r0
 800b40a:	460c      	mov	r4, r1
 800b40c:	4616      	mov	r6, r2
 800b40e:	d505      	bpl.n	800b41c <__swrite+0x1e>
 800b410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b414:	2302      	movs	r3, #2
 800b416:	2200      	movs	r2, #0
 800b418:	f000 f932 	bl	800b680 <_lseek_r>
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b422:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b426:	81a3      	strh	r3, [r4, #12]
 800b428:	4632      	mov	r2, r6
 800b42a:	463b      	mov	r3, r7
 800b42c:	4628      	mov	r0, r5
 800b42e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b432:	f000 b949 	b.w	800b6c8 <_write_r>

0800b436 <__sseek>:
 800b436:	b510      	push	{r4, lr}
 800b438:	460c      	mov	r4, r1
 800b43a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b43e:	f000 f91f 	bl	800b680 <_lseek_r>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	89a3      	ldrh	r3, [r4, #12]
 800b446:	bf15      	itete	ne
 800b448:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b44a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b44e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b452:	81a3      	strheq	r3, [r4, #12]
 800b454:	bf18      	it	ne
 800b456:	81a3      	strhne	r3, [r4, #12]
 800b458:	bd10      	pop	{r4, pc}

0800b45a <__sclose>:
 800b45a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b45e:	f000 b8a1 	b.w	800b5a4 <_close_r>

0800b462 <memset>:
 800b462:	4402      	add	r2, r0
 800b464:	4603      	mov	r3, r0
 800b466:	4293      	cmp	r3, r2
 800b468:	d100      	bne.n	800b46c <memset+0xa>
 800b46a:	4770      	bx	lr
 800b46c:	f803 1b01 	strb.w	r1, [r3], #1
 800b470:	e7f9      	b.n	800b466 <memset+0x4>

0800b472 <strcat>:
 800b472:	b510      	push	{r4, lr}
 800b474:	4602      	mov	r2, r0
 800b476:	7814      	ldrb	r4, [r2, #0]
 800b478:	4613      	mov	r3, r2
 800b47a:	3201      	adds	r2, #1
 800b47c:	2c00      	cmp	r4, #0
 800b47e:	d1fa      	bne.n	800b476 <strcat+0x4>
 800b480:	3b01      	subs	r3, #1
 800b482:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b48a:	2a00      	cmp	r2, #0
 800b48c:	d1f9      	bne.n	800b482 <strcat+0x10>
 800b48e:	bd10      	pop	{r4, pc}

0800b490 <strchr>:
 800b490:	b2c9      	uxtb	r1, r1
 800b492:	4603      	mov	r3, r0
 800b494:	4618      	mov	r0, r3
 800b496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b49a:	b112      	cbz	r2, 800b4a2 <strchr+0x12>
 800b49c:	428a      	cmp	r2, r1
 800b49e:	d1f9      	bne.n	800b494 <strchr+0x4>
 800b4a0:	4770      	bx	lr
 800b4a2:	2900      	cmp	r1, #0
 800b4a4:	bf18      	it	ne
 800b4a6:	2000      	movne	r0, #0
 800b4a8:	4770      	bx	lr

0800b4aa <strncat>:
 800b4aa:	b530      	push	{r4, r5, lr}
 800b4ac:	4604      	mov	r4, r0
 800b4ae:	7825      	ldrb	r5, [r4, #0]
 800b4b0:	4623      	mov	r3, r4
 800b4b2:	3401      	adds	r4, #1
 800b4b4:	2d00      	cmp	r5, #0
 800b4b6:	d1fa      	bne.n	800b4ae <strncat+0x4>
 800b4b8:	3a01      	subs	r2, #1
 800b4ba:	d304      	bcc.n	800b4c6 <strncat+0x1c>
 800b4bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4c0:	f803 4b01 	strb.w	r4, [r3], #1
 800b4c4:	b904      	cbnz	r4, 800b4c8 <strncat+0x1e>
 800b4c6:	bd30      	pop	{r4, r5, pc}
 800b4c8:	2a00      	cmp	r2, #0
 800b4ca:	d1f5      	bne.n	800b4b8 <strncat+0xe>
 800b4cc:	701a      	strb	r2, [r3, #0]
 800b4ce:	e7f3      	b.n	800b4b8 <strncat+0xe>

0800b4d0 <strncmp>:
 800b4d0:	b510      	push	{r4, lr}
 800b4d2:	b16a      	cbz	r2, 800b4f0 <strncmp+0x20>
 800b4d4:	3901      	subs	r1, #1
 800b4d6:	1884      	adds	r4, r0, r2
 800b4d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d103      	bne.n	800b4ec <strncmp+0x1c>
 800b4e4:	42a0      	cmp	r0, r4
 800b4e6:	d001      	beq.n	800b4ec <strncmp+0x1c>
 800b4e8:	2a00      	cmp	r2, #0
 800b4ea:	d1f5      	bne.n	800b4d8 <strncmp+0x8>
 800b4ec:	1ad0      	subs	r0, r2, r3
 800b4ee:	bd10      	pop	{r4, pc}
 800b4f0:	4610      	mov	r0, r2
 800b4f2:	e7fc      	b.n	800b4ee <strncmp+0x1e>

0800b4f4 <strncpy>:
 800b4f4:	b510      	push	{r4, lr}
 800b4f6:	3901      	subs	r1, #1
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	b132      	cbz	r2, 800b50a <strncpy+0x16>
 800b4fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b500:	f803 4b01 	strb.w	r4, [r3], #1
 800b504:	3a01      	subs	r2, #1
 800b506:	2c00      	cmp	r4, #0
 800b508:	d1f7      	bne.n	800b4fa <strncpy+0x6>
 800b50a:	441a      	add	r2, r3
 800b50c:	2100      	movs	r1, #0
 800b50e:	4293      	cmp	r3, r2
 800b510:	d100      	bne.n	800b514 <strncpy+0x20>
 800b512:	bd10      	pop	{r4, pc}
 800b514:	f803 1b01 	strb.w	r1, [r3], #1
 800b518:	e7f9      	b.n	800b50e <strncpy+0x1a>

0800b51a <__strtok_r>:
 800b51a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b51c:	4604      	mov	r4, r0
 800b51e:	b908      	cbnz	r0, 800b524 <__strtok_r+0xa>
 800b520:	6814      	ldr	r4, [r2, #0]
 800b522:	b144      	cbz	r4, 800b536 <__strtok_r+0x1c>
 800b524:	4620      	mov	r0, r4
 800b526:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b52a:	460f      	mov	r7, r1
 800b52c:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b530:	b91e      	cbnz	r6, 800b53a <__strtok_r+0x20>
 800b532:	b965      	cbnz	r5, 800b54e <__strtok_r+0x34>
 800b534:	6015      	str	r5, [r2, #0]
 800b536:	2000      	movs	r0, #0
 800b538:	e005      	b.n	800b546 <__strtok_r+0x2c>
 800b53a:	42b5      	cmp	r5, r6
 800b53c:	d1f6      	bne.n	800b52c <__strtok_r+0x12>
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d1f0      	bne.n	800b524 <__strtok_r+0xa>
 800b542:	6014      	str	r4, [r2, #0]
 800b544:	7003      	strb	r3, [r0, #0]
 800b546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b548:	461c      	mov	r4, r3
 800b54a:	e00c      	b.n	800b566 <__strtok_r+0x4c>
 800b54c:	b91d      	cbnz	r5, 800b556 <__strtok_r+0x3c>
 800b54e:	4627      	mov	r7, r4
 800b550:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b554:	460e      	mov	r6, r1
 800b556:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b55a:	42ab      	cmp	r3, r5
 800b55c:	d1f6      	bne.n	800b54c <__strtok_r+0x32>
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d0f2      	beq.n	800b548 <__strtok_r+0x2e>
 800b562:	2300      	movs	r3, #0
 800b564:	703b      	strb	r3, [r7, #0]
 800b566:	6014      	str	r4, [r2, #0]
 800b568:	e7ed      	b.n	800b546 <__strtok_r+0x2c>

0800b56a <strtok_r>:
 800b56a:	2301      	movs	r3, #1
 800b56c:	f7ff bfd5 	b.w	800b51a <__strtok_r>

0800b570 <strstr>:
 800b570:	780a      	ldrb	r2, [r1, #0]
 800b572:	b570      	push	{r4, r5, r6, lr}
 800b574:	b96a      	cbnz	r2, 800b592 <strstr+0x22>
 800b576:	bd70      	pop	{r4, r5, r6, pc}
 800b578:	429a      	cmp	r2, r3
 800b57a:	d109      	bne.n	800b590 <strstr+0x20>
 800b57c:	460c      	mov	r4, r1
 800b57e:	4605      	mov	r5, r0
 800b580:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b584:	2b00      	cmp	r3, #0
 800b586:	d0f6      	beq.n	800b576 <strstr+0x6>
 800b588:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b58c:	429e      	cmp	r6, r3
 800b58e:	d0f7      	beq.n	800b580 <strstr+0x10>
 800b590:	3001      	adds	r0, #1
 800b592:	7803      	ldrb	r3, [r0, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d1ef      	bne.n	800b578 <strstr+0x8>
 800b598:	4618      	mov	r0, r3
 800b59a:	e7ec      	b.n	800b576 <strstr+0x6>

0800b59c <_localeconv_r>:
 800b59c:	4800      	ldr	r0, [pc, #0]	@ (800b5a0 <_localeconv_r+0x4>)
 800b59e:	4770      	bx	lr
 800b5a0:	20000120 	.word	0x20000120

0800b5a4 <_close_r>:
 800b5a4:	b538      	push	{r3, r4, r5, lr}
 800b5a6:	4d06      	ldr	r5, [pc, #24]	@ (800b5c0 <_close_r+0x1c>)
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	4604      	mov	r4, r0
 800b5ac:	4608      	mov	r0, r1
 800b5ae:	602b      	str	r3, [r5, #0]
 800b5b0:	f7f7 fe22 	bl	80031f8 <_close>
 800b5b4:	1c43      	adds	r3, r0, #1
 800b5b6:	d102      	bne.n	800b5be <_close_r+0x1a>
 800b5b8:	682b      	ldr	r3, [r5, #0]
 800b5ba:	b103      	cbz	r3, 800b5be <_close_r+0x1a>
 800b5bc:	6023      	str	r3, [r4, #0]
 800b5be:	bd38      	pop	{r3, r4, r5, pc}
 800b5c0:	200052a4 	.word	0x200052a4

0800b5c4 <_reclaim_reent>:
 800b5c4:	4b2d      	ldr	r3, [pc, #180]	@ (800b67c <_reclaim_reent+0xb8>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4283      	cmp	r3, r0
 800b5ca:	b570      	push	{r4, r5, r6, lr}
 800b5cc:	4604      	mov	r4, r0
 800b5ce:	d053      	beq.n	800b678 <_reclaim_reent+0xb4>
 800b5d0:	69c3      	ldr	r3, [r0, #28]
 800b5d2:	b31b      	cbz	r3, 800b61c <_reclaim_reent+0x58>
 800b5d4:	68db      	ldr	r3, [r3, #12]
 800b5d6:	b163      	cbz	r3, 800b5f2 <_reclaim_reent+0x2e>
 800b5d8:	2500      	movs	r5, #0
 800b5da:	69e3      	ldr	r3, [r4, #28]
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	5959      	ldr	r1, [r3, r5]
 800b5e0:	b9b1      	cbnz	r1, 800b610 <_reclaim_reent+0x4c>
 800b5e2:	3504      	adds	r5, #4
 800b5e4:	2d80      	cmp	r5, #128	@ 0x80
 800b5e6:	d1f8      	bne.n	800b5da <_reclaim_reent+0x16>
 800b5e8:	69e3      	ldr	r3, [r4, #28]
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	68d9      	ldr	r1, [r3, #12]
 800b5ee:	f000 ff2b 	bl	800c448 <_free_r>
 800b5f2:	69e3      	ldr	r3, [r4, #28]
 800b5f4:	6819      	ldr	r1, [r3, #0]
 800b5f6:	b111      	cbz	r1, 800b5fe <_reclaim_reent+0x3a>
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	f000 ff25 	bl	800c448 <_free_r>
 800b5fe:	69e3      	ldr	r3, [r4, #28]
 800b600:	689d      	ldr	r5, [r3, #8]
 800b602:	b15d      	cbz	r5, 800b61c <_reclaim_reent+0x58>
 800b604:	4629      	mov	r1, r5
 800b606:	4620      	mov	r0, r4
 800b608:	682d      	ldr	r5, [r5, #0]
 800b60a:	f000 ff1d 	bl	800c448 <_free_r>
 800b60e:	e7f8      	b.n	800b602 <_reclaim_reent+0x3e>
 800b610:	680e      	ldr	r6, [r1, #0]
 800b612:	4620      	mov	r0, r4
 800b614:	f000 ff18 	bl	800c448 <_free_r>
 800b618:	4631      	mov	r1, r6
 800b61a:	e7e1      	b.n	800b5e0 <_reclaim_reent+0x1c>
 800b61c:	6961      	ldr	r1, [r4, #20]
 800b61e:	b111      	cbz	r1, 800b626 <_reclaim_reent+0x62>
 800b620:	4620      	mov	r0, r4
 800b622:	f000 ff11 	bl	800c448 <_free_r>
 800b626:	69e1      	ldr	r1, [r4, #28]
 800b628:	b111      	cbz	r1, 800b630 <_reclaim_reent+0x6c>
 800b62a:	4620      	mov	r0, r4
 800b62c:	f000 ff0c 	bl	800c448 <_free_r>
 800b630:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b632:	b111      	cbz	r1, 800b63a <_reclaim_reent+0x76>
 800b634:	4620      	mov	r0, r4
 800b636:	f000 ff07 	bl	800c448 <_free_r>
 800b63a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b63c:	b111      	cbz	r1, 800b644 <_reclaim_reent+0x80>
 800b63e:	4620      	mov	r0, r4
 800b640:	f000 ff02 	bl	800c448 <_free_r>
 800b644:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b646:	b111      	cbz	r1, 800b64e <_reclaim_reent+0x8a>
 800b648:	4620      	mov	r0, r4
 800b64a:	f000 fefd 	bl	800c448 <_free_r>
 800b64e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b650:	b111      	cbz	r1, 800b658 <_reclaim_reent+0x94>
 800b652:	4620      	mov	r0, r4
 800b654:	f000 fef8 	bl	800c448 <_free_r>
 800b658:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b65a:	b111      	cbz	r1, 800b662 <_reclaim_reent+0x9e>
 800b65c:	4620      	mov	r0, r4
 800b65e:	f000 fef3 	bl	800c448 <_free_r>
 800b662:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b664:	b111      	cbz	r1, 800b66c <_reclaim_reent+0xa8>
 800b666:	4620      	mov	r0, r4
 800b668:	f000 feee 	bl	800c448 <_free_r>
 800b66c:	6a23      	ldr	r3, [r4, #32]
 800b66e:	b11b      	cbz	r3, 800b678 <_reclaim_reent+0xb4>
 800b670:	4620      	mov	r0, r4
 800b672:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b676:	4718      	bx	r3
 800b678:	bd70      	pop	{r4, r5, r6, pc}
 800b67a:	bf00      	nop
 800b67c:	2000019c 	.word	0x2000019c

0800b680 <_lseek_r>:
 800b680:	b538      	push	{r3, r4, r5, lr}
 800b682:	4d07      	ldr	r5, [pc, #28]	@ (800b6a0 <_lseek_r+0x20>)
 800b684:	4604      	mov	r4, r0
 800b686:	4608      	mov	r0, r1
 800b688:	4611      	mov	r1, r2
 800b68a:	2200      	movs	r2, #0
 800b68c:	602a      	str	r2, [r5, #0]
 800b68e:	461a      	mov	r2, r3
 800b690:	f7f7 fdd9 	bl	8003246 <_lseek>
 800b694:	1c43      	adds	r3, r0, #1
 800b696:	d102      	bne.n	800b69e <_lseek_r+0x1e>
 800b698:	682b      	ldr	r3, [r5, #0]
 800b69a:	b103      	cbz	r3, 800b69e <_lseek_r+0x1e>
 800b69c:	6023      	str	r3, [r4, #0]
 800b69e:	bd38      	pop	{r3, r4, r5, pc}
 800b6a0:	200052a4 	.word	0x200052a4

0800b6a4 <_read_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	4d07      	ldr	r5, [pc, #28]	@ (800b6c4 <_read_r+0x20>)
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	602a      	str	r2, [r5, #0]
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	f7f7 fd67 	bl	8003186 <_read>
 800b6b8:	1c43      	adds	r3, r0, #1
 800b6ba:	d102      	bne.n	800b6c2 <_read_r+0x1e>
 800b6bc:	682b      	ldr	r3, [r5, #0]
 800b6be:	b103      	cbz	r3, 800b6c2 <_read_r+0x1e>
 800b6c0:	6023      	str	r3, [r4, #0]
 800b6c2:	bd38      	pop	{r3, r4, r5, pc}
 800b6c4:	200052a4 	.word	0x200052a4

0800b6c8 <_write_r>:
 800b6c8:	b538      	push	{r3, r4, r5, lr}
 800b6ca:	4d07      	ldr	r5, [pc, #28]	@ (800b6e8 <_write_r+0x20>)
 800b6cc:	4604      	mov	r4, r0
 800b6ce:	4608      	mov	r0, r1
 800b6d0:	4611      	mov	r1, r2
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	602a      	str	r2, [r5, #0]
 800b6d6:	461a      	mov	r2, r3
 800b6d8:	f7f7 fd72 	bl	80031c0 <_write>
 800b6dc:	1c43      	adds	r3, r0, #1
 800b6de:	d102      	bne.n	800b6e6 <_write_r+0x1e>
 800b6e0:	682b      	ldr	r3, [r5, #0]
 800b6e2:	b103      	cbz	r3, 800b6e6 <_write_r+0x1e>
 800b6e4:	6023      	str	r3, [r4, #0]
 800b6e6:	bd38      	pop	{r3, r4, r5, pc}
 800b6e8:	200052a4 	.word	0x200052a4

0800b6ec <__errno>:
 800b6ec:	4b01      	ldr	r3, [pc, #4]	@ (800b6f4 <__errno+0x8>)
 800b6ee:	6818      	ldr	r0, [r3, #0]
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	2000019c 	.word	0x2000019c

0800b6f8 <__libc_init_array>:
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	4d0d      	ldr	r5, [pc, #52]	@ (800b730 <__libc_init_array+0x38>)
 800b6fc:	4c0d      	ldr	r4, [pc, #52]	@ (800b734 <__libc_init_array+0x3c>)
 800b6fe:	1b64      	subs	r4, r4, r5
 800b700:	10a4      	asrs	r4, r4, #2
 800b702:	2600      	movs	r6, #0
 800b704:	42a6      	cmp	r6, r4
 800b706:	d109      	bne.n	800b71c <__libc_init_array+0x24>
 800b708:	4d0b      	ldr	r5, [pc, #44]	@ (800b738 <__libc_init_array+0x40>)
 800b70a:	4c0c      	ldr	r4, [pc, #48]	@ (800b73c <__libc_init_array+0x44>)
 800b70c:	f002 fcea 	bl	800e0e4 <_init>
 800b710:	1b64      	subs	r4, r4, r5
 800b712:	10a4      	asrs	r4, r4, #2
 800b714:	2600      	movs	r6, #0
 800b716:	42a6      	cmp	r6, r4
 800b718:	d105      	bne.n	800b726 <__libc_init_array+0x2e>
 800b71a:	bd70      	pop	{r4, r5, r6, pc}
 800b71c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b720:	4798      	blx	r3
 800b722:	3601      	adds	r6, #1
 800b724:	e7ee      	b.n	800b704 <__libc_init_array+0xc>
 800b726:	f855 3b04 	ldr.w	r3, [r5], #4
 800b72a:	4798      	blx	r3
 800b72c:	3601      	adds	r6, #1
 800b72e:	e7f2      	b.n	800b716 <__libc_init_array+0x1e>
 800b730:	080132b8 	.word	0x080132b8
 800b734:	080132b8 	.word	0x080132b8
 800b738:	080132b8 	.word	0x080132b8
 800b73c:	080132bc 	.word	0x080132bc

0800b740 <__retarget_lock_init_recursive>:
 800b740:	4770      	bx	lr

0800b742 <__retarget_lock_acquire_recursive>:
 800b742:	4770      	bx	lr

0800b744 <__retarget_lock_release_recursive>:
 800b744:	4770      	bx	lr

0800b746 <strcpy>:
 800b746:	4603      	mov	r3, r0
 800b748:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b74c:	f803 2b01 	strb.w	r2, [r3], #1
 800b750:	2a00      	cmp	r2, #0
 800b752:	d1f9      	bne.n	800b748 <strcpy+0x2>
 800b754:	4770      	bx	lr

0800b756 <memcpy>:
 800b756:	440a      	add	r2, r1
 800b758:	4291      	cmp	r1, r2
 800b75a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b75e:	d100      	bne.n	800b762 <memcpy+0xc>
 800b760:	4770      	bx	lr
 800b762:	b510      	push	{r4, lr}
 800b764:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b768:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b76c:	4291      	cmp	r1, r2
 800b76e:	d1f9      	bne.n	800b764 <memcpy+0xe>
 800b770:	bd10      	pop	{r4, pc}
 800b772:	0000      	movs	r0, r0
 800b774:	0000      	movs	r0, r0
	...

0800b778 <nan>:
 800b778:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b780 <nan+0x8>
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop
 800b780:	00000000 	.word	0x00000000
 800b784:	7ff80000 	.word	0x7ff80000

0800b788 <nanf>:
 800b788:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b790 <nanf+0x8>
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	7fc00000 	.word	0x7fc00000

0800b794 <quorem>:
 800b794:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b798:	6903      	ldr	r3, [r0, #16]
 800b79a:	690c      	ldr	r4, [r1, #16]
 800b79c:	42a3      	cmp	r3, r4
 800b79e:	4607      	mov	r7, r0
 800b7a0:	db7e      	blt.n	800b8a0 <quorem+0x10c>
 800b7a2:	3c01      	subs	r4, #1
 800b7a4:	f101 0814 	add.w	r8, r1, #20
 800b7a8:	00a3      	lsls	r3, r4, #2
 800b7aa:	f100 0514 	add.w	r5, r0, #20
 800b7ae:	9300      	str	r3, [sp, #0]
 800b7b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7b4:	9301      	str	r3, [sp, #4]
 800b7b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b7ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7be:	3301      	adds	r3, #1
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b7c6:	fbb2 f6f3 	udiv	r6, r2, r3
 800b7ca:	d32e      	bcc.n	800b82a <quorem+0x96>
 800b7cc:	f04f 0a00 	mov.w	sl, #0
 800b7d0:	46c4      	mov	ip, r8
 800b7d2:	46ae      	mov	lr, r5
 800b7d4:	46d3      	mov	fp, sl
 800b7d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b7da:	b298      	uxth	r0, r3
 800b7dc:	fb06 a000 	mla	r0, r6, r0, sl
 800b7e0:	0c02      	lsrs	r2, r0, #16
 800b7e2:	0c1b      	lsrs	r3, r3, #16
 800b7e4:	fb06 2303 	mla	r3, r6, r3, r2
 800b7e8:	f8de 2000 	ldr.w	r2, [lr]
 800b7ec:	b280      	uxth	r0, r0
 800b7ee:	b292      	uxth	r2, r2
 800b7f0:	1a12      	subs	r2, r2, r0
 800b7f2:	445a      	add	r2, fp
 800b7f4:	f8de 0000 	ldr.w	r0, [lr]
 800b7f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b802:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b806:	b292      	uxth	r2, r2
 800b808:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b80c:	45e1      	cmp	r9, ip
 800b80e:	f84e 2b04 	str.w	r2, [lr], #4
 800b812:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b816:	d2de      	bcs.n	800b7d6 <quorem+0x42>
 800b818:	9b00      	ldr	r3, [sp, #0]
 800b81a:	58eb      	ldr	r3, [r5, r3]
 800b81c:	b92b      	cbnz	r3, 800b82a <quorem+0x96>
 800b81e:	9b01      	ldr	r3, [sp, #4]
 800b820:	3b04      	subs	r3, #4
 800b822:	429d      	cmp	r5, r3
 800b824:	461a      	mov	r2, r3
 800b826:	d32f      	bcc.n	800b888 <quorem+0xf4>
 800b828:	613c      	str	r4, [r7, #16]
 800b82a:	4638      	mov	r0, r7
 800b82c:	f001 fd14 	bl	800d258 <__mcmp>
 800b830:	2800      	cmp	r0, #0
 800b832:	db25      	blt.n	800b880 <quorem+0xec>
 800b834:	4629      	mov	r1, r5
 800b836:	2000      	movs	r0, #0
 800b838:	f858 2b04 	ldr.w	r2, [r8], #4
 800b83c:	f8d1 c000 	ldr.w	ip, [r1]
 800b840:	fa1f fe82 	uxth.w	lr, r2
 800b844:	fa1f f38c 	uxth.w	r3, ip
 800b848:	eba3 030e 	sub.w	r3, r3, lr
 800b84c:	4403      	add	r3, r0
 800b84e:	0c12      	lsrs	r2, r2, #16
 800b850:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b854:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b858:	b29b      	uxth	r3, r3
 800b85a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b85e:	45c1      	cmp	r9, r8
 800b860:	f841 3b04 	str.w	r3, [r1], #4
 800b864:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b868:	d2e6      	bcs.n	800b838 <quorem+0xa4>
 800b86a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b86e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b872:	b922      	cbnz	r2, 800b87e <quorem+0xea>
 800b874:	3b04      	subs	r3, #4
 800b876:	429d      	cmp	r5, r3
 800b878:	461a      	mov	r2, r3
 800b87a:	d30b      	bcc.n	800b894 <quorem+0x100>
 800b87c:	613c      	str	r4, [r7, #16]
 800b87e:	3601      	adds	r6, #1
 800b880:	4630      	mov	r0, r6
 800b882:	b003      	add	sp, #12
 800b884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b888:	6812      	ldr	r2, [r2, #0]
 800b88a:	3b04      	subs	r3, #4
 800b88c:	2a00      	cmp	r2, #0
 800b88e:	d1cb      	bne.n	800b828 <quorem+0x94>
 800b890:	3c01      	subs	r4, #1
 800b892:	e7c6      	b.n	800b822 <quorem+0x8e>
 800b894:	6812      	ldr	r2, [r2, #0]
 800b896:	3b04      	subs	r3, #4
 800b898:	2a00      	cmp	r2, #0
 800b89a:	d1ef      	bne.n	800b87c <quorem+0xe8>
 800b89c:	3c01      	subs	r4, #1
 800b89e:	e7ea      	b.n	800b876 <quorem+0xe2>
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	e7ee      	b.n	800b882 <quorem+0xee>
 800b8a4:	0000      	movs	r0, r0
	...

0800b8a8 <_dtoa_r>:
 800b8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ac:	69c7      	ldr	r7, [r0, #28]
 800b8ae:	b097      	sub	sp, #92	@ 0x5c
 800b8b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b8b4:	ec55 4b10 	vmov	r4, r5, d0
 800b8b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b8ba:	9107      	str	r1, [sp, #28]
 800b8bc:	4681      	mov	r9, r0
 800b8be:	920c      	str	r2, [sp, #48]	@ 0x30
 800b8c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b8c2:	b97f      	cbnz	r7, 800b8e4 <_dtoa_r+0x3c>
 800b8c4:	2010      	movs	r0, #16
 800b8c6:	f001 f943 	bl	800cb50 <malloc>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	f8c9 001c 	str.w	r0, [r9, #28]
 800b8d0:	b920      	cbnz	r0, 800b8dc <_dtoa_r+0x34>
 800b8d2:	4ba9      	ldr	r3, [pc, #676]	@ (800bb78 <_dtoa_r+0x2d0>)
 800b8d4:	21ef      	movs	r1, #239	@ 0xef
 800b8d6:	48a9      	ldr	r0, [pc, #676]	@ (800bb7c <_dtoa_r+0x2d4>)
 800b8d8:	f002 f8e6 	bl	800daa8 <__assert_func>
 800b8dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b8e0:	6007      	str	r7, [r0, #0]
 800b8e2:	60c7      	str	r7, [r0, #12]
 800b8e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8e8:	6819      	ldr	r1, [r3, #0]
 800b8ea:	b159      	cbz	r1, 800b904 <_dtoa_r+0x5c>
 800b8ec:	685a      	ldr	r2, [r3, #4]
 800b8ee:	604a      	str	r2, [r1, #4]
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	4093      	lsls	r3, r2
 800b8f4:	608b      	str	r3, [r1, #8]
 800b8f6:	4648      	mov	r0, r9
 800b8f8:	f001 fa32 	bl	800cd60 <_Bfree>
 800b8fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b900:	2200      	movs	r2, #0
 800b902:	601a      	str	r2, [r3, #0]
 800b904:	1e2b      	subs	r3, r5, #0
 800b906:	bfb9      	ittee	lt
 800b908:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b90c:	9305      	strlt	r3, [sp, #20]
 800b90e:	2300      	movge	r3, #0
 800b910:	6033      	strge	r3, [r6, #0]
 800b912:	9f05      	ldr	r7, [sp, #20]
 800b914:	4b9a      	ldr	r3, [pc, #616]	@ (800bb80 <_dtoa_r+0x2d8>)
 800b916:	bfbc      	itt	lt
 800b918:	2201      	movlt	r2, #1
 800b91a:	6032      	strlt	r2, [r6, #0]
 800b91c:	43bb      	bics	r3, r7
 800b91e:	d112      	bne.n	800b946 <_dtoa_r+0x9e>
 800b920:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b922:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b926:	6013      	str	r3, [r2, #0]
 800b928:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b92c:	4323      	orrs	r3, r4
 800b92e:	f000 855a 	beq.w	800c3e6 <_dtoa_r+0xb3e>
 800b932:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b934:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb94 <_dtoa_r+0x2ec>
 800b938:	2b00      	cmp	r3, #0
 800b93a:	f000 855c 	beq.w	800c3f6 <_dtoa_r+0xb4e>
 800b93e:	f10a 0303 	add.w	r3, sl, #3
 800b942:	f000 bd56 	b.w	800c3f2 <_dtoa_r+0xb4a>
 800b946:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b94a:	2200      	movs	r2, #0
 800b94c:	ec51 0b17 	vmov	r0, r1, d7
 800b950:	2300      	movs	r3, #0
 800b952:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b956:	f7f5 f8b7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b95a:	4680      	mov	r8, r0
 800b95c:	b158      	cbz	r0, 800b976 <_dtoa_r+0xce>
 800b95e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b960:	2301      	movs	r3, #1
 800b962:	6013      	str	r3, [r2, #0]
 800b964:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b966:	b113      	cbz	r3, 800b96e <_dtoa_r+0xc6>
 800b968:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b96a:	4b86      	ldr	r3, [pc, #536]	@ (800bb84 <_dtoa_r+0x2dc>)
 800b96c:	6013      	str	r3, [r2, #0]
 800b96e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb98 <_dtoa_r+0x2f0>
 800b972:	f000 bd40 	b.w	800c3f6 <_dtoa_r+0xb4e>
 800b976:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b97a:	aa14      	add	r2, sp, #80	@ 0x50
 800b97c:	a915      	add	r1, sp, #84	@ 0x54
 800b97e:	4648      	mov	r0, r9
 800b980:	f001 fd8a 	bl	800d498 <__d2b>
 800b984:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b988:	9002      	str	r0, [sp, #8]
 800b98a:	2e00      	cmp	r6, #0
 800b98c:	d078      	beq.n	800ba80 <_dtoa_r+0x1d8>
 800b98e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b990:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b994:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b998:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b99c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b9a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b9a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	4b76      	ldr	r3, [pc, #472]	@ (800bb88 <_dtoa_r+0x2e0>)
 800b9ae:	f7f4 fc6b 	bl	8000288 <__aeabi_dsub>
 800b9b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800bb60 <_dtoa_r+0x2b8>)
 800b9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b8:	f7f4 fe1e 	bl	80005f8 <__aeabi_dmul>
 800b9bc:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb68 <_dtoa_r+0x2c0>)
 800b9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c2:	f7f4 fc63 	bl	800028c <__adddf3>
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	460d      	mov	r5, r1
 800b9cc:	f7f4 fdaa 	bl	8000524 <__aeabi_i2d>
 800b9d0:	a367      	add	r3, pc, #412	@ (adr r3, 800bb70 <_dtoa_r+0x2c8>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	f7f4 fe0f 	bl	80005f8 <__aeabi_dmul>
 800b9da:	4602      	mov	r2, r0
 800b9dc:	460b      	mov	r3, r1
 800b9de:	4620      	mov	r0, r4
 800b9e0:	4629      	mov	r1, r5
 800b9e2:	f7f4 fc53 	bl	800028c <__adddf3>
 800b9e6:	4604      	mov	r4, r0
 800b9e8:	460d      	mov	r5, r1
 800b9ea:	f7f5 f8b5 	bl	8000b58 <__aeabi_d2iz>
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	4607      	mov	r7, r0
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	4620      	mov	r0, r4
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	f7f5 f870 	bl	8000adc <__aeabi_dcmplt>
 800b9fc:	b140      	cbz	r0, 800ba10 <_dtoa_r+0x168>
 800b9fe:	4638      	mov	r0, r7
 800ba00:	f7f4 fd90 	bl	8000524 <__aeabi_i2d>
 800ba04:	4622      	mov	r2, r4
 800ba06:	462b      	mov	r3, r5
 800ba08:	f7f5 f85e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba0c:	b900      	cbnz	r0, 800ba10 <_dtoa_r+0x168>
 800ba0e:	3f01      	subs	r7, #1
 800ba10:	2f16      	cmp	r7, #22
 800ba12:	d852      	bhi.n	800baba <_dtoa_r+0x212>
 800ba14:	4b5d      	ldr	r3, [pc, #372]	@ (800bb8c <_dtoa_r+0x2e4>)
 800ba16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba22:	f7f5 f85b 	bl	8000adc <__aeabi_dcmplt>
 800ba26:	2800      	cmp	r0, #0
 800ba28:	d049      	beq.n	800babe <_dtoa_r+0x216>
 800ba2a:	3f01      	subs	r7, #1
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba32:	1b9b      	subs	r3, r3, r6
 800ba34:	1e5a      	subs	r2, r3, #1
 800ba36:	bf45      	ittet	mi
 800ba38:	f1c3 0301 	rsbmi	r3, r3, #1
 800ba3c:	9300      	strmi	r3, [sp, #0]
 800ba3e:	2300      	movpl	r3, #0
 800ba40:	2300      	movmi	r3, #0
 800ba42:	9206      	str	r2, [sp, #24]
 800ba44:	bf54      	ite	pl
 800ba46:	9300      	strpl	r3, [sp, #0]
 800ba48:	9306      	strmi	r3, [sp, #24]
 800ba4a:	2f00      	cmp	r7, #0
 800ba4c:	db39      	blt.n	800bac2 <_dtoa_r+0x21a>
 800ba4e:	9b06      	ldr	r3, [sp, #24]
 800ba50:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba52:	443b      	add	r3, r7
 800ba54:	9306      	str	r3, [sp, #24]
 800ba56:	2300      	movs	r3, #0
 800ba58:	9308      	str	r3, [sp, #32]
 800ba5a:	9b07      	ldr	r3, [sp, #28]
 800ba5c:	2b09      	cmp	r3, #9
 800ba5e:	d863      	bhi.n	800bb28 <_dtoa_r+0x280>
 800ba60:	2b05      	cmp	r3, #5
 800ba62:	bfc4      	itt	gt
 800ba64:	3b04      	subgt	r3, #4
 800ba66:	9307      	strgt	r3, [sp, #28]
 800ba68:	9b07      	ldr	r3, [sp, #28]
 800ba6a:	f1a3 0302 	sub.w	r3, r3, #2
 800ba6e:	bfcc      	ite	gt
 800ba70:	2400      	movgt	r4, #0
 800ba72:	2401      	movle	r4, #1
 800ba74:	2b03      	cmp	r3, #3
 800ba76:	d863      	bhi.n	800bb40 <_dtoa_r+0x298>
 800ba78:	e8df f003 	tbb	[pc, r3]
 800ba7c:	2b375452 	.word	0x2b375452
 800ba80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba84:	441e      	add	r6, r3
 800ba86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba8a:	2b20      	cmp	r3, #32
 800ba8c:	bfc1      	itttt	gt
 800ba8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba92:	409f      	lslgt	r7, r3
 800ba94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba98:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba9c:	bfd6      	itet	le
 800ba9e:	f1c3 0320 	rsble	r3, r3, #32
 800baa2:	ea47 0003 	orrgt.w	r0, r7, r3
 800baa6:	fa04 f003 	lslle.w	r0, r4, r3
 800baaa:	f7f4 fd2b 	bl	8000504 <__aeabi_ui2d>
 800baae:	2201      	movs	r2, #1
 800bab0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bab4:	3e01      	subs	r6, #1
 800bab6:	9212      	str	r2, [sp, #72]	@ 0x48
 800bab8:	e776      	b.n	800b9a8 <_dtoa_r+0x100>
 800baba:	2301      	movs	r3, #1
 800babc:	e7b7      	b.n	800ba2e <_dtoa_r+0x186>
 800babe:	9010      	str	r0, [sp, #64]	@ 0x40
 800bac0:	e7b6      	b.n	800ba30 <_dtoa_r+0x188>
 800bac2:	9b00      	ldr	r3, [sp, #0]
 800bac4:	1bdb      	subs	r3, r3, r7
 800bac6:	9300      	str	r3, [sp, #0]
 800bac8:	427b      	negs	r3, r7
 800baca:	9308      	str	r3, [sp, #32]
 800bacc:	2300      	movs	r3, #0
 800bace:	930d      	str	r3, [sp, #52]	@ 0x34
 800bad0:	e7c3      	b.n	800ba5a <_dtoa_r+0x1b2>
 800bad2:	2301      	movs	r3, #1
 800bad4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bad6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bad8:	eb07 0b03 	add.w	fp, r7, r3
 800badc:	f10b 0301 	add.w	r3, fp, #1
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	9303      	str	r3, [sp, #12]
 800bae4:	bfb8      	it	lt
 800bae6:	2301      	movlt	r3, #1
 800bae8:	e006      	b.n	800baf8 <_dtoa_r+0x250>
 800baea:	2301      	movs	r3, #1
 800baec:	9309      	str	r3, [sp, #36]	@ 0x24
 800baee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	dd28      	ble.n	800bb46 <_dtoa_r+0x29e>
 800baf4:	469b      	mov	fp, r3
 800baf6:	9303      	str	r3, [sp, #12]
 800baf8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bafc:	2100      	movs	r1, #0
 800bafe:	2204      	movs	r2, #4
 800bb00:	f102 0514 	add.w	r5, r2, #20
 800bb04:	429d      	cmp	r5, r3
 800bb06:	d926      	bls.n	800bb56 <_dtoa_r+0x2ae>
 800bb08:	6041      	str	r1, [r0, #4]
 800bb0a:	4648      	mov	r0, r9
 800bb0c:	f001 f8e8 	bl	800cce0 <_Balloc>
 800bb10:	4682      	mov	sl, r0
 800bb12:	2800      	cmp	r0, #0
 800bb14:	d142      	bne.n	800bb9c <_dtoa_r+0x2f4>
 800bb16:	4b1e      	ldr	r3, [pc, #120]	@ (800bb90 <_dtoa_r+0x2e8>)
 800bb18:	4602      	mov	r2, r0
 800bb1a:	f240 11af 	movw	r1, #431	@ 0x1af
 800bb1e:	e6da      	b.n	800b8d6 <_dtoa_r+0x2e>
 800bb20:	2300      	movs	r3, #0
 800bb22:	e7e3      	b.n	800baec <_dtoa_r+0x244>
 800bb24:	2300      	movs	r3, #0
 800bb26:	e7d5      	b.n	800bad4 <_dtoa_r+0x22c>
 800bb28:	2401      	movs	r4, #1
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	9307      	str	r3, [sp, #28]
 800bb2e:	9409      	str	r4, [sp, #36]	@ 0x24
 800bb30:	f04f 3bff 	mov.w	fp, #4294967295
 800bb34:	2200      	movs	r2, #0
 800bb36:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb3a:	2312      	movs	r3, #18
 800bb3c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb3e:	e7db      	b.n	800baf8 <_dtoa_r+0x250>
 800bb40:	2301      	movs	r3, #1
 800bb42:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb44:	e7f4      	b.n	800bb30 <_dtoa_r+0x288>
 800bb46:	f04f 0b01 	mov.w	fp, #1
 800bb4a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb4e:	465b      	mov	r3, fp
 800bb50:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb54:	e7d0      	b.n	800baf8 <_dtoa_r+0x250>
 800bb56:	3101      	adds	r1, #1
 800bb58:	0052      	lsls	r2, r2, #1
 800bb5a:	e7d1      	b.n	800bb00 <_dtoa_r+0x258>
 800bb5c:	f3af 8000 	nop.w
 800bb60:	636f4361 	.word	0x636f4361
 800bb64:	3fd287a7 	.word	0x3fd287a7
 800bb68:	8b60c8b3 	.word	0x8b60c8b3
 800bb6c:	3fc68a28 	.word	0x3fc68a28
 800bb70:	509f79fb 	.word	0x509f79fb
 800bb74:	3fd34413 	.word	0x3fd34413
 800bb78:	08012ed8 	.word	0x08012ed8
 800bb7c:	08012eef 	.word	0x08012eef
 800bb80:	7ff00000 	.word	0x7ff00000
 800bb84:	08012e9b 	.word	0x08012e9b
 800bb88:	3ff80000 	.word	0x3ff80000
 800bb8c:	080131e8 	.word	0x080131e8
 800bb90:	08012f47 	.word	0x08012f47
 800bb94:	08012ed4 	.word	0x08012ed4
 800bb98:	08012e9a 	.word	0x08012e9a
 800bb9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bba0:	6018      	str	r0, [r3, #0]
 800bba2:	9b03      	ldr	r3, [sp, #12]
 800bba4:	2b0e      	cmp	r3, #14
 800bba6:	f200 80a1 	bhi.w	800bcec <_dtoa_r+0x444>
 800bbaa:	2c00      	cmp	r4, #0
 800bbac:	f000 809e 	beq.w	800bcec <_dtoa_r+0x444>
 800bbb0:	2f00      	cmp	r7, #0
 800bbb2:	dd33      	ble.n	800bc1c <_dtoa_r+0x374>
 800bbb4:	4b9c      	ldr	r3, [pc, #624]	@ (800be28 <_dtoa_r+0x580>)
 800bbb6:	f007 020f 	and.w	r2, r7, #15
 800bbba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbbe:	ed93 7b00 	vldr	d7, [r3]
 800bbc2:	05f8      	lsls	r0, r7, #23
 800bbc4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bbc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bbcc:	d516      	bpl.n	800bbfc <_dtoa_r+0x354>
 800bbce:	4b97      	ldr	r3, [pc, #604]	@ (800be2c <_dtoa_r+0x584>)
 800bbd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bbd8:	f7f4 fe38 	bl	800084c <__aeabi_ddiv>
 800bbdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbe0:	f004 040f 	and.w	r4, r4, #15
 800bbe4:	2603      	movs	r6, #3
 800bbe6:	4d91      	ldr	r5, [pc, #580]	@ (800be2c <_dtoa_r+0x584>)
 800bbe8:	b954      	cbnz	r4, 800bc00 <_dtoa_r+0x358>
 800bbea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bbee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbf2:	f7f4 fe2b 	bl	800084c <__aeabi_ddiv>
 800bbf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbfa:	e028      	b.n	800bc4e <_dtoa_r+0x3a6>
 800bbfc:	2602      	movs	r6, #2
 800bbfe:	e7f2      	b.n	800bbe6 <_dtoa_r+0x33e>
 800bc00:	07e1      	lsls	r1, r4, #31
 800bc02:	d508      	bpl.n	800bc16 <_dtoa_r+0x36e>
 800bc04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bc08:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc0c:	f7f4 fcf4 	bl	80005f8 <__aeabi_dmul>
 800bc10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc14:	3601      	adds	r6, #1
 800bc16:	1064      	asrs	r4, r4, #1
 800bc18:	3508      	adds	r5, #8
 800bc1a:	e7e5      	b.n	800bbe8 <_dtoa_r+0x340>
 800bc1c:	f000 80af 	beq.w	800bd7e <_dtoa_r+0x4d6>
 800bc20:	427c      	negs	r4, r7
 800bc22:	4b81      	ldr	r3, [pc, #516]	@ (800be28 <_dtoa_r+0x580>)
 800bc24:	4d81      	ldr	r5, [pc, #516]	@ (800be2c <_dtoa_r+0x584>)
 800bc26:	f004 020f 	and.w	r2, r4, #15
 800bc2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc36:	f7f4 fcdf 	bl	80005f8 <__aeabi_dmul>
 800bc3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc3e:	1124      	asrs	r4, r4, #4
 800bc40:	2300      	movs	r3, #0
 800bc42:	2602      	movs	r6, #2
 800bc44:	2c00      	cmp	r4, #0
 800bc46:	f040 808f 	bne.w	800bd68 <_dtoa_r+0x4c0>
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d1d3      	bne.n	800bbf6 <_dtoa_r+0x34e>
 800bc4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc50:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	f000 8094 	beq.w	800bd82 <_dtoa_r+0x4da>
 800bc5a:	4b75      	ldr	r3, [pc, #468]	@ (800be30 <_dtoa_r+0x588>)
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	4620      	mov	r0, r4
 800bc60:	4629      	mov	r1, r5
 800bc62:	f7f4 ff3b 	bl	8000adc <__aeabi_dcmplt>
 800bc66:	2800      	cmp	r0, #0
 800bc68:	f000 808b 	beq.w	800bd82 <_dtoa_r+0x4da>
 800bc6c:	9b03      	ldr	r3, [sp, #12]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f000 8087 	beq.w	800bd82 <_dtoa_r+0x4da>
 800bc74:	f1bb 0f00 	cmp.w	fp, #0
 800bc78:	dd34      	ble.n	800bce4 <_dtoa_r+0x43c>
 800bc7a:	4620      	mov	r0, r4
 800bc7c:	4b6d      	ldr	r3, [pc, #436]	@ (800be34 <_dtoa_r+0x58c>)
 800bc7e:	2200      	movs	r2, #0
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7f4 fcb9 	bl	80005f8 <__aeabi_dmul>
 800bc86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc8a:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc8e:	3601      	adds	r6, #1
 800bc90:	465c      	mov	r4, fp
 800bc92:	4630      	mov	r0, r6
 800bc94:	f7f4 fc46 	bl	8000524 <__aeabi_i2d>
 800bc98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc9c:	f7f4 fcac 	bl	80005f8 <__aeabi_dmul>
 800bca0:	4b65      	ldr	r3, [pc, #404]	@ (800be38 <_dtoa_r+0x590>)
 800bca2:	2200      	movs	r2, #0
 800bca4:	f7f4 faf2 	bl	800028c <__adddf3>
 800bca8:	4605      	mov	r5, r0
 800bcaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bcae:	2c00      	cmp	r4, #0
 800bcb0:	d16a      	bne.n	800bd88 <_dtoa_r+0x4e0>
 800bcb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcb6:	4b61      	ldr	r3, [pc, #388]	@ (800be3c <_dtoa_r+0x594>)
 800bcb8:	2200      	movs	r2, #0
 800bcba:	f7f4 fae5 	bl	8000288 <__aeabi_dsub>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bcc6:	462a      	mov	r2, r5
 800bcc8:	4633      	mov	r3, r6
 800bcca:	f7f4 ff25 	bl	8000b18 <__aeabi_dcmpgt>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	f040 8298 	bne.w	800c204 <_dtoa_r+0x95c>
 800bcd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcd8:	462a      	mov	r2, r5
 800bcda:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bcde:	f7f4 fefd 	bl	8000adc <__aeabi_dcmplt>
 800bce2:	bb38      	cbnz	r0, 800bd34 <_dtoa_r+0x48c>
 800bce4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bce8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bcec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	f2c0 8157 	blt.w	800bfa2 <_dtoa_r+0x6fa>
 800bcf4:	2f0e      	cmp	r7, #14
 800bcf6:	f300 8154 	bgt.w	800bfa2 <_dtoa_r+0x6fa>
 800bcfa:	4b4b      	ldr	r3, [pc, #300]	@ (800be28 <_dtoa_r+0x580>)
 800bcfc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bd00:	ed93 7b00 	vldr	d7, [r3]
 800bd04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	ed8d 7b00 	vstr	d7, [sp]
 800bd0c:	f280 80e5 	bge.w	800beda <_dtoa_r+0x632>
 800bd10:	9b03      	ldr	r3, [sp, #12]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f300 80e1 	bgt.w	800beda <_dtoa_r+0x632>
 800bd18:	d10c      	bne.n	800bd34 <_dtoa_r+0x48c>
 800bd1a:	4b48      	ldr	r3, [pc, #288]	@ (800be3c <_dtoa_r+0x594>)
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	ec51 0b17 	vmov	r0, r1, d7
 800bd22:	f7f4 fc69 	bl	80005f8 <__aeabi_dmul>
 800bd26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd2a:	f7f4 feeb 	bl	8000b04 <__aeabi_dcmpge>
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	f000 8266 	beq.w	800c200 <_dtoa_r+0x958>
 800bd34:	2400      	movs	r4, #0
 800bd36:	4625      	mov	r5, r4
 800bd38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd3a:	4656      	mov	r6, sl
 800bd3c:	ea6f 0803 	mvn.w	r8, r3
 800bd40:	2700      	movs	r7, #0
 800bd42:	4621      	mov	r1, r4
 800bd44:	4648      	mov	r0, r9
 800bd46:	f001 f80b 	bl	800cd60 <_Bfree>
 800bd4a:	2d00      	cmp	r5, #0
 800bd4c:	f000 80bd 	beq.w	800beca <_dtoa_r+0x622>
 800bd50:	b12f      	cbz	r7, 800bd5e <_dtoa_r+0x4b6>
 800bd52:	42af      	cmp	r7, r5
 800bd54:	d003      	beq.n	800bd5e <_dtoa_r+0x4b6>
 800bd56:	4639      	mov	r1, r7
 800bd58:	4648      	mov	r0, r9
 800bd5a:	f001 f801 	bl	800cd60 <_Bfree>
 800bd5e:	4629      	mov	r1, r5
 800bd60:	4648      	mov	r0, r9
 800bd62:	f000 fffd 	bl	800cd60 <_Bfree>
 800bd66:	e0b0      	b.n	800beca <_dtoa_r+0x622>
 800bd68:	07e2      	lsls	r2, r4, #31
 800bd6a:	d505      	bpl.n	800bd78 <_dtoa_r+0x4d0>
 800bd6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd70:	f7f4 fc42 	bl	80005f8 <__aeabi_dmul>
 800bd74:	3601      	adds	r6, #1
 800bd76:	2301      	movs	r3, #1
 800bd78:	1064      	asrs	r4, r4, #1
 800bd7a:	3508      	adds	r5, #8
 800bd7c:	e762      	b.n	800bc44 <_dtoa_r+0x39c>
 800bd7e:	2602      	movs	r6, #2
 800bd80:	e765      	b.n	800bc4e <_dtoa_r+0x3a6>
 800bd82:	9c03      	ldr	r4, [sp, #12]
 800bd84:	46b8      	mov	r8, r7
 800bd86:	e784      	b.n	800bc92 <_dtoa_r+0x3ea>
 800bd88:	4b27      	ldr	r3, [pc, #156]	@ (800be28 <_dtoa_r+0x580>)
 800bd8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd94:	4454      	add	r4, sl
 800bd96:	2900      	cmp	r1, #0
 800bd98:	d054      	beq.n	800be44 <_dtoa_r+0x59c>
 800bd9a:	4929      	ldr	r1, [pc, #164]	@ (800be40 <_dtoa_r+0x598>)
 800bd9c:	2000      	movs	r0, #0
 800bd9e:	f7f4 fd55 	bl	800084c <__aeabi_ddiv>
 800bda2:	4633      	mov	r3, r6
 800bda4:	462a      	mov	r2, r5
 800bda6:	f7f4 fa6f 	bl	8000288 <__aeabi_dsub>
 800bdaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdae:	4656      	mov	r6, sl
 800bdb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdb4:	f7f4 fed0 	bl	8000b58 <__aeabi_d2iz>
 800bdb8:	4605      	mov	r5, r0
 800bdba:	f7f4 fbb3 	bl	8000524 <__aeabi_i2d>
 800bdbe:	4602      	mov	r2, r0
 800bdc0:	460b      	mov	r3, r1
 800bdc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdc6:	f7f4 fa5f 	bl	8000288 <__aeabi_dsub>
 800bdca:	3530      	adds	r5, #48	@ 0x30
 800bdcc:	4602      	mov	r2, r0
 800bdce:	460b      	mov	r3, r1
 800bdd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdd4:	f806 5b01 	strb.w	r5, [r6], #1
 800bdd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bddc:	f7f4 fe7e 	bl	8000adc <__aeabi_dcmplt>
 800bde0:	2800      	cmp	r0, #0
 800bde2:	d172      	bne.n	800beca <_dtoa_r+0x622>
 800bde4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bde8:	4911      	ldr	r1, [pc, #68]	@ (800be30 <_dtoa_r+0x588>)
 800bdea:	2000      	movs	r0, #0
 800bdec:	f7f4 fa4c 	bl	8000288 <__aeabi_dsub>
 800bdf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdf4:	f7f4 fe72 	bl	8000adc <__aeabi_dcmplt>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	f040 80b4 	bne.w	800bf66 <_dtoa_r+0x6be>
 800bdfe:	42a6      	cmp	r6, r4
 800be00:	f43f af70 	beq.w	800bce4 <_dtoa_r+0x43c>
 800be04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be08:	4b0a      	ldr	r3, [pc, #40]	@ (800be34 <_dtoa_r+0x58c>)
 800be0a:	2200      	movs	r2, #0
 800be0c:	f7f4 fbf4 	bl	80005f8 <__aeabi_dmul>
 800be10:	4b08      	ldr	r3, [pc, #32]	@ (800be34 <_dtoa_r+0x58c>)
 800be12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be16:	2200      	movs	r2, #0
 800be18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be1c:	f7f4 fbec 	bl	80005f8 <__aeabi_dmul>
 800be20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be24:	e7c4      	b.n	800bdb0 <_dtoa_r+0x508>
 800be26:	bf00      	nop
 800be28:	080131e8 	.word	0x080131e8
 800be2c:	080131c0 	.word	0x080131c0
 800be30:	3ff00000 	.word	0x3ff00000
 800be34:	40240000 	.word	0x40240000
 800be38:	401c0000 	.word	0x401c0000
 800be3c:	40140000 	.word	0x40140000
 800be40:	3fe00000 	.word	0x3fe00000
 800be44:	4631      	mov	r1, r6
 800be46:	4628      	mov	r0, r5
 800be48:	f7f4 fbd6 	bl	80005f8 <__aeabi_dmul>
 800be4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be50:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be52:	4656      	mov	r6, sl
 800be54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be58:	f7f4 fe7e 	bl	8000b58 <__aeabi_d2iz>
 800be5c:	4605      	mov	r5, r0
 800be5e:	f7f4 fb61 	bl	8000524 <__aeabi_i2d>
 800be62:	4602      	mov	r2, r0
 800be64:	460b      	mov	r3, r1
 800be66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be6a:	f7f4 fa0d 	bl	8000288 <__aeabi_dsub>
 800be6e:	3530      	adds	r5, #48	@ 0x30
 800be70:	f806 5b01 	strb.w	r5, [r6], #1
 800be74:	4602      	mov	r2, r0
 800be76:	460b      	mov	r3, r1
 800be78:	42a6      	cmp	r6, r4
 800be7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be7e:	f04f 0200 	mov.w	r2, #0
 800be82:	d124      	bne.n	800bece <_dtoa_r+0x626>
 800be84:	4baf      	ldr	r3, [pc, #700]	@ (800c144 <_dtoa_r+0x89c>)
 800be86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be8a:	f7f4 f9ff 	bl	800028c <__adddf3>
 800be8e:	4602      	mov	r2, r0
 800be90:	460b      	mov	r3, r1
 800be92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be96:	f7f4 fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 800be9a:	2800      	cmp	r0, #0
 800be9c:	d163      	bne.n	800bf66 <_dtoa_r+0x6be>
 800be9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bea2:	49a8      	ldr	r1, [pc, #672]	@ (800c144 <_dtoa_r+0x89c>)
 800bea4:	2000      	movs	r0, #0
 800bea6:	f7f4 f9ef 	bl	8000288 <__aeabi_dsub>
 800beaa:	4602      	mov	r2, r0
 800beac:	460b      	mov	r3, r1
 800beae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800beb2:	f7f4 fe13 	bl	8000adc <__aeabi_dcmplt>
 800beb6:	2800      	cmp	r0, #0
 800beb8:	f43f af14 	beq.w	800bce4 <_dtoa_r+0x43c>
 800bebc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bebe:	1e73      	subs	r3, r6, #1
 800bec0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bec2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bec6:	2b30      	cmp	r3, #48	@ 0x30
 800bec8:	d0f8      	beq.n	800bebc <_dtoa_r+0x614>
 800beca:	4647      	mov	r7, r8
 800becc:	e03b      	b.n	800bf46 <_dtoa_r+0x69e>
 800bece:	4b9e      	ldr	r3, [pc, #632]	@ (800c148 <_dtoa_r+0x8a0>)
 800bed0:	f7f4 fb92 	bl	80005f8 <__aeabi_dmul>
 800bed4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bed8:	e7bc      	b.n	800be54 <_dtoa_r+0x5ac>
 800beda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bede:	4656      	mov	r6, sl
 800bee0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bee4:	4620      	mov	r0, r4
 800bee6:	4629      	mov	r1, r5
 800bee8:	f7f4 fcb0 	bl	800084c <__aeabi_ddiv>
 800beec:	f7f4 fe34 	bl	8000b58 <__aeabi_d2iz>
 800bef0:	4680      	mov	r8, r0
 800bef2:	f7f4 fb17 	bl	8000524 <__aeabi_i2d>
 800bef6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800befa:	f7f4 fb7d 	bl	80005f8 <__aeabi_dmul>
 800befe:	4602      	mov	r2, r0
 800bf00:	460b      	mov	r3, r1
 800bf02:	4620      	mov	r0, r4
 800bf04:	4629      	mov	r1, r5
 800bf06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bf0a:	f7f4 f9bd 	bl	8000288 <__aeabi_dsub>
 800bf0e:	f806 4b01 	strb.w	r4, [r6], #1
 800bf12:	9d03      	ldr	r5, [sp, #12]
 800bf14:	eba6 040a 	sub.w	r4, r6, sl
 800bf18:	42a5      	cmp	r5, r4
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	d133      	bne.n	800bf88 <_dtoa_r+0x6e0>
 800bf20:	f7f4 f9b4 	bl	800028c <__adddf3>
 800bf24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf28:	4604      	mov	r4, r0
 800bf2a:	460d      	mov	r5, r1
 800bf2c:	f7f4 fdf4 	bl	8000b18 <__aeabi_dcmpgt>
 800bf30:	b9c0      	cbnz	r0, 800bf64 <_dtoa_r+0x6bc>
 800bf32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf36:	4620      	mov	r0, r4
 800bf38:	4629      	mov	r1, r5
 800bf3a:	f7f4 fdc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf3e:	b110      	cbz	r0, 800bf46 <_dtoa_r+0x69e>
 800bf40:	f018 0f01 	tst.w	r8, #1
 800bf44:	d10e      	bne.n	800bf64 <_dtoa_r+0x6bc>
 800bf46:	9902      	ldr	r1, [sp, #8]
 800bf48:	4648      	mov	r0, r9
 800bf4a:	f000 ff09 	bl	800cd60 <_Bfree>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	7033      	strb	r3, [r6, #0]
 800bf52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf54:	3701      	adds	r7, #1
 800bf56:	601f      	str	r7, [r3, #0]
 800bf58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	f000 824b 	beq.w	800c3f6 <_dtoa_r+0xb4e>
 800bf60:	601e      	str	r6, [r3, #0]
 800bf62:	e248      	b.n	800c3f6 <_dtoa_r+0xb4e>
 800bf64:	46b8      	mov	r8, r7
 800bf66:	4633      	mov	r3, r6
 800bf68:	461e      	mov	r6, r3
 800bf6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf6e:	2a39      	cmp	r2, #57	@ 0x39
 800bf70:	d106      	bne.n	800bf80 <_dtoa_r+0x6d8>
 800bf72:	459a      	cmp	sl, r3
 800bf74:	d1f8      	bne.n	800bf68 <_dtoa_r+0x6c0>
 800bf76:	2230      	movs	r2, #48	@ 0x30
 800bf78:	f108 0801 	add.w	r8, r8, #1
 800bf7c:	f88a 2000 	strb.w	r2, [sl]
 800bf80:	781a      	ldrb	r2, [r3, #0]
 800bf82:	3201      	adds	r2, #1
 800bf84:	701a      	strb	r2, [r3, #0]
 800bf86:	e7a0      	b.n	800beca <_dtoa_r+0x622>
 800bf88:	4b6f      	ldr	r3, [pc, #444]	@ (800c148 <_dtoa_r+0x8a0>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f7f4 fb34 	bl	80005f8 <__aeabi_dmul>
 800bf90:	2200      	movs	r2, #0
 800bf92:	2300      	movs	r3, #0
 800bf94:	4604      	mov	r4, r0
 800bf96:	460d      	mov	r5, r1
 800bf98:	f7f4 fd96 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	d09f      	beq.n	800bee0 <_dtoa_r+0x638>
 800bfa0:	e7d1      	b.n	800bf46 <_dtoa_r+0x69e>
 800bfa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfa4:	2a00      	cmp	r2, #0
 800bfa6:	f000 80ea 	beq.w	800c17e <_dtoa_r+0x8d6>
 800bfaa:	9a07      	ldr	r2, [sp, #28]
 800bfac:	2a01      	cmp	r2, #1
 800bfae:	f300 80cd 	bgt.w	800c14c <_dtoa_r+0x8a4>
 800bfb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bfb4:	2a00      	cmp	r2, #0
 800bfb6:	f000 80c1 	beq.w	800c13c <_dtoa_r+0x894>
 800bfba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bfbe:	9c08      	ldr	r4, [sp, #32]
 800bfc0:	9e00      	ldr	r6, [sp, #0]
 800bfc2:	9a00      	ldr	r2, [sp, #0]
 800bfc4:	441a      	add	r2, r3
 800bfc6:	9200      	str	r2, [sp, #0]
 800bfc8:	9a06      	ldr	r2, [sp, #24]
 800bfca:	2101      	movs	r1, #1
 800bfcc:	441a      	add	r2, r3
 800bfce:	4648      	mov	r0, r9
 800bfd0:	9206      	str	r2, [sp, #24]
 800bfd2:	f000 ffc3 	bl	800cf5c <__i2b>
 800bfd6:	4605      	mov	r5, r0
 800bfd8:	b166      	cbz	r6, 800bff4 <_dtoa_r+0x74c>
 800bfda:	9b06      	ldr	r3, [sp, #24]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	dd09      	ble.n	800bff4 <_dtoa_r+0x74c>
 800bfe0:	42b3      	cmp	r3, r6
 800bfe2:	9a00      	ldr	r2, [sp, #0]
 800bfe4:	bfa8      	it	ge
 800bfe6:	4633      	movge	r3, r6
 800bfe8:	1ad2      	subs	r2, r2, r3
 800bfea:	9200      	str	r2, [sp, #0]
 800bfec:	9a06      	ldr	r2, [sp, #24]
 800bfee:	1af6      	subs	r6, r6, r3
 800bff0:	1ad3      	subs	r3, r2, r3
 800bff2:	9306      	str	r3, [sp, #24]
 800bff4:	9b08      	ldr	r3, [sp, #32]
 800bff6:	b30b      	cbz	r3, 800c03c <_dtoa_r+0x794>
 800bff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	f000 80c6 	beq.w	800c18c <_dtoa_r+0x8e4>
 800c000:	2c00      	cmp	r4, #0
 800c002:	f000 80c0 	beq.w	800c186 <_dtoa_r+0x8de>
 800c006:	4629      	mov	r1, r5
 800c008:	4622      	mov	r2, r4
 800c00a:	4648      	mov	r0, r9
 800c00c:	f001 f85e 	bl	800d0cc <__pow5mult>
 800c010:	9a02      	ldr	r2, [sp, #8]
 800c012:	4601      	mov	r1, r0
 800c014:	4605      	mov	r5, r0
 800c016:	4648      	mov	r0, r9
 800c018:	f000 ffb6 	bl	800cf88 <__multiply>
 800c01c:	9902      	ldr	r1, [sp, #8]
 800c01e:	4680      	mov	r8, r0
 800c020:	4648      	mov	r0, r9
 800c022:	f000 fe9d 	bl	800cd60 <_Bfree>
 800c026:	9b08      	ldr	r3, [sp, #32]
 800c028:	1b1b      	subs	r3, r3, r4
 800c02a:	9308      	str	r3, [sp, #32]
 800c02c:	f000 80b1 	beq.w	800c192 <_dtoa_r+0x8ea>
 800c030:	9a08      	ldr	r2, [sp, #32]
 800c032:	4641      	mov	r1, r8
 800c034:	4648      	mov	r0, r9
 800c036:	f001 f849 	bl	800d0cc <__pow5mult>
 800c03a:	9002      	str	r0, [sp, #8]
 800c03c:	2101      	movs	r1, #1
 800c03e:	4648      	mov	r0, r9
 800c040:	f000 ff8c 	bl	800cf5c <__i2b>
 800c044:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c046:	4604      	mov	r4, r0
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f000 81d8 	beq.w	800c3fe <_dtoa_r+0xb56>
 800c04e:	461a      	mov	r2, r3
 800c050:	4601      	mov	r1, r0
 800c052:	4648      	mov	r0, r9
 800c054:	f001 f83a 	bl	800d0cc <__pow5mult>
 800c058:	9b07      	ldr	r3, [sp, #28]
 800c05a:	2b01      	cmp	r3, #1
 800c05c:	4604      	mov	r4, r0
 800c05e:	f300 809f 	bgt.w	800c1a0 <_dtoa_r+0x8f8>
 800c062:	9b04      	ldr	r3, [sp, #16]
 800c064:	2b00      	cmp	r3, #0
 800c066:	f040 8097 	bne.w	800c198 <_dtoa_r+0x8f0>
 800c06a:	9b05      	ldr	r3, [sp, #20]
 800c06c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c070:	2b00      	cmp	r3, #0
 800c072:	f040 8093 	bne.w	800c19c <_dtoa_r+0x8f4>
 800c076:	9b05      	ldr	r3, [sp, #20]
 800c078:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c07c:	0d1b      	lsrs	r3, r3, #20
 800c07e:	051b      	lsls	r3, r3, #20
 800c080:	b133      	cbz	r3, 800c090 <_dtoa_r+0x7e8>
 800c082:	9b00      	ldr	r3, [sp, #0]
 800c084:	3301      	adds	r3, #1
 800c086:	9300      	str	r3, [sp, #0]
 800c088:	9b06      	ldr	r3, [sp, #24]
 800c08a:	3301      	adds	r3, #1
 800c08c:	9306      	str	r3, [sp, #24]
 800c08e:	2301      	movs	r3, #1
 800c090:	9308      	str	r3, [sp, #32]
 800c092:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c094:	2b00      	cmp	r3, #0
 800c096:	f000 81b8 	beq.w	800c40a <_dtoa_r+0xb62>
 800c09a:	6923      	ldr	r3, [r4, #16]
 800c09c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c0a0:	6918      	ldr	r0, [r3, #16]
 800c0a2:	f000 ff0f 	bl	800cec4 <__hi0bits>
 800c0a6:	f1c0 0020 	rsb	r0, r0, #32
 800c0aa:	9b06      	ldr	r3, [sp, #24]
 800c0ac:	4418      	add	r0, r3
 800c0ae:	f010 001f 	ands.w	r0, r0, #31
 800c0b2:	f000 8082 	beq.w	800c1ba <_dtoa_r+0x912>
 800c0b6:	f1c0 0320 	rsb	r3, r0, #32
 800c0ba:	2b04      	cmp	r3, #4
 800c0bc:	dd73      	ble.n	800c1a6 <_dtoa_r+0x8fe>
 800c0be:	9b00      	ldr	r3, [sp, #0]
 800c0c0:	f1c0 001c 	rsb	r0, r0, #28
 800c0c4:	4403      	add	r3, r0
 800c0c6:	9300      	str	r3, [sp, #0]
 800c0c8:	9b06      	ldr	r3, [sp, #24]
 800c0ca:	4403      	add	r3, r0
 800c0cc:	4406      	add	r6, r0
 800c0ce:	9306      	str	r3, [sp, #24]
 800c0d0:	9b00      	ldr	r3, [sp, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	dd05      	ble.n	800c0e2 <_dtoa_r+0x83a>
 800c0d6:	9902      	ldr	r1, [sp, #8]
 800c0d8:	461a      	mov	r2, r3
 800c0da:	4648      	mov	r0, r9
 800c0dc:	f001 f850 	bl	800d180 <__lshift>
 800c0e0:	9002      	str	r0, [sp, #8]
 800c0e2:	9b06      	ldr	r3, [sp, #24]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	dd05      	ble.n	800c0f4 <_dtoa_r+0x84c>
 800c0e8:	4621      	mov	r1, r4
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	4648      	mov	r0, r9
 800c0ee:	f001 f847 	bl	800d180 <__lshift>
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d061      	beq.n	800c1be <_dtoa_r+0x916>
 800c0fa:	9802      	ldr	r0, [sp, #8]
 800c0fc:	4621      	mov	r1, r4
 800c0fe:	f001 f8ab 	bl	800d258 <__mcmp>
 800c102:	2800      	cmp	r0, #0
 800c104:	da5b      	bge.n	800c1be <_dtoa_r+0x916>
 800c106:	2300      	movs	r3, #0
 800c108:	9902      	ldr	r1, [sp, #8]
 800c10a:	220a      	movs	r2, #10
 800c10c:	4648      	mov	r0, r9
 800c10e:	f000 fe49 	bl	800cda4 <__multadd>
 800c112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c114:	9002      	str	r0, [sp, #8]
 800c116:	f107 38ff 	add.w	r8, r7, #4294967295
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f000 8177 	beq.w	800c40e <_dtoa_r+0xb66>
 800c120:	4629      	mov	r1, r5
 800c122:	2300      	movs	r3, #0
 800c124:	220a      	movs	r2, #10
 800c126:	4648      	mov	r0, r9
 800c128:	f000 fe3c 	bl	800cda4 <__multadd>
 800c12c:	f1bb 0f00 	cmp.w	fp, #0
 800c130:	4605      	mov	r5, r0
 800c132:	dc6f      	bgt.n	800c214 <_dtoa_r+0x96c>
 800c134:	9b07      	ldr	r3, [sp, #28]
 800c136:	2b02      	cmp	r3, #2
 800c138:	dc49      	bgt.n	800c1ce <_dtoa_r+0x926>
 800c13a:	e06b      	b.n	800c214 <_dtoa_r+0x96c>
 800c13c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c13e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c142:	e73c      	b.n	800bfbe <_dtoa_r+0x716>
 800c144:	3fe00000 	.word	0x3fe00000
 800c148:	40240000 	.word	0x40240000
 800c14c:	9b03      	ldr	r3, [sp, #12]
 800c14e:	1e5c      	subs	r4, r3, #1
 800c150:	9b08      	ldr	r3, [sp, #32]
 800c152:	42a3      	cmp	r3, r4
 800c154:	db09      	blt.n	800c16a <_dtoa_r+0x8c2>
 800c156:	1b1c      	subs	r4, r3, r4
 800c158:	9b03      	ldr	r3, [sp, #12]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	f6bf af30 	bge.w	800bfc0 <_dtoa_r+0x718>
 800c160:	9b00      	ldr	r3, [sp, #0]
 800c162:	9a03      	ldr	r2, [sp, #12]
 800c164:	1a9e      	subs	r6, r3, r2
 800c166:	2300      	movs	r3, #0
 800c168:	e72b      	b.n	800bfc2 <_dtoa_r+0x71a>
 800c16a:	9b08      	ldr	r3, [sp, #32]
 800c16c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c16e:	9408      	str	r4, [sp, #32]
 800c170:	1ae3      	subs	r3, r4, r3
 800c172:	441a      	add	r2, r3
 800c174:	9e00      	ldr	r6, [sp, #0]
 800c176:	9b03      	ldr	r3, [sp, #12]
 800c178:	920d      	str	r2, [sp, #52]	@ 0x34
 800c17a:	2400      	movs	r4, #0
 800c17c:	e721      	b.n	800bfc2 <_dtoa_r+0x71a>
 800c17e:	9c08      	ldr	r4, [sp, #32]
 800c180:	9e00      	ldr	r6, [sp, #0]
 800c182:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c184:	e728      	b.n	800bfd8 <_dtoa_r+0x730>
 800c186:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c18a:	e751      	b.n	800c030 <_dtoa_r+0x788>
 800c18c:	9a08      	ldr	r2, [sp, #32]
 800c18e:	9902      	ldr	r1, [sp, #8]
 800c190:	e750      	b.n	800c034 <_dtoa_r+0x78c>
 800c192:	f8cd 8008 	str.w	r8, [sp, #8]
 800c196:	e751      	b.n	800c03c <_dtoa_r+0x794>
 800c198:	2300      	movs	r3, #0
 800c19a:	e779      	b.n	800c090 <_dtoa_r+0x7e8>
 800c19c:	9b04      	ldr	r3, [sp, #16]
 800c19e:	e777      	b.n	800c090 <_dtoa_r+0x7e8>
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	9308      	str	r3, [sp, #32]
 800c1a4:	e779      	b.n	800c09a <_dtoa_r+0x7f2>
 800c1a6:	d093      	beq.n	800c0d0 <_dtoa_r+0x828>
 800c1a8:	9a00      	ldr	r2, [sp, #0]
 800c1aa:	331c      	adds	r3, #28
 800c1ac:	441a      	add	r2, r3
 800c1ae:	9200      	str	r2, [sp, #0]
 800c1b0:	9a06      	ldr	r2, [sp, #24]
 800c1b2:	441a      	add	r2, r3
 800c1b4:	441e      	add	r6, r3
 800c1b6:	9206      	str	r2, [sp, #24]
 800c1b8:	e78a      	b.n	800c0d0 <_dtoa_r+0x828>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	e7f4      	b.n	800c1a8 <_dtoa_r+0x900>
 800c1be:	9b03      	ldr	r3, [sp, #12]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	46b8      	mov	r8, r7
 800c1c4:	dc20      	bgt.n	800c208 <_dtoa_r+0x960>
 800c1c6:	469b      	mov	fp, r3
 800c1c8:	9b07      	ldr	r3, [sp, #28]
 800c1ca:	2b02      	cmp	r3, #2
 800c1cc:	dd1e      	ble.n	800c20c <_dtoa_r+0x964>
 800c1ce:	f1bb 0f00 	cmp.w	fp, #0
 800c1d2:	f47f adb1 	bne.w	800bd38 <_dtoa_r+0x490>
 800c1d6:	4621      	mov	r1, r4
 800c1d8:	465b      	mov	r3, fp
 800c1da:	2205      	movs	r2, #5
 800c1dc:	4648      	mov	r0, r9
 800c1de:	f000 fde1 	bl	800cda4 <__multadd>
 800c1e2:	4601      	mov	r1, r0
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	9802      	ldr	r0, [sp, #8]
 800c1e8:	f001 f836 	bl	800d258 <__mcmp>
 800c1ec:	2800      	cmp	r0, #0
 800c1ee:	f77f ada3 	ble.w	800bd38 <_dtoa_r+0x490>
 800c1f2:	4656      	mov	r6, sl
 800c1f4:	2331      	movs	r3, #49	@ 0x31
 800c1f6:	f806 3b01 	strb.w	r3, [r6], #1
 800c1fa:	f108 0801 	add.w	r8, r8, #1
 800c1fe:	e59f      	b.n	800bd40 <_dtoa_r+0x498>
 800c200:	9c03      	ldr	r4, [sp, #12]
 800c202:	46b8      	mov	r8, r7
 800c204:	4625      	mov	r5, r4
 800c206:	e7f4      	b.n	800c1f2 <_dtoa_r+0x94a>
 800c208:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c20c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c20e:	2b00      	cmp	r3, #0
 800c210:	f000 8101 	beq.w	800c416 <_dtoa_r+0xb6e>
 800c214:	2e00      	cmp	r6, #0
 800c216:	dd05      	ble.n	800c224 <_dtoa_r+0x97c>
 800c218:	4629      	mov	r1, r5
 800c21a:	4632      	mov	r2, r6
 800c21c:	4648      	mov	r0, r9
 800c21e:	f000 ffaf 	bl	800d180 <__lshift>
 800c222:	4605      	mov	r5, r0
 800c224:	9b08      	ldr	r3, [sp, #32]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d05c      	beq.n	800c2e4 <_dtoa_r+0xa3c>
 800c22a:	6869      	ldr	r1, [r5, #4]
 800c22c:	4648      	mov	r0, r9
 800c22e:	f000 fd57 	bl	800cce0 <_Balloc>
 800c232:	4606      	mov	r6, r0
 800c234:	b928      	cbnz	r0, 800c242 <_dtoa_r+0x99a>
 800c236:	4b82      	ldr	r3, [pc, #520]	@ (800c440 <_dtoa_r+0xb98>)
 800c238:	4602      	mov	r2, r0
 800c23a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c23e:	f7ff bb4a 	b.w	800b8d6 <_dtoa_r+0x2e>
 800c242:	692a      	ldr	r2, [r5, #16]
 800c244:	3202      	adds	r2, #2
 800c246:	0092      	lsls	r2, r2, #2
 800c248:	f105 010c 	add.w	r1, r5, #12
 800c24c:	300c      	adds	r0, #12
 800c24e:	f7ff fa82 	bl	800b756 <memcpy>
 800c252:	2201      	movs	r2, #1
 800c254:	4631      	mov	r1, r6
 800c256:	4648      	mov	r0, r9
 800c258:	f000 ff92 	bl	800d180 <__lshift>
 800c25c:	f10a 0301 	add.w	r3, sl, #1
 800c260:	9300      	str	r3, [sp, #0]
 800c262:	eb0a 030b 	add.w	r3, sl, fp
 800c266:	9308      	str	r3, [sp, #32]
 800c268:	9b04      	ldr	r3, [sp, #16]
 800c26a:	f003 0301 	and.w	r3, r3, #1
 800c26e:	462f      	mov	r7, r5
 800c270:	9306      	str	r3, [sp, #24]
 800c272:	4605      	mov	r5, r0
 800c274:	9b00      	ldr	r3, [sp, #0]
 800c276:	9802      	ldr	r0, [sp, #8]
 800c278:	4621      	mov	r1, r4
 800c27a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c27e:	f7ff fa89 	bl	800b794 <quorem>
 800c282:	4603      	mov	r3, r0
 800c284:	3330      	adds	r3, #48	@ 0x30
 800c286:	9003      	str	r0, [sp, #12]
 800c288:	4639      	mov	r1, r7
 800c28a:	9802      	ldr	r0, [sp, #8]
 800c28c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c28e:	f000 ffe3 	bl	800d258 <__mcmp>
 800c292:	462a      	mov	r2, r5
 800c294:	9004      	str	r0, [sp, #16]
 800c296:	4621      	mov	r1, r4
 800c298:	4648      	mov	r0, r9
 800c29a:	f000 fff9 	bl	800d290 <__mdiff>
 800c29e:	68c2      	ldr	r2, [r0, #12]
 800c2a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2a2:	4606      	mov	r6, r0
 800c2a4:	bb02      	cbnz	r2, 800c2e8 <_dtoa_r+0xa40>
 800c2a6:	4601      	mov	r1, r0
 800c2a8:	9802      	ldr	r0, [sp, #8]
 800c2aa:	f000 ffd5 	bl	800d258 <__mcmp>
 800c2ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	4631      	mov	r1, r6
 800c2b4:	4648      	mov	r0, r9
 800c2b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2ba:	f000 fd51 	bl	800cd60 <_Bfree>
 800c2be:	9b07      	ldr	r3, [sp, #28]
 800c2c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c2c2:	9e00      	ldr	r6, [sp, #0]
 800c2c4:	ea42 0103 	orr.w	r1, r2, r3
 800c2c8:	9b06      	ldr	r3, [sp, #24]
 800c2ca:	4319      	orrs	r1, r3
 800c2cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ce:	d10d      	bne.n	800c2ec <_dtoa_r+0xa44>
 800c2d0:	2b39      	cmp	r3, #57	@ 0x39
 800c2d2:	d027      	beq.n	800c324 <_dtoa_r+0xa7c>
 800c2d4:	9a04      	ldr	r2, [sp, #16]
 800c2d6:	2a00      	cmp	r2, #0
 800c2d8:	dd01      	ble.n	800c2de <_dtoa_r+0xa36>
 800c2da:	9b03      	ldr	r3, [sp, #12]
 800c2dc:	3331      	adds	r3, #49	@ 0x31
 800c2de:	f88b 3000 	strb.w	r3, [fp]
 800c2e2:	e52e      	b.n	800bd42 <_dtoa_r+0x49a>
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	e7b9      	b.n	800c25c <_dtoa_r+0x9b4>
 800c2e8:	2201      	movs	r2, #1
 800c2ea:	e7e2      	b.n	800c2b2 <_dtoa_r+0xa0a>
 800c2ec:	9904      	ldr	r1, [sp, #16]
 800c2ee:	2900      	cmp	r1, #0
 800c2f0:	db04      	blt.n	800c2fc <_dtoa_r+0xa54>
 800c2f2:	9807      	ldr	r0, [sp, #28]
 800c2f4:	4301      	orrs	r1, r0
 800c2f6:	9806      	ldr	r0, [sp, #24]
 800c2f8:	4301      	orrs	r1, r0
 800c2fa:	d120      	bne.n	800c33e <_dtoa_r+0xa96>
 800c2fc:	2a00      	cmp	r2, #0
 800c2fe:	ddee      	ble.n	800c2de <_dtoa_r+0xa36>
 800c300:	9902      	ldr	r1, [sp, #8]
 800c302:	9300      	str	r3, [sp, #0]
 800c304:	2201      	movs	r2, #1
 800c306:	4648      	mov	r0, r9
 800c308:	f000 ff3a 	bl	800d180 <__lshift>
 800c30c:	4621      	mov	r1, r4
 800c30e:	9002      	str	r0, [sp, #8]
 800c310:	f000 ffa2 	bl	800d258 <__mcmp>
 800c314:	2800      	cmp	r0, #0
 800c316:	9b00      	ldr	r3, [sp, #0]
 800c318:	dc02      	bgt.n	800c320 <_dtoa_r+0xa78>
 800c31a:	d1e0      	bne.n	800c2de <_dtoa_r+0xa36>
 800c31c:	07da      	lsls	r2, r3, #31
 800c31e:	d5de      	bpl.n	800c2de <_dtoa_r+0xa36>
 800c320:	2b39      	cmp	r3, #57	@ 0x39
 800c322:	d1da      	bne.n	800c2da <_dtoa_r+0xa32>
 800c324:	2339      	movs	r3, #57	@ 0x39
 800c326:	f88b 3000 	strb.w	r3, [fp]
 800c32a:	4633      	mov	r3, r6
 800c32c:	461e      	mov	r6, r3
 800c32e:	3b01      	subs	r3, #1
 800c330:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c334:	2a39      	cmp	r2, #57	@ 0x39
 800c336:	d04e      	beq.n	800c3d6 <_dtoa_r+0xb2e>
 800c338:	3201      	adds	r2, #1
 800c33a:	701a      	strb	r2, [r3, #0]
 800c33c:	e501      	b.n	800bd42 <_dtoa_r+0x49a>
 800c33e:	2a00      	cmp	r2, #0
 800c340:	dd03      	ble.n	800c34a <_dtoa_r+0xaa2>
 800c342:	2b39      	cmp	r3, #57	@ 0x39
 800c344:	d0ee      	beq.n	800c324 <_dtoa_r+0xa7c>
 800c346:	3301      	adds	r3, #1
 800c348:	e7c9      	b.n	800c2de <_dtoa_r+0xa36>
 800c34a:	9a00      	ldr	r2, [sp, #0]
 800c34c:	9908      	ldr	r1, [sp, #32]
 800c34e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c352:	428a      	cmp	r2, r1
 800c354:	d028      	beq.n	800c3a8 <_dtoa_r+0xb00>
 800c356:	9902      	ldr	r1, [sp, #8]
 800c358:	2300      	movs	r3, #0
 800c35a:	220a      	movs	r2, #10
 800c35c:	4648      	mov	r0, r9
 800c35e:	f000 fd21 	bl	800cda4 <__multadd>
 800c362:	42af      	cmp	r7, r5
 800c364:	9002      	str	r0, [sp, #8]
 800c366:	f04f 0300 	mov.w	r3, #0
 800c36a:	f04f 020a 	mov.w	r2, #10
 800c36e:	4639      	mov	r1, r7
 800c370:	4648      	mov	r0, r9
 800c372:	d107      	bne.n	800c384 <_dtoa_r+0xadc>
 800c374:	f000 fd16 	bl	800cda4 <__multadd>
 800c378:	4607      	mov	r7, r0
 800c37a:	4605      	mov	r5, r0
 800c37c:	9b00      	ldr	r3, [sp, #0]
 800c37e:	3301      	adds	r3, #1
 800c380:	9300      	str	r3, [sp, #0]
 800c382:	e777      	b.n	800c274 <_dtoa_r+0x9cc>
 800c384:	f000 fd0e 	bl	800cda4 <__multadd>
 800c388:	4629      	mov	r1, r5
 800c38a:	4607      	mov	r7, r0
 800c38c:	2300      	movs	r3, #0
 800c38e:	220a      	movs	r2, #10
 800c390:	4648      	mov	r0, r9
 800c392:	f000 fd07 	bl	800cda4 <__multadd>
 800c396:	4605      	mov	r5, r0
 800c398:	e7f0      	b.n	800c37c <_dtoa_r+0xad4>
 800c39a:	f1bb 0f00 	cmp.w	fp, #0
 800c39e:	bfcc      	ite	gt
 800c3a0:	465e      	movgt	r6, fp
 800c3a2:	2601      	movle	r6, #1
 800c3a4:	4456      	add	r6, sl
 800c3a6:	2700      	movs	r7, #0
 800c3a8:	9902      	ldr	r1, [sp, #8]
 800c3aa:	9300      	str	r3, [sp, #0]
 800c3ac:	2201      	movs	r2, #1
 800c3ae:	4648      	mov	r0, r9
 800c3b0:	f000 fee6 	bl	800d180 <__lshift>
 800c3b4:	4621      	mov	r1, r4
 800c3b6:	9002      	str	r0, [sp, #8]
 800c3b8:	f000 ff4e 	bl	800d258 <__mcmp>
 800c3bc:	2800      	cmp	r0, #0
 800c3be:	dcb4      	bgt.n	800c32a <_dtoa_r+0xa82>
 800c3c0:	d102      	bne.n	800c3c8 <_dtoa_r+0xb20>
 800c3c2:	9b00      	ldr	r3, [sp, #0]
 800c3c4:	07db      	lsls	r3, r3, #31
 800c3c6:	d4b0      	bmi.n	800c32a <_dtoa_r+0xa82>
 800c3c8:	4633      	mov	r3, r6
 800c3ca:	461e      	mov	r6, r3
 800c3cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3d0:	2a30      	cmp	r2, #48	@ 0x30
 800c3d2:	d0fa      	beq.n	800c3ca <_dtoa_r+0xb22>
 800c3d4:	e4b5      	b.n	800bd42 <_dtoa_r+0x49a>
 800c3d6:	459a      	cmp	sl, r3
 800c3d8:	d1a8      	bne.n	800c32c <_dtoa_r+0xa84>
 800c3da:	2331      	movs	r3, #49	@ 0x31
 800c3dc:	f108 0801 	add.w	r8, r8, #1
 800c3e0:	f88a 3000 	strb.w	r3, [sl]
 800c3e4:	e4ad      	b.n	800bd42 <_dtoa_r+0x49a>
 800c3e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c444 <_dtoa_r+0xb9c>
 800c3ec:	b11b      	cbz	r3, 800c3f6 <_dtoa_r+0xb4e>
 800c3ee:	f10a 0308 	add.w	r3, sl, #8
 800c3f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3f4:	6013      	str	r3, [r2, #0]
 800c3f6:	4650      	mov	r0, sl
 800c3f8:	b017      	add	sp, #92	@ 0x5c
 800c3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3fe:	9b07      	ldr	r3, [sp, #28]
 800c400:	2b01      	cmp	r3, #1
 800c402:	f77f ae2e 	ble.w	800c062 <_dtoa_r+0x7ba>
 800c406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c408:	9308      	str	r3, [sp, #32]
 800c40a:	2001      	movs	r0, #1
 800c40c:	e64d      	b.n	800c0aa <_dtoa_r+0x802>
 800c40e:	f1bb 0f00 	cmp.w	fp, #0
 800c412:	f77f aed9 	ble.w	800c1c8 <_dtoa_r+0x920>
 800c416:	4656      	mov	r6, sl
 800c418:	9802      	ldr	r0, [sp, #8]
 800c41a:	4621      	mov	r1, r4
 800c41c:	f7ff f9ba 	bl	800b794 <quorem>
 800c420:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c424:	f806 3b01 	strb.w	r3, [r6], #1
 800c428:	eba6 020a 	sub.w	r2, r6, sl
 800c42c:	4593      	cmp	fp, r2
 800c42e:	ddb4      	ble.n	800c39a <_dtoa_r+0xaf2>
 800c430:	9902      	ldr	r1, [sp, #8]
 800c432:	2300      	movs	r3, #0
 800c434:	220a      	movs	r2, #10
 800c436:	4648      	mov	r0, r9
 800c438:	f000 fcb4 	bl	800cda4 <__multadd>
 800c43c:	9002      	str	r0, [sp, #8]
 800c43e:	e7eb      	b.n	800c418 <_dtoa_r+0xb70>
 800c440:	08012f47 	.word	0x08012f47
 800c444:	08012ecb 	.word	0x08012ecb

0800c448 <_free_r>:
 800c448:	b538      	push	{r3, r4, r5, lr}
 800c44a:	4605      	mov	r5, r0
 800c44c:	2900      	cmp	r1, #0
 800c44e:	d041      	beq.n	800c4d4 <_free_r+0x8c>
 800c450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c454:	1f0c      	subs	r4, r1, #4
 800c456:	2b00      	cmp	r3, #0
 800c458:	bfb8      	it	lt
 800c45a:	18e4      	addlt	r4, r4, r3
 800c45c:	f000 fc34 	bl	800ccc8 <__malloc_lock>
 800c460:	4a1d      	ldr	r2, [pc, #116]	@ (800c4d8 <_free_r+0x90>)
 800c462:	6813      	ldr	r3, [r2, #0]
 800c464:	b933      	cbnz	r3, 800c474 <_free_r+0x2c>
 800c466:	6063      	str	r3, [r4, #4]
 800c468:	6014      	str	r4, [r2, #0]
 800c46a:	4628      	mov	r0, r5
 800c46c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c470:	f000 bc30 	b.w	800ccd4 <__malloc_unlock>
 800c474:	42a3      	cmp	r3, r4
 800c476:	d908      	bls.n	800c48a <_free_r+0x42>
 800c478:	6820      	ldr	r0, [r4, #0]
 800c47a:	1821      	adds	r1, r4, r0
 800c47c:	428b      	cmp	r3, r1
 800c47e:	bf01      	itttt	eq
 800c480:	6819      	ldreq	r1, [r3, #0]
 800c482:	685b      	ldreq	r3, [r3, #4]
 800c484:	1809      	addeq	r1, r1, r0
 800c486:	6021      	streq	r1, [r4, #0]
 800c488:	e7ed      	b.n	800c466 <_free_r+0x1e>
 800c48a:	461a      	mov	r2, r3
 800c48c:	685b      	ldr	r3, [r3, #4]
 800c48e:	b10b      	cbz	r3, 800c494 <_free_r+0x4c>
 800c490:	42a3      	cmp	r3, r4
 800c492:	d9fa      	bls.n	800c48a <_free_r+0x42>
 800c494:	6811      	ldr	r1, [r2, #0]
 800c496:	1850      	adds	r0, r2, r1
 800c498:	42a0      	cmp	r0, r4
 800c49a:	d10b      	bne.n	800c4b4 <_free_r+0x6c>
 800c49c:	6820      	ldr	r0, [r4, #0]
 800c49e:	4401      	add	r1, r0
 800c4a0:	1850      	adds	r0, r2, r1
 800c4a2:	4283      	cmp	r3, r0
 800c4a4:	6011      	str	r1, [r2, #0]
 800c4a6:	d1e0      	bne.n	800c46a <_free_r+0x22>
 800c4a8:	6818      	ldr	r0, [r3, #0]
 800c4aa:	685b      	ldr	r3, [r3, #4]
 800c4ac:	6053      	str	r3, [r2, #4]
 800c4ae:	4408      	add	r0, r1
 800c4b0:	6010      	str	r0, [r2, #0]
 800c4b2:	e7da      	b.n	800c46a <_free_r+0x22>
 800c4b4:	d902      	bls.n	800c4bc <_free_r+0x74>
 800c4b6:	230c      	movs	r3, #12
 800c4b8:	602b      	str	r3, [r5, #0]
 800c4ba:	e7d6      	b.n	800c46a <_free_r+0x22>
 800c4bc:	6820      	ldr	r0, [r4, #0]
 800c4be:	1821      	adds	r1, r4, r0
 800c4c0:	428b      	cmp	r3, r1
 800c4c2:	bf04      	itt	eq
 800c4c4:	6819      	ldreq	r1, [r3, #0]
 800c4c6:	685b      	ldreq	r3, [r3, #4]
 800c4c8:	6063      	str	r3, [r4, #4]
 800c4ca:	bf04      	itt	eq
 800c4cc:	1809      	addeq	r1, r1, r0
 800c4ce:	6021      	streq	r1, [r4, #0]
 800c4d0:	6054      	str	r4, [r2, #4]
 800c4d2:	e7ca      	b.n	800c46a <_free_r+0x22>
 800c4d4:	bd38      	pop	{r3, r4, r5, pc}
 800c4d6:	bf00      	nop
 800c4d8:	200052b0 	.word	0x200052b0

0800c4dc <rshift>:
 800c4dc:	6903      	ldr	r3, [r0, #16]
 800c4de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c4e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c4ea:	f100 0414 	add.w	r4, r0, #20
 800c4ee:	dd45      	ble.n	800c57c <rshift+0xa0>
 800c4f0:	f011 011f 	ands.w	r1, r1, #31
 800c4f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c4f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c4fc:	d10c      	bne.n	800c518 <rshift+0x3c>
 800c4fe:	f100 0710 	add.w	r7, r0, #16
 800c502:	4629      	mov	r1, r5
 800c504:	42b1      	cmp	r1, r6
 800c506:	d334      	bcc.n	800c572 <rshift+0x96>
 800c508:	1a9b      	subs	r3, r3, r2
 800c50a:	009b      	lsls	r3, r3, #2
 800c50c:	1eea      	subs	r2, r5, #3
 800c50e:	4296      	cmp	r6, r2
 800c510:	bf38      	it	cc
 800c512:	2300      	movcc	r3, #0
 800c514:	4423      	add	r3, r4
 800c516:	e015      	b.n	800c544 <rshift+0x68>
 800c518:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c51c:	f1c1 0820 	rsb	r8, r1, #32
 800c520:	40cf      	lsrs	r7, r1
 800c522:	f105 0e04 	add.w	lr, r5, #4
 800c526:	46a1      	mov	r9, r4
 800c528:	4576      	cmp	r6, lr
 800c52a:	46f4      	mov	ip, lr
 800c52c:	d815      	bhi.n	800c55a <rshift+0x7e>
 800c52e:	1a9a      	subs	r2, r3, r2
 800c530:	0092      	lsls	r2, r2, #2
 800c532:	3a04      	subs	r2, #4
 800c534:	3501      	adds	r5, #1
 800c536:	42ae      	cmp	r6, r5
 800c538:	bf38      	it	cc
 800c53a:	2200      	movcc	r2, #0
 800c53c:	18a3      	adds	r3, r4, r2
 800c53e:	50a7      	str	r7, [r4, r2]
 800c540:	b107      	cbz	r7, 800c544 <rshift+0x68>
 800c542:	3304      	adds	r3, #4
 800c544:	1b1a      	subs	r2, r3, r4
 800c546:	42a3      	cmp	r3, r4
 800c548:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c54c:	bf08      	it	eq
 800c54e:	2300      	moveq	r3, #0
 800c550:	6102      	str	r2, [r0, #16]
 800c552:	bf08      	it	eq
 800c554:	6143      	streq	r3, [r0, #20]
 800c556:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c55a:	f8dc c000 	ldr.w	ip, [ip]
 800c55e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c562:	ea4c 0707 	orr.w	r7, ip, r7
 800c566:	f849 7b04 	str.w	r7, [r9], #4
 800c56a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c56e:	40cf      	lsrs	r7, r1
 800c570:	e7da      	b.n	800c528 <rshift+0x4c>
 800c572:	f851 cb04 	ldr.w	ip, [r1], #4
 800c576:	f847 cf04 	str.w	ip, [r7, #4]!
 800c57a:	e7c3      	b.n	800c504 <rshift+0x28>
 800c57c:	4623      	mov	r3, r4
 800c57e:	e7e1      	b.n	800c544 <rshift+0x68>

0800c580 <__hexdig_fun>:
 800c580:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c584:	2b09      	cmp	r3, #9
 800c586:	d802      	bhi.n	800c58e <__hexdig_fun+0xe>
 800c588:	3820      	subs	r0, #32
 800c58a:	b2c0      	uxtb	r0, r0
 800c58c:	4770      	bx	lr
 800c58e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c592:	2b05      	cmp	r3, #5
 800c594:	d801      	bhi.n	800c59a <__hexdig_fun+0x1a>
 800c596:	3847      	subs	r0, #71	@ 0x47
 800c598:	e7f7      	b.n	800c58a <__hexdig_fun+0xa>
 800c59a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c59e:	2b05      	cmp	r3, #5
 800c5a0:	d801      	bhi.n	800c5a6 <__hexdig_fun+0x26>
 800c5a2:	3827      	subs	r0, #39	@ 0x27
 800c5a4:	e7f1      	b.n	800c58a <__hexdig_fun+0xa>
 800c5a6:	2000      	movs	r0, #0
 800c5a8:	4770      	bx	lr
	...

0800c5ac <__gethex>:
 800c5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b0:	b085      	sub	sp, #20
 800c5b2:	468a      	mov	sl, r1
 800c5b4:	9302      	str	r3, [sp, #8]
 800c5b6:	680b      	ldr	r3, [r1, #0]
 800c5b8:	9001      	str	r0, [sp, #4]
 800c5ba:	4690      	mov	r8, r2
 800c5bc:	1c9c      	adds	r4, r3, #2
 800c5be:	46a1      	mov	r9, r4
 800c5c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c5c4:	2830      	cmp	r0, #48	@ 0x30
 800c5c6:	d0fa      	beq.n	800c5be <__gethex+0x12>
 800c5c8:	eba9 0303 	sub.w	r3, r9, r3
 800c5cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800c5d0:	f7ff ffd6 	bl	800c580 <__hexdig_fun>
 800c5d4:	4605      	mov	r5, r0
 800c5d6:	2800      	cmp	r0, #0
 800c5d8:	d168      	bne.n	800c6ac <__gethex+0x100>
 800c5da:	49a0      	ldr	r1, [pc, #640]	@ (800c85c <__gethex+0x2b0>)
 800c5dc:	2201      	movs	r2, #1
 800c5de:	4648      	mov	r0, r9
 800c5e0:	f7fe ff76 	bl	800b4d0 <strncmp>
 800c5e4:	4607      	mov	r7, r0
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	d167      	bne.n	800c6ba <__gethex+0x10e>
 800c5ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c5ee:	4626      	mov	r6, r4
 800c5f0:	f7ff ffc6 	bl	800c580 <__hexdig_fun>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	d062      	beq.n	800c6be <__gethex+0x112>
 800c5f8:	4623      	mov	r3, r4
 800c5fa:	7818      	ldrb	r0, [r3, #0]
 800c5fc:	2830      	cmp	r0, #48	@ 0x30
 800c5fe:	4699      	mov	r9, r3
 800c600:	f103 0301 	add.w	r3, r3, #1
 800c604:	d0f9      	beq.n	800c5fa <__gethex+0x4e>
 800c606:	f7ff ffbb 	bl	800c580 <__hexdig_fun>
 800c60a:	fab0 f580 	clz	r5, r0
 800c60e:	096d      	lsrs	r5, r5, #5
 800c610:	f04f 0b01 	mov.w	fp, #1
 800c614:	464a      	mov	r2, r9
 800c616:	4616      	mov	r6, r2
 800c618:	3201      	adds	r2, #1
 800c61a:	7830      	ldrb	r0, [r6, #0]
 800c61c:	f7ff ffb0 	bl	800c580 <__hexdig_fun>
 800c620:	2800      	cmp	r0, #0
 800c622:	d1f8      	bne.n	800c616 <__gethex+0x6a>
 800c624:	498d      	ldr	r1, [pc, #564]	@ (800c85c <__gethex+0x2b0>)
 800c626:	2201      	movs	r2, #1
 800c628:	4630      	mov	r0, r6
 800c62a:	f7fe ff51 	bl	800b4d0 <strncmp>
 800c62e:	2800      	cmp	r0, #0
 800c630:	d13f      	bne.n	800c6b2 <__gethex+0x106>
 800c632:	b944      	cbnz	r4, 800c646 <__gethex+0x9a>
 800c634:	1c74      	adds	r4, r6, #1
 800c636:	4622      	mov	r2, r4
 800c638:	4616      	mov	r6, r2
 800c63a:	3201      	adds	r2, #1
 800c63c:	7830      	ldrb	r0, [r6, #0]
 800c63e:	f7ff ff9f 	bl	800c580 <__hexdig_fun>
 800c642:	2800      	cmp	r0, #0
 800c644:	d1f8      	bne.n	800c638 <__gethex+0x8c>
 800c646:	1ba4      	subs	r4, r4, r6
 800c648:	00a7      	lsls	r7, r4, #2
 800c64a:	7833      	ldrb	r3, [r6, #0]
 800c64c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c650:	2b50      	cmp	r3, #80	@ 0x50
 800c652:	d13e      	bne.n	800c6d2 <__gethex+0x126>
 800c654:	7873      	ldrb	r3, [r6, #1]
 800c656:	2b2b      	cmp	r3, #43	@ 0x2b
 800c658:	d033      	beq.n	800c6c2 <__gethex+0x116>
 800c65a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c65c:	d034      	beq.n	800c6c8 <__gethex+0x11c>
 800c65e:	1c71      	adds	r1, r6, #1
 800c660:	2400      	movs	r4, #0
 800c662:	7808      	ldrb	r0, [r1, #0]
 800c664:	f7ff ff8c 	bl	800c580 <__hexdig_fun>
 800c668:	1e43      	subs	r3, r0, #1
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	2b18      	cmp	r3, #24
 800c66e:	d830      	bhi.n	800c6d2 <__gethex+0x126>
 800c670:	f1a0 0210 	sub.w	r2, r0, #16
 800c674:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c678:	f7ff ff82 	bl	800c580 <__hexdig_fun>
 800c67c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c680:	fa5f fc8c 	uxtb.w	ip, ip
 800c684:	f1bc 0f18 	cmp.w	ip, #24
 800c688:	f04f 030a 	mov.w	r3, #10
 800c68c:	d91e      	bls.n	800c6cc <__gethex+0x120>
 800c68e:	b104      	cbz	r4, 800c692 <__gethex+0xe6>
 800c690:	4252      	negs	r2, r2
 800c692:	4417      	add	r7, r2
 800c694:	f8ca 1000 	str.w	r1, [sl]
 800c698:	b1ed      	cbz	r5, 800c6d6 <__gethex+0x12a>
 800c69a:	f1bb 0f00 	cmp.w	fp, #0
 800c69e:	bf0c      	ite	eq
 800c6a0:	2506      	moveq	r5, #6
 800c6a2:	2500      	movne	r5, #0
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	b005      	add	sp, #20
 800c6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ac:	2500      	movs	r5, #0
 800c6ae:	462c      	mov	r4, r5
 800c6b0:	e7b0      	b.n	800c614 <__gethex+0x68>
 800c6b2:	2c00      	cmp	r4, #0
 800c6b4:	d1c7      	bne.n	800c646 <__gethex+0x9a>
 800c6b6:	4627      	mov	r7, r4
 800c6b8:	e7c7      	b.n	800c64a <__gethex+0x9e>
 800c6ba:	464e      	mov	r6, r9
 800c6bc:	462f      	mov	r7, r5
 800c6be:	2501      	movs	r5, #1
 800c6c0:	e7c3      	b.n	800c64a <__gethex+0x9e>
 800c6c2:	2400      	movs	r4, #0
 800c6c4:	1cb1      	adds	r1, r6, #2
 800c6c6:	e7cc      	b.n	800c662 <__gethex+0xb6>
 800c6c8:	2401      	movs	r4, #1
 800c6ca:	e7fb      	b.n	800c6c4 <__gethex+0x118>
 800c6cc:	fb03 0002 	mla	r0, r3, r2, r0
 800c6d0:	e7ce      	b.n	800c670 <__gethex+0xc4>
 800c6d2:	4631      	mov	r1, r6
 800c6d4:	e7de      	b.n	800c694 <__gethex+0xe8>
 800c6d6:	eba6 0309 	sub.w	r3, r6, r9
 800c6da:	3b01      	subs	r3, #1
 800c6dc:	4629      	mov	r1, r5
 800c6de:	2b07      	cmp	r3, #7
 800c6e0:	dc0a      	bgt.n	800c6f8 <__gethex+0x14c>
 800c6e2:	9801      	ldr	r0, [sp, #4]
 800c6e4:	f000 fafc 	bl	800cce0 <_Balloc>
 800c6e8:	4604      	mov	r4, r0
 800c6ea:	b940      	cbnz	r0, 800c6fe <__gethex+0x152>
 800c6ec:	4b5c      	ldr	r3, [pc, #368]	@ (800c860 <__gethex+0x2b4>)
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	21e4      	movs	r1, #228	@ 0xe4
 800c6f2:	485c      	ldr	r0, [pc, #368]	@ (800c864 <__gethex+0x2b8>)
 800c6f4:	f001 f9d8 	bl	800daa8 <__assert_func>
 800c6f8:	3101      	adds	r1, #1
 800c6fa:	105b      	asrs	r3, r3, #1
 800c6fc:	e7ef      	b.n	800c6de <__gethex+0x132>
 800c6fe:	f100 0a14 	add.w	sl, r0, #20
 800c702:	2300      	movs	r3, #0
 800c704:	4655      	mov	r5, sl
 800c706:	469b      	mov	fp, r3
 800c708:	45b1      	cmp	r9, r6
 800c70a:	d337      	bcc.n	800c77c <__gethex+0x1d0>
 800c70c:	f845 bb04 	str.w	fp, [r5], #4
 800c710:	eba5 050a 	sub.w	r5, r5, sl
 800c714:	10ad      	asrs	r5, r5, #2
 800c716:	6125      	str	r5, [r4, #16]
 800c718:	4658      	mov	r0, fp
 800c71a:	f000 fbd3 	bl	800cec4 <__hi0bits>
 800c71e:	016d      	lsls	r5, r5, #5
 800c720:	f8d8 6000 	ldr.w	r6, [r8]
 800c724:	1a2d      	subs	r5, r5, r0
 800c726:	42b5      	cmp	r5, r6
 800c728:	dd54      	ble.n	800c7d4 <__gethex+0x228>
 800c72a:	1bad      	subs	r5, r5, r6
 800c72c:	4629      	mov	r1, r5
 800c72e:	4620      	mov	r0, r4
 800c730:	f000 ff5f 	bl	800d5f2 <__any_on>
 800c734:	4681      	mov	r9, r0
 800c736:	b178      	cbz	r0, 800c758 <__gethex+0x1ac>
 800c738:	1e6b      	subs	r3, r5, #1
 800c73a:	1159      	asrs	r1, r3, #5
 800c73c:	f003 021f 	and.w	r2, r3, #31
 800c740:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c744:	f04f 0901 	mov.w	r9, #1
 800c748:	fa09 f202 	lsl.w	r2, r9, r2
 800c74c:	420a      	tst	r2, r1
 800c74e:	d003      	beq.n	800c758 <__gethex+0x1ac>
 800c750:	454b      	cmp	r3, r9
 800c752:	dc36      	bgt.n	800c7c2 <__gethex+0x216>
 800c754:	f04f 0902 	mov.w	r9, #2
 800c758:	4629      	mov	r1, r5
 800c75a:	4620      	mov	r0, r4
 800c75c:	f7ff febe 	bl	800c4dc <rshift>
 800c760:	442f      	add	r7, r5
 800c762:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c766:	42bb      	cmp	r3, r7
 800c768:	da42      	bge.n	800c7f0 <__gethex+0x244>
 800c76a:	9801      	ldr	r0, [sp, #4]
 800c76c:	4621      	mov	r1, r4
 800c76e:	f000 faf7 	bl	800cd60 <_Bfree>
 800c772:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c774:	2300      	movs	r3, #0
 800c776:	6013      	str	r3, [r2, #0]
 800c778:	25a3      	movs	r5, #163	@ 0xa3
 800c77a:	e793      	b.n	800c6a4 <__gethex+0xf8>
 800c77c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c780:	2a2e      	cmp	r2, #46	@ 0x2e
 800c782:	d012      	beq.n	800c7aa <__gethex+0x1fe>
 800c784:	2b20      	cmp	r3, #32
 800c786:	d104      	bne.n	800c792 <__gethex+0x1e6>
 800c788:	f845 bb04 	str.w	fp, [r5], #4
 800c78c:	f04f 0b00 	mov.w	fp, #0
 800c790:	465b      	mov	r3, fp
 800c792:	7830      	ldrb	r0, [r6, #0]
 800c794:	9303      	str	r3, [sp, #12]
 800c796:	f7ff fef3 	bl	800c580 <__hexdig_fun>
 800c79a:	9b03      	ldr	r3, [sp, #12]
 800c79c:	f000 000f 	and.w	r0, r0, #15
 800c7a0:	4098      	lsls	r0, r3
 800c7a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800c7a6:	3304      	adds	r3, #4
 800c7a8:	e7ae      	b.n	800c708 <__gethex+0x15c>
 800c7aa:	45b1      	cmp	r9, r6
 800c7ac:	d8ea      	bhi.n	800c784 <__gethex+0x1d8>
 800c7ae:	492b      	ldr	r1, [pc, #172]	@ (800c85c <__gethex+0x2b0>)
 800c7b0:	9303      	str	r3, [sp, #12]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	4630      	mov	r0, r6
 800c7b6:	f7fe fe8b 	bl	800b4d0 <strncmp>
 800c7ba:	9b03      	ldr	r3, [sp, #12]
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	d1e1      	bne.n	800c784 <__gethex+0x1d8>
 800c7c0:	e7a2      	b.n	800c708 <__gethex+0x15c>
 800c7c2:	1ea9      	subs	r1, r5, #2
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	f000 ff14 	bl	800d5f2 <__any_on>
 800c7ca:	2800      	cmp	r0, #0
 800c7cc:	d0c2      	beq.n	800c754 <__gethex+0x1a8>
 800c7ce:	f04f 0903 	mov.w	r9, #3
 800c7d2:	e7c1      	b.n	800c758 <__gethex+0x1ac>
 800c7d4:	da09      	bge.n	800c7ea <__gethex+0x23e>
 800c7d6:	1b75      	subs	r5, r6, r5
 800c7d8:	4621      	mov	r1, r4
 800c7da:	9801      	ldr	r0, [sp, #4]
 800c7dc:	462a      	mov	r2, r5
 800c7de:	f000 fccf 	bl	800d180 <__lshift>
 800c7e2:	1b7f      	subs	r7, r7, r5
 800c7e4:	4604      	mov	r4, r0
 800c7e6:	f100 0a14 	add.w	sl, r0, #20
 800c7ea:	f04f 0900 	mov.w	r9, #0
 800c7ee:	e7b8      	b.n	800c762 <__gethex+0x1b6>
 800c7f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c7f4:	42bd      	cmp	r5, r7
 800c7f6:	dd6f      	ble.n	800c8d8 <__gethex+0x32c>
 800c7f8:	1bed      	subs	r5, r5, r7
 800c7fa:	42ae      	cmp	r6, r5
 800c7fc:	dc34      	bgt.n	800c868 <__gethex+0x2bc>
 800c7fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c802:	2b02      	cmp	r3, #2
 800c804:	d022      	beq.n	800c84c <__gethex+0x2a0>
 800c806:	2b03      	cmp	r3, #3
 800c808:	d024      	beq.n	800c854 <__gethex+0x2a8>
 800c80a:	2b01      	cmp	r3, #1
 800c80c:	d115      	bne.n	800c83a <__gethex+0x28e>
 800c80e:	42ae      	cmp	r6, r5
 800c810:	d113      	bne.n	800c83a <__gethex+0x28e>
 800c812:	2e01      	cmp	r6, #1
 800c814:	d10b      	bne.n	800c82e <__gethex+0x282>
 800c816:	9a02      	ldr	r2, [sp, #8]
 800c818:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c81c:	6013      	str	r3, [r2, #0]
 800c81e:	2301      	movs	r3, #1
 800c820:	6123      	str	r3, [r4, #16]
 800c822:	f8ca 3000 	str.w	r3, [sl]
 800c826:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c828:	2562      	movs	r5, #98	@ 0x62
 800c82a:	601c      	str	r4, [r3, #0]
 800c82c:	e73a      	b.n	800c6a4 <__gethex+0xf8>
 800c82e:	1e71      	subs	r1, r6, #1
 800c830:	4620      	mov	r0, r4
 800c832:	f000 fede 	bl	800d5f2 <__any_on>
 800c836:	2800      	cmp	r0, #0
 800c838:	d1ed      	bne.n	800c816 <__gethex+0x26a>
 800c83a:	9801      	ldr	r0, [sp, #4]
 800c83c:	4621      	mov	r1, r4
 800c83e:	f000 fa8f 	bl	800cd60 <_Bfree>
 800c842:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c844:	2300      	movs	r3, #0
 800c846:	6013      	str	r3, [r2, #0]
 800c848:	2550      	movs	r5, #80	@ 0x50
 800c84a:	e72b      	b.n	800c6a4 <__gethex+0xf8>
 800c84c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d1f3      	bne.n	800c83a <__gethex+0x28e>
 800c852:	e7e0      	b.n	800c816 <__gethex+0x26a>
 800c854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c856:	2b00      	cmp	r3, #0
 800c858:	d1dd      	bne.n	800c816 <__gethex+0x26a>
 800c85a:	e7ee      	b.n	800c83a <__gethex+0x28e>
 800c85c:	08012e88 	.word	0x08012e88
 800c860:	08012f47 	.word	0x08012f47
 800c864:	08012f58 	.word	0x08012f58
 800c868:	1e6f      	subs	r7, r5, #1
 800c86a:	f1b9 0f00 	cmp.w	r9, #0
 800c86e:	d130      	bne.n	800c8d2 <__gethex+0x326>
 800c870:	b127      	cbz	r7, 800c87c <__gethex+0x2d0>
 800c872:	4639      	mov	r1, r7
 800c874:	4620      	mov	r0, r4
 800c876:	f000 febc 	bl	800d5f2 <__any_on>
 800c87a:	4681      	mov	r9, r0
 800c87c:	117a      	asrs	r2, r7, #5
 800c87e:	2301      	movs	r3, #1
 800c880:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c884:	f007 071f 	and.w	r7, r7, #31
 800c888:	40bb      	lsls	r3, r7
 800c88a:	4213      	tst	r3, r2
 800c88c:	4629      	mov	r1, r5
 800c88e:	4620      	mov	r0, r4
 800c890:	bf18      	it	ne
 800c892:	f049 0902 	orrne.w	r9, r9, #2
 800c896:	f7ff fe21 	bl	800c4dc <rshift>
 800c89a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c89e:	1b76      	subs	r6, r6, r5
 800c8a0:	2502      	movs	r5, #2
 800c8a2:	f1b9 0f00 	cmp.w	r9, #0
 800c8a6:	d047      	beq.n	800c938 <__gethex+0x38c>
 800c8a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c8ac:	2b02      	cmp	r3, #2
 800c8ae:	d015      	beq.n	800c8dc <__gethex+0x330>
 800c8b0:	2b03      	cmp	r3, #3
 800c8b2:	d017      	beq.n	800c8e4 <__gethex+0x338>
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d109      	bne.n	800c8cc <__gethex+0x320>
 800c8b8:	f019 0f02 	tst.w	r9, #2
 800c8bc:	d006      	beq.n	800c8cc <__gethex+0x320>
 800c8be:	f8da 3000 	ldr.w	r3, [sl]
 800c8c2:	ea49 0903 	orr.w	r9, r9, r3
 800c8c6:	f019 0f01 	tst.w	r9, #1
 800c8ca:	d10e      	bne.n	800c8ea <__gethex+0x33e>
 800c8cc:	f045 0510 	orr.w	r5, r5, #16
 800c8d0:	e032      	b.n	800c938 <__gethex+0x38c>
 800c8d2:	f04f 0901 	mov.w	r9, #1
 800c8d6:	e7d1      	b.n	800c87c <__gethex+0x2d0>
 800c8d8:	2501      	movs	r5, #1
 800c8da:	e7e2      	b.n	800c8a2 <__gethex+0x2f6>
 800c8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8de:	f1c3 0301 	rsb	r3, r3, #1
 800c8e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c8e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d0f0      	beq.n	800c8cc <__gethex+0x320>
 800c8ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c8ee:	f104 0314 	add.w	r3, r4, #20
 800c8f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c8f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c8fa:	f04f 0c00 	mov.w	ip, #0
 800c8fe:	4618      	mov	r0, r3
 800c900:	f853 2b04 	ldr.w	r2, [r3], #4
 800c904:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c908:	d01b      	beq.n	800c942 <__gethex+0x396>
 800c90a:	3201      	adds	r2, #1
 800c90c:	6002      	str	r2, [r0, #0]
 800c90e:	2d02      	cmp	r5, #2
 800c910:	f104 0314 	add.w	r3, r4, #20
 800c914:	d13c      	bne.n	800c990 <__gethex+0x3e4>
 800c916:	f8d8 2000 	ldr.w	r2, [r8]
 800c91a:	3a01      	subs	r2, #1
 800c91c:	42b2      	cmp	r2, r6
 800c91e:	d109      	bne.n	800c934 <__gethex+0x388>
 800c920:	1171      	asrs	r1, r6, #5
 800c922:	2201      	movs	r2, #1
 800c924:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c928:	f006 061f 	and.w	r6, r6, #31
 800c92c:	fa02 f606 	lsl.w	r6, r2, r6
 800c930:	421e      	tst	r6, r3
 800c932:	d13a      	bne.n	800c9aa <__gethex+0x3fe>
 800c934:	f045 0520 	orr.w	r5, r5, #32
 800c938:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c93a:	601c      	str	r4, [r3, #0]
 800c93c:	9b02      	ldr	r3, [sp, #8]
 800c93e:	601f      	str	r7, [r3, #0]
 800c940:	e6b0      	b.n	800c6a4 <__gethex+0xf8>
 800c942:	4299      	cmp	r1, r3
 800c944:	f843 cc04 	str.w	ip, [r3, #-4]
 800c948:	d8d9      	bhi.n	800c8fe <__gethex+0x352>
 800c94a:	68a3      	ldr	r3, [r4, #8]
 800c94c:	459b      	cmp	fp, r3
 800c94e:	db17      	blt.n	800c980 <__gethex+0x3d4>
 800c950:	6861      	ldr	r1, [r4, #4]
 800c952:	9801      	ldr	r0, [sp, #4]
 800c954:	3101      	adds	r1, #1
 800c956:	f000 f9c3 	bl	800cce0 <_Balloc>
 800c95a:	4681      	mov	r9, r0
 800c95c:	b918      	cbnz	r0, 800c966 <__gethex+0x3ba>
 800c95e:	4b1a      	ldr	r3, [pc, #104]	@ (800c9c8 <__gethex+0x41c>)
 800c960:	4602      	mov	r2, r0
 800c962:	2184      	movs	r1, #132	@ 0x84
 800c964:	e6c5      	b.n	800c6f2 <__gethex+0x146>
 800c966:	6922      	ldr	r2, [r4, #16]
 800c968:	3202      	adds	r2, #2
 800c96a:	f104 010c 	add.w	r1, r4, #12
 800c96e:	0092      	lsls	r2, r2, #2
 800c970:	300c      	adds	r0, #12
 800c972:	f7fe fef0 	bl	800b756 <memcpy>
 800c976:	4621      	mov	r1, r4
 800c978:	9801      	ldr	r0, [sp, #4]
 800c97a:	f000 f9f1 	bl	800cd60 <_Bfree>
 800c97e:	464c      	mov	r4, r9
 800c980:	6923      	ldr	r3, [r4, #16]
 800c982:	1c5a      	adds	r2, r3, #1
 800c984:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c988:	6122      	str	r2, [r4, #16]
 800c98a:	2201      	movs	r2, #1
 800c98c:	615a      	str	r2, [r3, #20]
 800c98e:	e7be      	b.n	800c90e <__gethex+0x362>
 800c990:	6922      	ldr	r2, [r4, #16]
 800c992:	455a      	cmp	r2, fp
 800c994:	dd0b      	ble.n	800c9ae <__gethex+0x402>
 800c996:	2101      	movs	r1, #1
 800c998:	4620      	mov	r0, r4
 800c99a:	f7ff fd9f 	bl	800c4dc <rshift>
 800c99e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c9a2:	3701      	adds	r7, #1
 800c9a4:	42bb      	cmp	r3, r7
 800c9a6:	f6ff aee0 	blt.w	800c76a <__gethex+0x1be>
 800c9aa:	2501      	movs	r5, #1
 800c9ac:	e7c2      	b.n	800c934 <__gethex+0x388>
 800c9ae:	f016 061f 	ands.w	r6, r6, #31
 800c9b2:	d0fa      	beq.n	800c9aa <__gethex+0x3fe>
 800c9b4:	4453      	add	r3, sl
 800c9b6:	f1c6 0620 	rsb	r6, r6, #32
 800c9ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c9be:	f000 fa81 	bl	800cec4 <__hi0bits>
 800c9c2:	42b0      	cmp	r0, r6
 800c9c4:	dbe7      	blt.n	800c996 <__gethex+0x3ea>
 800c9c6:	e7f0      	b.n	800c9aa <__gethex+0x3fe>
 800c9c8:	08012f47 	.word	0x08012f47

0800c9cc <L_shift>:
 800c9cc:	f1c2 0208 	rsb	r2, r2, #8
 800c9d0:	0092      	lsls	r2, r2, #2
 800c9d2:	b570      	push	{r4, r5, r6, lr}
 800c9d4:	f1c2 0620 	rsb	r6, r2, #32
 800c9d8:	6843      	ldr	r3, [r0, #4]
 800c9da:	6804      	ldr	r4, [r0, #0]
 800c9dc:	fa03 f506 	lsl.w	r5, r3, r6
 800c9e0:	432c      	orrs	r4, r5
 800c9e2:	40d3      	lsrs	r3, r2
 800c9e4:	6004      	str	r4, [r0, #0]
 800c9e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800c9ea:	4288      	cmp	r0, r1
 800c9ec:	d3f4      	bcc.n	800c9d8 <L_shift+0xc>
 800c9ee:	bd70      	pop	{r4, r5, r6, pc}

0800c9f0 <__match>:
 800c9f0:	b530      	push	{r4, r5, lr}
 800c9f2:	6803      	ldr	r3, [r0, #0]
 800c9f4:	3301      	adds	r3, #1
 800c9f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9fa:	b914      	cbnz	r4, 800ca02 <__match+0x12>
 800c9fc:	6003      	str	r3, [r0, #0]
 800c9fe:	2001      	movs	r0, #1
 800ca00:	bd30      	pop	{r4, r5, pc}
 800ca02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ca0a:	2d19      	cmp	r5, #25
 800ca0c:	bf98      	it	ls
 800ca0e:	3220      	addls	r2, #32
 800ca10:	42a2      	cmp	r2, r4
 800ca12:	d0f0      	beq.n	800c9f6 <__match+0x6>
 800ca14:	2000      	movs	r0, #0
 800ca16:	e7f3      	b.n	800ca00 <__match+0x10>

0800ca18 <__hexnan>:
 800ca18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca1c:	680b      	ldr	r3, [r1, #0]
 800ca1e:	6801      	ldr	r1, [r0, #0]
 800ca20:	115e      	asrs	r6, r3, #5
 800ca22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ca26:	f013 031f 	ands.w	r3, r3, #31
 800ca2a:	b087      	sub	sp, #28
 800ca2c:	bf18      	it	ne
 800ca2e:	3604      	addne	r6, #4
 800ca30:	2500      	movs	r5, #0
 800ca32:	1f37      	subs	r7, r6, #4
 800ca34:	4682      	mov	sl, r0
 800ca36:	4690      	mov	r8, r2
 800ca38:	9301      	str	r3, [sp, #4]
 800ca3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ca3e:	46b9      	mov	r9, r7
 800ca40:	463c      	mov	r4, r7
 800ca42:	9502      	str	r5, [sp, #8]
 800ca44:	46ab      	mov	fp, r5
 800ca46:	784a      	ldrb	r2, [r1, #1]
 800ca48:	1c4b      	adds	r3, r1, #1
 800ca4a:	9303      	str	r3, [sp, #12]
 800ca4c:	b342      	cbz	r2, 800caa0 <__hexnan+0x88>
 800ca4e:	4610      	mov	r0, r2
 800ca50:	9105      	str	r1, [sp, #20]
 800ca52:	9204      	str	r2, [sp, #16]
 800ca54:	f7ff fd94 	bl	800c580 <__hexdig_fun>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d151      	bne.n	800cb00 <__hexnan+0xe8>
 800ca5c:	9a04      	ldr	r2, [sp, #16]
 800ca5e:	9905      	ldr	r1, [sp, #20]
 800ca60:	2a20      	cmp	r2, #32
 800ca62:	d818      	bhi.n	800ca96 <__hexnan+0x7e>
 800ca64:	9b02      	ldr	r3, [sp, #8]
 800ca66:	459b      	cmp	fp, r3
 800ca68:	dd13      	ble.n	800ca92 <__hexnan+0x7a>
 800ca6a:	454c      	cmp	r4, r9
 800ca6c:	d206      	bcs.n	800ca7c <__hexnan+0x64>
 800ca6e:	2d07      	cmp	r5, #7
 800ca70:	dc04      	bgt.n	800ca7c <__hexnan+0x64>
 800ca72:	462a      	mov	r2, r5
 800ca74:	4649      	mov	r1, r9
 800ca76:	4620      	mov	r0, r4
 800ca78:	f7ff ffa8 	bl	800c9cc <L_shift>
 800ca7c:	4544      	cmp	r4, r8
 800ca7e:	d952      	bls.n	800cb26 <__hexnan+0x10e>
 800ca80:	2300      	movs	r3, #0
 800ca82:	f1a4 0904 	sub.w	r9, r4, #4
 800ca86:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca8a:	f8cd b008 	str.w	fp, [sp, #8]
 800ca8e:	464c      	mov	r4, r9
 800ca90:	461d      	mov	r5, r3
 800ca92:	9903      	ldr	r1, [sp, #12]
 800ca94:	e7d7      	b.n	800ca46 <__hexnan+0x2e>
 800ca96:	2a29      	cmp	r2, #41	@ 0x29
 800ca98:	d157      	bne.n	800cb4a <__hexnan+0x132>
 800ca9a:	3102      	adds	r1, #2
 800ca9c:	f8ca 1000 	str.w	r1, [sl]
 800caa0:	f1bb 0f00 	cmp.w	fp, #0
 800caa4:	d051      	beq.n	800cb4a <__hexnan+0x132>
 800caa6:	454c      	cmp	r4, r9
 800caa8:	d206      	bcs.n	800cab8 <__hexnan+0xa0>
 800caaa:	2d07      	cmp	r5, #7
 800caac:	dc04      	bgt.n	800cab8 <__hexnan+0xa0>
 800caae:	462a      	mov	r2, r5
 800cab0:	4649      	mov	r1, r9
 800cab2:	4620      	mov	r0, r4
 800cab4:	f7ff ff8a 	bl	800c9cc <L_shift>
 800cab8:	4544      	cmp	r4, r8
 800caba:	d936      	bls.n	800cb2a <__hexnan+0x112>
 800cabc:	f1a8 0204 	sub.w	r2, r8, #4
 800cac0:	4623      	mov	r3, r4
 800cac2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cac6:	f842 1f04 	str.w	r1, [r2, #4]!
 800caca:	429f      	cmp	r7, r3
 800cacc:	d2f9      	bcs.n	800cac2 <__hexnan+0xaa>
 800cace:	1b3b      	subs	r3, r7, r4
 800cad0:	f023 0303 	bic.w	r3, r3, #3
 800cad4:	3304      	adds	r3, #4
 800cad6:	3401      	adds	r4, #1
 800cad8:	3e03      	subs	r6, #3
 800cada:	42b4      	cmp	r4, r6
 800cadc:	bf88      	it	hi
 800cade:	2304      	movhi	r3, #4
 800cae0:	4443      	add	r3, r8
 800cae2:	2200      	movs	r2, #0
 800cae4:	f843 2b04 	str.w	r2, [r3], #4
 800cae8:	429f      	cmp	r7, r3
 800caea:	d2fb      	bcs.n	800cae4 <__hexnan+0xcc>
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	b91b      	cbnz	r3, 800caf8 <__hexnan+0xe0>
 800caf0:	4547      	cmp	r7, r8
 800caf2:	d128      	bne.n	800cb46 <__hexnan+0x12e>
 800caf4:	2301      	movs	r3, #1
 800caf6:	603b      	str	r3, [r7, #0]
 800caf8:	2005      	movs	r0, #5
 800cafa:	b007      	add	sp, #28
 800cafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb00:	3501      	adds	r5, #1
 800cb02:	2d08      	cmp	r5, #8
 800cb04:	f10b 0b01 	add.w	fp, fp, #1
 800cb08:	dd06      	ble.n	800cb18 <__hexnan+0x100>
 800cb0a:	4544      	cmp	r4, r8
 800cb0c:	d9c1      	bls.n	800ca92 <__hexnan+0x7a>
 800cb0e:	2300      	movs	r3, #0
 800cb10:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb14:	2501      	movs	r5, #1
 800cb16:	3c04      	subs	r4, #4
 800cb18:	6822      	ldr	r2, [r4, #0]
 800cb1a:	f000 000f 	and.w	r0, r0, #15
 800cb1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cb22:	6020      	str	r0, [r4, #0]
 800cb24:	e7b5      	b.n	800ca92 <__hexnan+0x7a>
 800cb26:	2508      	movs	r5, #8
 800cb28:	e7b3      	b.n	800ca92 <__hexnan+0x7a>
 800cb2a:	9b01      	ldr	r3, [sp, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d0dd      	beq.n	800caec <__hexnan+0xd4>
 800cb30:	f1c3 0320 	rsb	r3, r3, #32
 800cb34:	f04f 32ff 	mov.w	r2, #4294967295
 800cb38:	40da      	lsrs	r2, r3
 800cb3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cb3e:	4013      	ands	r3, r2
 800cb40:	f846 3c04 	str.w	r3, [r6, #-4]
 800cb44:	e7d2      	b.n	800caec <__hexnan+0xd4>
 800cb46:	3f04      	subs	r7, #4
 800cb48:	e7d0      	b.n	800caec <__hexnan+0xd4>
 800cb4a:	2004      	movs	r0, #4
 800cb4c:	e7d5      	b.n	800cafa <__hexnan+0xe2>
	...

0800cb50 <malloc>:
 800cb50:	4b02      	ldr	r3, [pc, #8]	@ (800cb5c <malloc+0xc>)
 800cb52:	4601      	mov	r1, r0
 800cb54:	6818      	ldr	r0, [r3, #0]
 800cb56:	f000 b825 	b.w	800cba4 <_malloc_r>
 800cb5a:	bf00      	nop
 800cb5c:	2000019c 	.word	0x2000019c

0800cb60 <sbrk_aligned>:
 800cb60:	b570      	push	{r4, r5, r6, lr}
 800cb62:	4e0f      	ldr	r6, [pc, #60]	@ (800cba0 <sbrk_aligned+0x40>)
 800cb64:	460c      	mov	r4, r1
 800cb66:	6831      	ldr	r1, [r6, #0]
 800cb68:	4605      	mov	r5, r0
 800cb6a:	b911      	cbnz	r1, 800cb72 <sbrk_aligned+0x12>
 800cb6c:	f000 ff8c 	bl	800da88 <_sbrk_r>
 800cb70:	6030      	str	r0, [r6, #0]
 800cb72:	4621      	mov	r1, r4
 800cb74:	4628      	mov	r0, r5
 800cb76:	f000 ff87 	bl	800da88 <_sbrk_r>
 800cb7a:	1c43      	adds	r3, r0, #1
 800cb7c:	d103      	bne.n	800cb86 <sbrk_aligned+0x26>
 800cb7e:	f04f 34ff 	mov.w	r4, #4294967295
 800cb82:	4620      	mov	r0, r4
 800cb84:	bd70      	pop	{r4, r5, r6, pc}
 800cb86:	1cc4      	adds	r4, r0, #3
 800cb88:	f024 0403 	bic.w	r4, r4, #3
 800cb8c:	42a0      	cmp	r0, r4
 800cb8e:	d0f8      	beq.n	800cb82 <sbrk_aligned+0x22>
 800cb90:	1a21      	subs	r1, r4, r0
 800cb92:	4628      	mov	r0, r5
 800cb94:	f000 ff78 	bl	800da88 <_sbrk_r>
 800cb98:	3001      	adds	r0, #1
 800cb9a:	d1f2      	bne.n	800cb82 <sbrk_aligned+0x22>
 800cb9c:	e7ef      	b.n	800cb7e <sbrk_aligned+0x1e>
 800cb9e:	bf00      	nop
 800cba0:	200052ac 	.word	0x200052ac

0800cba4 <_malloc_r>:
 800cba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cba8:	1ccd      	adds	r5, r1, #3
 800cbaa:	f025 0503 	bic.w	r5, r5, #3
 800cbae:	3508      	adds	r5, #8
 800cbb0:	2d0c      	cmp	r5, #12
 800cbb2:	bf38      	it	cc
 800cbb4:	250c      	movcc	r5, #12
 800cbb6:	2d00      	cmp	r5, #0
 800cbb8:	4606      	mov	r6, r0
 800cbba:	db01      	blt.n	800cbc0 <_malloc_r+0x1c>
 800cbbc:	42a9      	cmp	r1, r5
 800cbbe:	d904      	bls.n	800cbca <_malloc_r+0x26>
 800cbc0:	230c      	movs	r3, #12
 800cbc2:	6033      	str	r3, [r6, #0]
 800cbc4:	2000      	movs	r0, #0
 800cbc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cca0 <_malloc_r+0xfc>
 800cbce:	f000 f87b 	bl	800ccc8 <__malloc_lock>
 800cbd2:	f8d8 3000 	ldr.w	r3, [r8]
 800cbd6:	461c      	mov	r4, r3
 800cbd8:	bb44      	cbnz	r4, 800cc2c <_malloc_r+0x88>
 800cbda:	4629      	mov	r1, r5
 800cbdc:	4630      	mov	r0, r6
 800cbde:	f7ff ffbf 	bl	800cb60 <sbrk_aligned>
 800cbe2:	1c43      	adds	r3, r0, #1
 800cbe4:	4604      	mov	r4, r0
 800cbe6:	d158      	bne.n	800cc9a <_malloc_r+0xf6>
 800cbe8:	f8d8 4000 	ldr.w	r4, [r8]
 800cbec:	4627      	mov	r7, r4
 800cbee:	2f00      	cmp	r7, #0
 800cbf0:	d143      	bne.n	800cc7a <_malloc_r+0xd6>
 800cbf2:	2c00      	cmp	r4, #0
 800cbf4:	d04b      	beq.n	800cc8e <_malloc_r+0xea>
 800cbf6:	6823      	ldr	r3, [r4, #0]
 800cbf8:	4639      	mov	r1, r7
 800cbfa:	4630      	mov	r0, r6
 800cbfc:	eb04 0903 	add.w	r9, r4, r3
 800cc00:	f000 ff42 	bl	800da88 <_sbrk_r>
 800cc04:	4581      	cmp	r9, r0
 800cc06:	d142      	bne.n	800cc8e <_malloc_r+0xea>
 800cc08:	6821      	ldr	r1, [r4, #0]
 800cc0a:	1a6d      	subs	r5, r5, r1
 800cc0c:	4629      	mov	r1, r5
 800cc0e:	4630      	mov	r0, r6
 800cc10:	f7ff ffa6 	bl	800cb60 <sbrk_aligned>
 800cc14:	3001      	adds	r0, #1
 800cc16:	d03a      	beq.n	800cc8e <_malloc_r+0xea>
 800cc18:	6823      	ldr	r3, [r4, #0]
 800cc1a:	442b      	add	r3, r5
 800cc1c:	6023      	str	r3, [r4, #0]
 800cc1e:	f8d8 3000 	ldr.w	r3, [r8]
 800cc22:	685a      	ldr	r2, [r3, #4]
 800cc24:	bb62      	cbnz	r2, 800cc80 <_malloc_r+0xdc>
 800cc26:	f8c8 7000 	str.w	r7, [r8]
 800cc2a:	e00f      	b.n	800cc4c <_malloc_r+0xa8>
 800cc2c:	6822      	ldr	r2, [r4, #0]
 800cc2e:	1b52      	subs	r2, r2, r5
 800cc30:	d420      	bmi.n	800cc74 <_malloc_r+0xd0>
 800cc32:	2a0b      	cmp	r2, #11
 800cc34:	d917      	bls.n	800cc66 <_malloc_r+0xc2>
 800cc36:	1961      	adds	r1, r4, r5
 800cc38:	42a3      	cmp	r3, r4
 800cc3a:	6025      	str	r5, [r4, #0]
 800cc3c:	bf18      	it	ne
 800cc3e:	6059      	strne	r1, [r3, #4]
 800cc40:	6863      	ldr	r3, [r4, #4]
 800cc42:	bf08      	it	eq
 800cc44:	f8c8 1000 	streq.w	r1, [r8]
 800cc48:	5162      	str	r2, [r4, r5]
 800cc4a:	604b      	str	r3, [r1, #4]
 800cc4c:	4630      	mov	r0, r6
 800cc4e:	f000 f841 	bl	800ccd4 <__malloc_unlock>
 800cc52:	f104 000b 	add.w	r0, r4, #11
 800cc56:	1d23      	adds	r3, r4, #4
 800cc58:	f020 0007 	bic.w	r0, r0, #7
 800cc5c:	1ac2      	subs	r2, r0, r3
 800cc5e:	bf1c      	itt	ne
 800cc60:	1a1b      	subne	r3, r3, r0
 800cc62:	50a3      	strne	r3, [r4, r2]
 800cc64:	e7af      	b.n	800cbc6 <_malloc_r+0x22>
 800cc66:	6862      	ldr	r2, [r4, #4]
 800cc68:	42a3      	cmp	r3, r4
 800cc6a:	bf0c      	ite	eq
 800cc6c:	f8c8 2000 	streq.w	r2, [r8]
 800cc70:	605a      	strne	r2, [r3, #4]
 800cc72:	e7eb      	b.n	800cc4c <_malloc_r+0xa8>
 800cc74:	4623      	mov	r3, r4
 800cc76:	6864      	ldr	r4, [r4, #4]
 800cc78:	e7ae      	b.n	800cbd8 <_malloc_r+0x34>
 800cc7a:	463c      	mov	r4, r7
 800cc7c:	687f      	ldr	r7, [r7, #4]
 800cc7e:	e7b6      	b.n	800cbee <_malloc_r+0x4a>
 800cc80:	461a      	mov	r2, r3
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	42a3      	cmp	r3, r4
 800cc86:	d1fb      	bne.n	800cc80 <_malloc_r+0xdc>
 800cc88:	2300      	movs	r3, #0
 800cc8a:	6053      	str	r3, [r2, #4]
 800cc8c:	e7de      	b.n	800cc4c <_malloc_r+0xa8>
 800cc8e:	230c      	movs	r3, #12
 800cc90:	6033      	str	r3, [r6, #0]
 800cc92:	4630      	mov	r0, r6
 800cc94:	f000 f81e 	bl	800ccd4 <__malloc_unlock>
 800cc98:	e794      	b.n	800cbc4 <_malloc_r+0x20>
 800cc9a:	6005      	str	r5, [r0, #0]
 800cc9c:	e7d6      	b.n	800cc4c <_malloc_r+0xa8>
 800cc9e:	bf00      	nop
 800cca0:	200052b0 	.word	0x200052b0

0800cca4 <__ascii_mbtowc>:
 800cca4:	b082      	sub	sp, #8
 800cca6:	b901      	cbnz	r1, 800ccaa <__ascii_mbtowc+0x6>
 800cca8:	a901      	add	r1, sp, #4
 800ccaa:	b142      	cbz	r2, 800ccbe <__ascii_mbtowc+0x1a>
 800ccac:	b14b      	cbz	r3, 800ccc2 <__ascii_mbtowc+0x1e>
 800ccae:	7813      	ldrb	r3, [r2, #0]
 800ccb0:	600b      	str	r3, [r1, #0]
 800ccb2:	7812      	ldrb	r2, [r2, #0]
 800ccb4:	1e10      	subs	r0, r2, #0
 800ccb6:	bf18      	it	ne
 800ccb8:	2001      	movne	r0, #1
 800ccba:	b002      	add	sp, #8
 800ccbc:	4770      	bx	lr
 800ccbe:	4610      	mov	r0, r2
 800ccc0:	e7fb      	b.n	800ccba <__ascii_mbtowc+0x16>
 800ccc2:	f06f 0001 	mvn.w	r0, #1
 800ccc6:	e7f8      	b.n	800ccba <__ascii_mbtowc+0x16>

0800ccc8 <__malloc_lock>:
 800ccc8:	4801      	ldr	r0, [pc, #4]	@ (800ccd0 <__malloc_lock+0x8>)
 800ccca:	f7fe bd3a 	b.w	800b742 <__retarget_lock_acquire_recursive>
 800ccce:	bf00      	nop
 800ccd0:	200052a8 	.word	0x200052a8

0800ccd4 <__malloc_unlock>:
 800ccd4:	4801      	ldr	r0, [pc, #4]	@ (800ccdc <__malloc_unlock+0x8>)
 800ccd6:	f7fe bd35 	b.w	800b744 <__retarget_lock_release_recursive>
 800ccda:	bf00      	nop
 800ccdc:	200052a8 	.word	0x200052a8

0800cce0 <_Balloc>:
 800cce0:	b570      	push	{r4, r5, r6, lr}
 800cce2:	69c6      	ldr	r6, [r0, #28]
 800cce4:	4604      	mov	r4, r0
 800cce6:	460d      	mov	r5, r1
 800cce8:	b976      	cbnz	r6, 800cd08 <_Balloc+0x28>
 800ccea:	2010      	movs	r0, #16
 800ccec:	f7ff ff30 	bl	800cb50 <malloc>
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	61e0      	str	r0, [r4, #28]
 800ccf4:	b920      	cbnz	r0, 800cd00 <_Balloc+0x20>
 800ccf6:	4b18      	ldr	r3, [pc, #96]	@ (800cd58 <_Balloc+0x78>)
 800ccf8:	4818      	ldr	r0, [pc, #96]	@ (800cd5c <_Balloc+0x7c>)
 800ccfa:	216b      	movs	r1, #107	@ 0x6b
 800ccfc:	f000 fed4 	bl	800daa8 <__assert_func>
 800cd00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd04:	6006      	str	r6, [r0, #0]
 800cd06:	60c6      	str	r6, [r0, #12]
 800cd08:	69e6      	ldr	r6, [r4, #28]
 800cd0a:	68f3      	ldr	r3, [r6, #12]
 800cd0c:	b183      	cbz	r3, 800cd30 <_Balloc+0x50>
 800cd0e:	69e3      	ldr	r3, [r4, #28]
 800cd10:	68db      	ldr	r3, [r3, #12]
 800cd12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd16:	b9b8      	cbnz	r0, 800cd48 <_Balloc+0x68>
 800cd18:	2101      	movs	r1, #1
 800cd1a:	fa01 f605 	lsl.w	r6, r1, r5
 800cd1e:	1d72      	adds	r2, r6, #5
 800cd20:	0092      	lsls	r2, r2, #2
 800cd22:	4620      	mov	r0, r4
 800cd24:	f000 fede 	bl	800dae4 <_calloc_r>
 800cd28:	b160      	cbz	r0, 800cd44 <_Balloc+0x64>
 800cd2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd2e:	e00e      	b.n	800cd4e <_Balloc+0x6e>
 800cd30:	2221      	movs	r2, #33	@ 0x21
 800cd32:	2104      	movs	r1, #4
 800cd34:	4620      	mov	r0, r4
 800cd36:	f000 fed5 	bl	800dae4 <_calloc_r>
 800cd3a:	69e3      	ldr	r3, [r4, #28]
 800cd3c:	60f0      	str	r0, [r6, #12]
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d1e4      	bne.n	800cd0e <_Balloc+0x2e>
 800cd44:	2000      	movs	r0, #0
 800cd46:	bd70      	pop	{r4, r5, r6, pc}
 800cd48:	6802      	ldr	r2, [r0, #0]
 800cd4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd4e:	2300      	movs	r3, #0
 800cd50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd54:	e7f7      	b.n	800cd46 <_Balloc+0x66>
 800cd56:	bf00      	nop
 800cd58:	08012ed8 	.word	0x08012ed8
 800cd5c:	08012fb8 	.word	0x08012fb8

0800cd60 <_Bfree>:
 800cd60:	b570      	push	{r4, r5, r6, lr}
 800cd62:	69c6      	ldr	r6, [r0, #28]
 800cd64:	4605      	mov	r5, r0
 800cd66:	460c      	mov	r4, r1
 800cd68:	b976      	cbnz	r6, 800cd88 <_Bfree+0x28>
 800cd6a:	2010      	movs	r0, #16
 800cd6c:	f7ff fef0 	bl	800cb50 <malloc>
 800cd70:	4602      	mov	r2, r0
 800cd72:	61e8      	str	r0, [r5, #28]
 800cd74:	b920      	cbnz	r0, 800cd80 <_Bfree+0x20>
 800cd76:	4b09      	ldr	r3, [pc, #36]	@ (800cd9c <_Bfree+0x3c>)
 800cd78:	4809      	ldr	r0, [pc, #36]	@ (800cda0 <_Bfree+0x40>)
 800cd7a:	218f      	movs	r1, #143	@ 0x8f
 800cd7c:	f000 fe94 	bl	800daa8 <__assert_func>
 800cd80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd84:	6006      	str	r6, [r0, #0]
 800cd86:	60c6      	str	r6, [r0, #12]
 800cd88:	b13c      	cbz	r4, 800cd9a <_Bfree+0x3a>
 800cd8a:	69eb      	ldr	r3, [r5, #28]
 800cd8c:	6862      	ldr	r2, [r4, #4]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd94:	6021      	str	r1, [r4, #0]
 800cd96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd9a:	bd70      	pop	{r4, r5, r6, pc}
 800cd9c:	08012ed8 	.word	0x08012ed8
 800cda0:	08012fb8 	.word	0x08012fb8

0800cda4 <__multadd>:
 800cda4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cda8:	690d      	ldr	r5, [r1, #16]
 800cdaa:	4607      	mov	r7, r0
 800cdac:	460c      	mov	r4, r1
 800cdae:	461e      	mov	r6, r3
 800cdb0:	f101 0c14 	add.w	ip, r1, #20
 800cdb4:	2000      	movs	r0, #0
 800cdb6:	f8dc 3000 	ldr.w	r3, [ip]
 800cdba:	b299      	uxth	r1, r3
 800cdbc:	fb02 6101 	mla	r1, r2, r1, r6
 800cdc0:	0c1e      	lsrs	r6, r3, #16
 800cdc2:	0c0b      	lsrs	r3, r1, #16
 800cdc4:	fb02 3306 	mla	r3, r2, r6, r3
 800cdc8:	b289      	uxth	r1, r1
 800cdca:	3001      	adds	r0, #1
 800cdcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cdd0:	4285      	cmp	r5, r0
 800cdd2:	f84c 1b04 	str.w	r1, [ip], #4
 800cdd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cdda:	dcec      	bgt.n	800cdb6 <__multadd+0x12>
 800cddc:	b30e      	cbz	r6, 800ce22 <__multadd+0x7e>
 800cdde:	68a3      	ldr	r3, [r4, #8]
 800cde0:	42ab      	cmp	r3, r5
 800cde2:	dc19      	bgt.n	800ce18 <__multadd+0x74>
 800cde4:	6861      	ldr	r1, [r4, #4]
 800cde6:	4638      	mov	r0, r7
 800cde8:	3101      	adds	r1, #1
 800cdea:	f7ff ff79 	bl	800cce0 <_Balloc>
 800cdee:	4680      	mov	r8, r0
 800cdf0:	b928      	cbnz	r0, 800cdfe <__multadd+0x5a>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	4b0c      	ldr	r3, [pc, #48]	@ (800ce28 <__multadd+0x84>)
 800cdf6:	480d      	ldr	r0, [pc, #52]	@ (800ce2c <__multadd+0x88>)
 800cdf8:	21ba      	movs	r1, #186	@ 0xba
 800cdfa:	f000 fe55 	bl	800daa8 <__assert_func>
 800cdfe:	6922      	ldr	r2, [r4, #16]
 800ce00:	3202      	adds	r2, #2
 800ce02:	f104 010c 	add.w	r1, r4, #12
 800ce06:	0092      	lsls	r2, r2, #2
 800ce08:	300c      	adds	r0, #12
 800ce0a:	f7fe fca4 	bl	800b756 <memcpy>
 800ce0e:	4621      	mov	r1, r4
 800ce10:	4638      	mov	r0, r7
 800ce12:	f7ff ffa5 	bl	800cd60 <_Bfree>
 800ce16:	4644      	mov	r4, r8
 800ce18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce1c:	3501      	adds	r5, #1
 800ce1e:	615e      	str	r6, [r3, #20]
 800ce20:	6125      	str	r5, [r4, #16]
 800ce22:	4620      	mov	r0, r4
 800ce24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce28:	08012f47 	.word	0x08012f47
 800ce2c:	08012fb8 	.word	0x08012fb8

0800ce30 <__s2b>:
 800ce30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce34:	460c      	mov	r4, r1
 800ce36:	4615      	mov	r5, r2
 800ce38:	461f      	mov	r7, r3
 800ce3a:	2209      	movs	r2, #9
 800ce3c:	3308      	adds	r3, #8
 800ce3e:	4606      	mov	r6, r0
 800ce40:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce44:	2100      	movs	r1, #0
 800ce46:	2201      	movs	r2, #1
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	db09      	blt.n	800ce60 <__s2b+0x30>
 800ce4c:	4630      	mov	r0, r6
 800ce4e:	f7ff ff47 	bl	800cce0 <_Balloc>
 800ce52:	b940      	cbnz	r0, 800ce66 <__s2b+0x36>
 800ce54:	4602      	mov	r2, r0
 800ce56:	4b19      	ldr	r3, [pc, #100]	@ (800cebc <__s2b+0x8c>)
 800ce58:	4819      	ldr	r0, [pc, #100]	@ (800cec0 <__s2b+0x90>)
 800ce5a:	21d3      	movs	r1, #211	@ 0xd3
 800ce5c:	f000 fe24 	bl	800daa8 <__assert_func>
 800ce60:	0052      	lsls	r2, r2, #1
 800ce62:	3101      	adds	r1, #1
 800ce64:	e7f0      	b.n	800ce48 <__s2b+0x18>
 800ce66:	9b08      	ldr	r3, [sp, #32]
 800ce68:	6143      	str	r3, [r0, #20]
 800ce6a:	2d09      	cmp	r5, #9
 800ce6c:	f04f 0301 	mov.w	r3, #1
 800ce70:	6103      	str	r3, [r0, #16]
 800ce72:	dd16      	ble.n	800cea2 <__s2b+0x72>
 800ce74:	f104 0909 	add.w	r9, r4, #9
 800ce78:	46c8      	mov	r8, r9
 800ce7a:	442c      	add	r4, r5
 800ce7c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce80:	4601      	mov	r1, r0
 800ce82:	3b30      	subs	r3, #48	@ 0x30
 800ce84:	220a      	movs	r2, #10
 800ce86:	4630      	mov	r0, r6
 800ce88:	f7ff ff8c 	bl	800cda4 <__multadd>
 800ce8c:	45a0      	cmp	r8, r4
 800ce8e:	d1f5      	bne.n	800ce7c <__s2b+0x4c>
 800ce90:	f1a5 0408 	sub.w	r4, r5, #8
 800ce94:	444c      	add	r4, r9
 800ce96:	1b2d      	subs	r5, r5, r4
 800ce98:	1963      	adds	r3, r4, r5
 800ce9a:	42bb      	cmp	r3, r7
 800ce9c:	db04      	blt.n	800cea8 <__s2b+0x78>
 800ce9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cea2:	340a      	adds	r4, #10
 800cea4:	2509      	movs	r5, #9
 800cea6:	e7f6      	b.n	800ce96 <__s2b+0x66>
 800cea8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ceac:	4601      	mov	r1, r0
 800ceae:	3b30      	subs	r3, #48	@ 0x30
 800ceb0:	220a      	movs	r2, #10
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	f7ff ff76 	bl	800cda4 <__multadd>
 800ceb8:	e7ee      	b.n	800ce98 <__s2b+0x68>
 800ceba:	bf00      	nop
 800cebc:	08012f47 	.word	0x08012f47
 800cec0:	08012fb8 	.word	0x08012fb8

0800cec4 <__hi0bits>:
 800cec4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cec8:	4603      	mov	r3, r0
 800ceca:	bf36      	itet	cc
 800cecc:	0403      	lslcc	r3, r0, #16
 800cece:	2000      	movcs	r0, #0
 800ced0:	2010      	movcc	r0, #16
 800ced2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ced6:	bf3c      	itt	cc
 800ced8:	021b      	lslcc	r3, r3, #8
 800ceda:	3008      	addcc	r0, #8
 800cedc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cee0:	bf3c      	itt	cc
 800cee2:	011b      	lslcc	r3, r3, #4
 800cee4:	3004      	addcc	r0, #4
 800cee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ceea:	bf3c      	itt	cc
 800ceec:	009b      	lslcc	r3, r3, #2
 800ceee:	3002      	addcc	r0, #2
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	db05      	blt.n	800cf00 <__hi0bits+0x3c>
 800cef4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cef8:	f100 0001 	add.w	r0, r0, #1
 800cefc:	bf08      	it	eq
 800cefe:	2020      	moveq	r0, #32
 800cf00:	4770      	bx	lr

0800cf02 <__lo0bits>:
 800cf02:	6803      	ldr	r3, [r0, #0]
 800cf04:	4602      	mov	r2, r0
 800cf06:	f013 0007 	ands.w	r0, r3, #7
 800cf0a:	d00b      	beq.n	800cf24 <__lo0bits+0x22>
 800cf0c:	07d9      	lsls	r1, r3, #31
 800cf0e:	d421      	bmi.n	800cf54 <__lo0bits+0x52>
 800cf10:	0798      	lsls	r0, r3, #30
 800cf12:	bf49      	itett	mi
 800cf14:	085b      	lsrmi	r3, r3, #1
 800cf16:	089b      	lsrpl	r3, r3, #2
 800cf18:	2001      	movmi	r0, #1
 800cf1a:	6013      	strmi	r3, [r2, #0]
 800cf1c:	bf5c      	itt	pl
 800cf1e:	6013      	strpl	r3, [r2, #0]
 800cf20:	2002      	movpl	r0, #2
 800cf22:	4770      	bx	lr
 800cf24:	b299      	uxth	r1, r3
 800cf26:	b909      	cbnz	r1, 800cf2c <__lo0bits+0x2a>
 800cf28:	0c1b      	lsrs	r3, r3, #16
 800cf2a:	2010      	movs	r0, #16
 800cf2c:	b2d9      	uxtb	r1, r3
 800cf2e:	b909      	cbnz	r1, 800cf34 <__lo0bits+0x32>
 800cf30:	3008      	adds	r0, #8
 800cf32:	0a1b      	lsrs	r3, r3, #8
 800cf34:	0719      	lsls	r1, r3, #28
 800cf36:	bf04      	itt	eq
 800cf38:	091b      	lsreq	r3, r3, #4
 800cf3a:	3004      	addeq	r0, #4
 800cf3c:	0799      	lsls	r1, r3, #30
 800cf3e:	bf04      	itt	eq
 800cf40:	089b      	lsreq	r3, r3, #2
 800cf42:	3002      	addeq	r0, #2
 800cf44:	07d9      	lsls	r1, r3, #31
 800cf46:	d403      	bmi.n	800cf50 <__lo0bits+0x4e>
 800cf48:	085b      	lsrs	r3, r3, #1
 800cf4a:	f100 0001 	add.w	r0, r0, #1
 800cf4e:	d003      	beq.n	800cf58 <__lo0bits+0x56>
 800cf50:	6013      	str	r3, [r2, #0]
 800cf52:	4770      	bx	lr
 800cf54:	2000      	movs	r0, #0
 800cf56:	4770      	bx	lr
 800cf58:	2020      	movs	r0, #32
 800cf5a:	4770      	bx	lr

0800cf5c <__i2b>:
 800cf5c:	b510      	push	{r4, lr}
 800cf5e:	460c      	mov	r4, r1
 800cf60:	2101      	movs	r1, #1
 800cf62:	f7ff febd 	bl	800cce0 <_Balloc>
 800cf66:	4602      	mov	r2, r0
 800cf68:	b928      	cbnz	r0, 800cf76 <__i2b+0x1a>
 800cf6a:	4b05      	ldr	r3, [pc, #20]	@ (800cf80 <__i2b+0x24>)
 800cf6c:	4805      	ldr	r0, [pc, #20]	@ (800cf84 <__i2b+0x28>)
 800cf6e:	f240 1145 	movw	r1, #325	@ 0x145
 800cf72:	f000 fd99 	bl	800daa8 <__assert_func>
 800cf76:	2301      	movs	r3, #1
 800cf78:	6144      	str	r4, [r0, #20]
 800cf7a:	6103      	str	r3, [r0, #16]
 800cf7c:	bd10      	pop	{r4, pc}
 800cf7e:	bf00      	nop
 800cf80:	08012f47 	.word	0x08012f47
 800cf84:	08012fb8 	.word	0x08012fb8

0800cf88 <__multiply>:
 800cf88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf8c:	4617      	mov	r7, r2
 800cf8e:	690a      	ldr	r2, [r1, #16]
 800cf90:	693b      	ldr	r3, [r7, #16]
 800cf92:	429a      	cmp	r2, r3
 800cf94:	bfa8      	it	ge
 800cf96:	463b      	movge	r3, r7
 800cf98:	4689      	mov	r9, r1
 800cf9a:	bfa4      	itt	ge
 800cf9c:	460f      	movge	r7, r1
 800cf9e:	4699      	movge	r9, r3
 800cfa0:	693d      	ldr	r5, [r7, #16]
 800cfa2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	6879      	ldr	r1, [r7, #4]
 800cfaa:	eb05 060a 	add.w	r6, r5, sl
 800cfae:	42b3      	cmp	r3, r6
 800cfb0:	b085      	sub	sp, #20
 800cfb2:	bfb8      	it	lt
 800cfb4:	3101      	addlt	r1, #1
 800cfb6:	f7ff fe93 	bl	800cce0 <_Balloc>
 800cfba:	b930      	cbnz	r0, 800cfca <__multiply+0x42>
 800cfbc:	4602      	mov	r2, r0
 800cfbe:	4b41      	ldr	r3, [pc, #260]	@ (800d0c4 <__multiply+0x13c>)
 800cfc0:	4841      	ldr	r0, [pc, #260]	@ (800d0c8 <__multiply+0x140>)
 800cfc2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cfc6:	f000 fd6f 	bl	800daa8 <__assert_func>
 800cfca:	f100 0414 	add.w	r4, r0, #20
 800cfce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cfd2:	4623      	mov	r3, r4
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	4573      	cmp	r3, lr
 800cfd8:	d320      	bcc.n	800d01c <__multiply+0x94>
 800cfda:	f107 0814 	add.w	r8, r7, #20
 800cfde:	f109 0114 	add.w	r1, r9, #20
 800cfe2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cfe6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cfea:	9302      	str	r3, [sp, #8]
 800cfec:	1beb      	subs	r3, r5, r7
 800cfee:	3b15      	subs	r3, #21
 800cff0:	f023 0303 	bic.w	r3, r3, #3
 800cff4:	3304      	adds	r3, #4
 800cff6:	3715      	adds	r7, #21
 800cff8:	42bd      	cmp	r5, r7
 800cffa:	bf38      	it	cc
 800cffc:	2304      	movcc	r3, #4
 800cffe:	9301      	str	r3, [sp, #4]
 800d000:	9b02      	ldr	r3, [sp, #8]
 800d002:	9103      	str	r1, [sp, #12]
 800d004:	428b      	cmp	r3, r1
 800d006:	d80c      	bhi.n	800d022 <__multiply+0x9a>
 800d008:	2e00      	cmp	r6, #0
 800d00a:	dd03      	ble.n	800d014 <__multiply+0x8c>
 800d00c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d010:	2b00      	cmp	r3, #0
 800d012:	d055      	beq.n	800d0c0 <__multiply+0x138>
 800d014:	6106      	str	r6, [r0, #16]
 800d016:	b005      	add	sp, #20
 800d018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d01c:	f843 2b04 	str.w	r2, [r3], #4
 800d020:	e7d9      	b.n	800cfd6 <__multiply+0x4e>
 800d022:	f8b1 a000 	ldrh.w	sl, [r1]
 800d026:	f1ba 0f00 	cmp.w	sl, #0
 800d02a:	d01f      	beq.n	800d06c <__multiply+0xe4>
 800d02c:	46c4      	mov	ip, r8
 800d02e:	46a1      	mov	r9, r4
 800d030:	2700      	movs	r7, #0
 800d032:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d036:	f8d9 3000 	ldr.w	r3, [r9]
 800d03a:	fa1f fb82 	uxth.w	fp, r2
 800d03e:	b29b      	uxth	r3, r3
 800d040:	fb0a 330b 	mla	r3, sl, fp, r3
 800d044:	443b      	add	r3, r7
 800d046:	f8d9 7000 	ldr.w	r7, [r9]
 800d04a:	0c12      	lsrs	r2, r2, #16
 800d04c:	0c3f      	lsrs	r7, r7, #16
 800d04e:	fb0a 7202 	mla	r2, sl, r2, r7
 800d052:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d056:	b29b      	uxth	r3, r3
 800d058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d05c:	4565      	cmp	r5, ip
 800d05e:	f849 3b04 	str.w	r3, [r9], #4
 800d062:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d066:	d8e4      	bhi.n	800d032 <__multiply+0xaa>
 800d068:	9b01      	ldr	r3, [sp, #4]
 800d06a:	50e7      	str	r7, [r4, r3]
 800d06c:	9b03      	ldr	r3, [sp, #12]
 800d06e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d072:	3104      	adds	r1, #4
 800d074:	f1b9 0f00 	cmp.w	r9, #0
 800d078:	d020      	beq.n	800d0bc <__multiply+0x134>
 800d07a:	6823      	ldr	r3, [r4, #0]
 800d07c:	4647      	mov	r7, r8
 800d07e:	46a4      	mov	ip, r4
 800d080:	f04f 0a00 	mov.w	sl, #0
 800d084:	f8b7 b000 	ldrh.w	fp, [r7]
 800d088:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d08c:	fb09 220b 	mla	r2, r9, fp, r2
 800d090:	4452      	add	r2, sl
 800d092:	b29b      	uxth	r3, r3
 800d094:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d098:	f84c 3b04 	str.w	r3, [ip], #4
 800d09c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d0a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0a4:	f8bc 3000 	ldrh.w	r3, [ip]
 800d0a8:	fb09 330a 	mla	r3, r9, sl, r3
 800d0ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d0b0:	42bd      	cmp	r5, r7
 800d0b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0b6:	d8e5      	bhi.n	800d084 <__multiply+0xfc>
 800d0b8:	9a01      	ldr	r2, [sp, #4]
 800d0ba:	50a3      	str	r3, [r4, r2]
 800d0bc:	3404      	adds	r4, #4
 800d0be:	e79f      	b.n	800d000 <__multiply+0x78>
 800d0c0:	3e01      	subs	r6, #1
 800d0c2:	e7a1      	b.n	800d008 <__multiply+0x80>
 800d0c4:	08012f47 	.word	0x08012f47
 800d0c8:	08012fb8 	.word	0x08012fb8

0800d0cc <__pow5mult>:
 800d0cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0d0:	4615      	mov	r5, r2
 800d0d2:	f012 0203 	ands.w	r2, r2, #3
 800d0d6:	4607      	mov	r7, r0
 800d0d8:	460e      	mov	r6, r1
 800d0da:	d007      	beq.n	800d0ec <__pow5mult+0x20>
 800d0dc:	4c25      	ldr	r4, [pc, #148]	@ (800d174 <__pow5mult+0xa8>)
 800d0de:	3a01      	subs	r2, #1
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d0e6:	f7ff fe5d 	bl	800cda4 <__multadd>
 800d0ea:	4606      	mov	r6, r0
 800d0ec:	10ad      	asrs	r5, r5, #2
 800d0ee:	d03d      	beq.n	800d16c <__pow5mult+0xa0>
 800d0f0:	69fc      	ldr	r4, [r7, #28]
 800d0f2:	b97c      	cbnz	r4, 800d114 <__pow5mult+0x48>
 800d0f4:	2010      	movs	r0, #16
 800d0f6:	f7ff fd2b 	bl	800cb50 <malloc>
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	61f8      	str	r0, [r7, #28]
 800d0fe:	b928      	cbnz	r0, 800d10c <__pow5mult+0x40>
 800d100:	4b1d      	ldr	r3, [pc, #116]	@ (800d178 <__pow5mult+0xac>)
 800d102:	481e      	ldr	r0, [pc, #120]	@ (800d17c <__pow5mult+0xb0>)
 800d104:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d108:	f000 fcce 	bl	800daa8 <__assert_func>
 800d10c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d110:	6004      	str	r4, [r0, #0]
 800d112:	60c4      	str	r4, [r0, #12]
 800d114:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d118:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d11c:	b94c      	cbnz	r4, 800d132 <__pow5mult+0x66>
 800d11e:	f240 2171 	movw	r1, #625	@ 0x271
 800d122:	4638      	mov	r0, r7
 800d124:	f7ff ff1a 	bl	800cf5c <__i2b>
 800d128:	2300      	movs	r3, #0
 800d12a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d12e:	4604      	mov	r4, r0
 800d130:	6003      	str	r3, [r0, #0]
 800d132:	f04f 0900 	mov.w	r9, #0
 800d136:	07eb      	lsls	r3, r5, #31
 800d138:	d50a      	bpl.n	800d150 <__pow5mult+0x84>
 800d13a:	4631      	mov	r1, r6
 800d13c:	4622      	mov	r2, r4
 800d13e:	4638      	mov	r0, r7
 800d140:	f7ff ff22 	bl	800cf88 <__multiply>
 800d144:	4631      	mov	r1, r6
 800d146:	4680      	mov	r8, r0
 800d148:	4638      	mov	r0, r7
 800d14a:	f7ff fe09 	bl	800cd60 <_Bfree>
 800d14e:	4646      	mov	r6, r8
 800d150:	106d      	asrs	r5, r5, #1
 800d152:	d00b      	beq.n	800d16c <__pow5mult+0xa0>
 800d154:	6820      	ldr	r0, [r4, #0]
 800d156:	b938      	cbnz	r0, 800d168 <__pow5mult+0x9c>
 800d158:	4622      	mov	r2, r4
 800d15a:	4621      	mov	r1, r4
 800d15c:	4638      	mov	r0, r7
 800d15e:	f7ff ff13 	bl	800cf88 <__multiply>
 800d162:	6020      	str	r0, [r4, #0]
 800d164:	f8c0 9000 	str.w	r9, [r0]
 800d168:	4604      	mov	r4, r0
 800d16a:	e7e4      	b.n	800d136 <__pow5mult+0x6a>
 800d16c:	4630      	mov	r0, r6
 800d16e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d172:	bf00      	nop
 800d174:	080131b4 	.word	0x080131b4
 800d178:	08012ed8 	.word	0x08012ed8
 800d17c:	08012fb8 	.word	0x08012fb8

0800d180 <__lshift>:
 800d180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d184:	460c      	mov	r4, r1
 800d186:	6849      	ldr	r1, [r1, #4]
 800d188:	6923      	ldr	r3, [r4, #16]
 800d18a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d18e:	68a3      	ldr	r3, [r4, #8]
 800d190:	4607      	mov	r7, r0
 800d192:	4691      	mov	r9, r2
 800d194:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d198:	f108 0601 	add.w	r6, r8, #1
 800d19c:	42b3      	cmp	r3, r6
 800d19e:	db0b      	blt.n	800d1b8 <__lshift+0x38>
 800d1a0:	4638      	mov	r0, r7
 800d1a2:	f7ff fd9d 	bl	800cce0 <_Balloc>
 800d1a6:	4605      	mov	r5, r0
 800d1a8:	b948      	cbnz	r0, 800d1be <__lshift+0x3e>
 800d1aa:	4602      	mov	r2, r0
 800d1ac:	4b28      	ldr	r3, [pc, #160]	@ (800d250 <__lshift+0xd0>)
 800d1ae:	4829      	ldr	r0, [pc, #164]	@ (800d254 <__lshift+0xd4>)
 800d1b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d1b4:	f000 fc78 	bl	800daa8 <__assert_func>
 800d1b8:	3101      	adds	r1, #1
 800d1ba:	005b      	lsls	r3, r3, #1
 800d1bc:	e7ee      	b.n	800d19c <__lshift+0x1c>
 800d1be:	2300      	movs	r3, #0
 800d1c0:	f100 0114 	add.w	r1, r0, #20
 800d1c4:	f100 0210 	add.w	r2, r0, #16
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	4553      	cmp	r3, sl
 800d1cc:	db33      	blt.n	800d236 <__lshift+0xb6>
 800d1ce:	6920      	ldr	r0, [r4, #16]
 800d1d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d1d4:	f104 0314 	add.w	r3, r4, #20
 800d1d8:	f019 091f 	ands.w	r9, r9, #31
 800d1dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d1e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d1e4:	d02b      	beq.n	800d23e <__lshift+0xbe>
 800d1e6:	f1c9 0e20 	rsb	lr, r9, #32
 800d1ea:	468a      	mov	sl, r1
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	6818      	ldr	r0, [r3, #0]
 800d1f0:	fa00 f009 	lsl.w	r0, r0, r9
 800d1f4:	4310      	orrs	r0, r2
 800d1f6:	f84a 0b04 	str.w	r0, [sl], #4
 800d1fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1fe:	459c      	cmp	ip, r3
 800d200:	fa22 f20e 	lsr.w	r2, r2, lr
 800d204:	d8f3      	bhi.n	800d1ee <__lshift+0x6e>
 800d206:	ebac 0304 	sub.w	r3, ip, r4
 800d20a:	3b15      	subs	r3, #21
 800d20c:	f023 0303 	bic.w	r3, r3, #3
 800d210:	3304      	adds	r3, #4
 800d212:	f104 0015 	add.w	r0, r4, #21
 800d216:	4560      	cmp	r0, ip
 800d218:	bf88      	it	hi
 800d21a:	2304      	movhi	r3, #4
 800d21c:	50ca      	str	r2, [r1, r3]
 800d21e:	b10a      	cbz	r2, 800d224 <__lshift+0xa4>
 800d220:	f108 0602 	add.w	r6, r8, #2
 800d224:	3e01      	subs	r6, #1
 800d226:	4638      	mov	r0, r7
 800d228:	612e      	str	r6, [r5, #16]
 800d22a:	4621      	mov	r1, r4
 800d22c:	f7ff fd98 	bl	800cd60 <_Bfree>
 800d230:	4628      	mov	r0, r5
 800d232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d236:	f842 0f04 	str.w	r0, [r2, #4]!
 800d23a:	3301      	adds	r3, #1
 800d23c:	e7c5      	b.n	800d1ca <__lshift+0x4a>
 800d23e:	3904      	subs	r1, #4
 800d240:	f853 2b04 	ldr.w	r2, [r3], #4
 800d244:	f841 2f04 	str.w	r2, [r1, #4]!
 800d248:	459c      	cmp	ip, r3
 800d24a:	d8f9      	bhi.n	800d240 <__lshift+0xc0>
 800d24c:	e7ea      	b.n	800d224 <__lshift+0xa4>
 800d24e:	bf00      	nop
 800d250:	08012f47 	.word	0x08012f47
 800d254:	08012fb8 	.word	0x08012fb8

0800d258 <__mcmp>:
 800d258:	690a      	ldr	r2, [r1, #16]
 800d25a:	4603      	mov	r3, r0
 800d25c:	6900      	ldr	r0, [r0, #16]
 800d25e:	1a80      	subs	r0, r0, r2
 800d260:	b530      	push	{r4, r5, lr}
 800d262:	d10e      	bne.n	800d282 <__mcmp+0x2a>
 800d264:	3314      	adds	r3, #20
 800d266:	3114      	adds	r1, #20
 800d268:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d26c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d270:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d274:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d278:	4295      	cmp	r5, r2
 800d27a:	d003      	beq.n	800d284 <__mcmp+0x2c>
 800d27c:	d205      	bcs.n	800d28a <__mcmp+0x32>
 800d27e:	f04f 30ff 	mov.w	r0, #4294967295
 800d282:	bd30      	pop	{r4, r5, pc}
 800d284:	42a3      	cmp	r3, r4
 800d286:	d3f3      	bcc.n	800d270 <__mcmp+0x18>
 800d288:	e7fb      	b.n	800d282 <__mcmp+0x2a>
 800d28a:	2001      	movs	r0, #1
 800d28c:	e7f9      	b.n	800d282 <__mcmp+0x2a>
	...

0800d290 <__mdiff>:
 800d290:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d294:	4689      	mov	r9, r1
 800d296:	4606      	mov	r6, r0
 800d298:	4611      	mov	r1, r2
 800d29a:	4648      	mov	r0, r9
 800d29c:	4614      	mov	r4, r2
 800d29e:	f7ff ffdb 	bl	800d258 <__mcmp>
 800d2a2:	1e05      	subs	r5, r0, #0
 800d2a4:	d112      	bne.n	800d2cc <__mdiff+0x3c>
 800d2a6:	4629      	mov	r1, r5
 800d2a8:	4630      	mov	r0, r6
 800d2aa:	f7ff fd19 	bl	800cce0 <_Balloc>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	b928      	cbnz	r0, 800d2be <__mdiff+0x2e>
 800d2b2:	4b3f      	ldr	r3, [pc, #252]	@ (800d3b0 <__mdiff+0x120>)
 800d2b4:	f240 2137 	movw	r1, #567	@ 0x237
 800d2b8:	483e      	ldr	r0, [pc, #248]	@ (800d3b4 <__mdiff+0x124>)
 800d2ba:	f000 fbf5 	bl	800daa8 <__assert_func>
 800d2be:	2301      	movs	r3, #1
 800d2c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d2c4:	4610      	mov	r0, r2
 800d2c6:	b003      	add	sp, #12
 800d2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2cc:	bfbc      	itt	lt
 800d2ce:	464b      	movlt	r3, r9
 800d2d0:	46a1      	movlt	r9, r4
 800d2d2:	4630      	mov	r0, r6
 800d2d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d2d8:	bfba      	itte	lt
 800d2da:	461c      	movlt	r4, r3
 800d2dc:	2501      	movlt	r5, #1
 800d2de:	2500      	movge	r5, #0
 800d2e0:	f7ff fcfe 	bl	800cce0 <_Balloc>
 800d2e4:	4602      	mov	r2, r0
 800d2e6:	b918      	cbnz	r0, 800d2f0 <__mdiff+0x60>
 800d2e8:	4b31      	ldr	r3, [pc, #196]	@ (800d3b0 <__mdiff+0x120>)
 800d2ea:	f240 2145 	movw	r1, #581	@ 0x245
 800d2ee:	e7e3      	b.n	800d2b8 <__mdiff+0x28>
 800d2f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d2f4:	6926      	ldr	r6, [r4, #16]
 800d2f6:	60c5      	str	r5, [r0, #12]
 800d2f8:	f109 0310 	add.w	r3, r9, #16
 800d2fc:	f109 0514 	add.w	r5, r9, #20
 800d300:	f104 0e14 	add.w	lr, r4, #20
 800d304:	f100 0b14 	add.w	fp, r0, #20
 800d308:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d30c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d310:	9301      	str	r3, [sp, #4]
 800d312:	46d9      	mov	r9, fp
 800d314:	f04f 0c00 	mov.w	ip, #0
 800d318:	9b01      	ldr	r3, [sp, #4]
 800d31a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d31e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d322:	9301      	str	r3, [sp, #4]
 800d324:	fa1f f38a 	uxth.w	r3, sl
 800d328:	4619      	mov	r1, r3
 800d32a:	b283      	uxth	r3, r0
 800d32c:	1acb      	subs	r3, r1, r3
 800d32e:	0c00      	lsrs	r0, r0, #16
 800d330:	4463      	add	r3, ip
 800d332:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d336:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d33a:	b29b      	uxth	r3, r3
 800d33c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d340:	4576      	cmp	r6, lr
 800d342:	f849 3b04 	str.w	r3, [r9], #4
 800d346:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d34a:	d8e5      	bhi.n	800d318 <__mdiff+0x88>
 800d34c:	1b33      	subs	r3, r6, r4
 800d34e:	3b15      	subs	r3, #21
 800d350:	f023 0303 	bic.w	r3, r3, #3
 800d354:	3415      	adds	r4, #21
 800d356:	3304      	adds	r3, #4
 800d358:	42a6      	cmp	r6, r4
 800d35a:	bf38      	it	cc
 800d35c:	2304      	movcc	r3, #4
 800d35e:	441d      	add	r5, r3
 800d360:	445b      	add	r3, fp
 800d362:	461e      	mov	r6, r3
 800d364:	462c      	mov	r4, r5
 800d366:	4544      	cmp	r4, r8
 800d368:	d30e      	bcc.n	800d388 <__mdiff+0xf8>
 800d36a:	f108 0103 	add.w	r1, r8, #3
 800d36e:	1b49      	subs	r1, r1, r5
 800d370:	f021 0103 	bic.w	r1, r1, #3
 800d374:	3d03      	subs	r5, #3
 800d376:	45a8      	cmp	r8, r5
 800d378:	bf38      	it	cc
 800d37a:	2100      	movcc	r1, #0
 800d37c:	440b      	add	r3, r1
 800d37e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d382:	b191      	cbz	r1, 800d3aa <__mdiff+0x11a>
 800d384:	6117      	str	r7, [r2, #16]
 800d386:	e79d      	b.n	800d2c4 <__mdiff+0x34>
 800d388:	f854 1b04 	ldr.w	r1, [r4], #4
 800d38c:	46e6      	mov	lr, ip
 800d38e:	0c08      	lsrs	r0, r1, #16
 800d390:	fa1c fc81 	uxtah	ip, ip, r1
 800d394:	4471      	add	r1, lr
 800d396:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d39a:	b289      	uxth	r1, r1
 800d39c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d3a0:	f846 1b04 	str.w	r1, [r6], #4
 800d3a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d3a8:	e7dd      	b.n	800d366 <__mdiff+0xd6>
 800d3aa:	3f01      	subs	r7, #1
 800d3ac:	e7e7      	b.n	800d37e <__mdiff+0xee>
 800d3ae:	bf00      	nop
 800d3b0:	08012f47 	.word	0x08012f47
 800d3b4:	08012fb8 	.word	0x08012fb8

0800d3b8 <__ulp>:
 800d3b8:	b082      	sub	sp, #8
 800d3ba:	ed8d 0b00 	vstr	d0, [sp]
 800d3be:	9a01      	ldr	r2, [sp, #4]
 800d3c0:	4b0f      	ldr	r3, [pc, #60]	@ (800d400 <__ulp+0x48>)
 800d3c2:	4013      	ands	r3, r2
 800d3c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	dc08      	bgt.n	800d3de <__ulp+0x26>
 800d3cc:	425b      	negs	r3, r3
 800d3ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d3d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d3d6:	da04      	bge.n	800d3e2 <__ulp+0x2a>
 800d3d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d3dc:	4113      	asrs	r3, r2
 800d3de:	2200      	movs	r2, #0
 800d3e0:	e008      	b.n	800d3f4 <__ulp+0x3c>
 800d3e2:	f1a2 0314 	sub.w	r3, r2, #20
 800d3e6:	2b1e      	cmp	r3, #30
 800d3e8:	bfda      	itte	le
 800d3ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d3ee:	40da      	lsrle	r2, r3
 800d3f0:	2201      	movgt	r2, #1
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	4610      	mov	r0, r2
 800d3f8:	ec41 0b10 	vmov	d0, r0, r1
 800d3fc:	b002      	add	sp, #8
 800d3fe:	4770      	bx	lr
 800d400:	7ff00000 	.word	0x7ff00000

0800d404 <__b2d>:
 800d404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d408:	6906      	ldr	r6, [r0, #16]
 800d40a:	f100 0814 	add.w	r8, r0, #20
 800d40e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d412:	1f37      	subs	r7, r6, #4
 800d414:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d418:	4610      	mov	r0, r2
 800d41a:	f7ff fd53 	bl	800cec4 <__hi0bits>
 800d41e:	f1c0 0320 	rsb	r3, r0, #32
 800d422:	280a      	cmp	r0, #10
 800d424:	600b      	str	r3, [r1, #0]
 800d426:	491b      	ldr	r1, [pc, #108]	@ (800d494 <__b2d+0x90>)
 800d428:	dc15      	bgt.n	800d456 <__b2d+0x52>
 800d42a:	f1c0 0c0b 	rsb	ip, r0, #11
 800d42e:	fa22 f30c 	lsr.w	r3, r2, ip
 800d432:	45b8      	cmp	r8, r7
 800d434:	ea43 0501 	orr.w	r5, r3, r1
 800d438:	bf34      	ite	cc
 800d43a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d43e:	2300      	movcs	r3, #0
 800d440:	3015      	adds	r0, #21
 800d442:	fa02 f000 	lsl.w	r0, r2, r0
 800d446:	fa23 f30c 	lsr.w	r3, r3, ip
 800d44a:	4303      	orrs	r3, r0
 800d44c:	461c      	mov	r4, r3
 800d44e:	ec45 4b10 	vmov	d0, r4, r5
 800d452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d456:	45b8      	cmp	r8, r7
 800d458:	bf3a      	itte	cc
 800d45a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d45e:	f1a6 0708 	subcc.w	r7, r6, #8
 800d462:	2300      	movcs	r3, #0
 800d464:	380b      	subs	r0, #11
 800d466:	d012      	beq.n	800d48e <__b2d+0x8a>
 800d468:	f1c0 0120 	rsb	r1, r0, #32
 800d46c:	fa23 f401 	lsr.w	r4, r3, r1
 800d470:	4082      	lsls	r2, r0
 800d472:	4322      	orrs	r2, r4
 800d474:	4547      	cmp	r7, r8
 800d476:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d47a:	bf8c      	ite	hi
 800d47c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d480:	2200      	movls	r2, #0
 800d482:	4083      	lsls	r3, r0
 800d484:	40ca      	lsrs	r2, r1
 800d486:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d48a:	4313      	orrs	r3, r2
 800d48c:	e7de      	b.n	800d44c <__b2d+0x48>
 800d48e:	ea42 0501 	orr.w	r5, r2, r1
 800d492:	e7db      	b.n	800d44c <__b2d+0x48>
 800d494:	3ff00000 	.word	0x3ff00000

0800d498 <__d2b>:
 800d498:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d49c:	460f      	mov	r7, r1
 800d49e:	2101      	movs	r1, #1
 800d4a0:	ec59 8b10 	vmov	r8, r9, d0
 800d4a4:	4616      	mov	r6, r2
 800d4a6:	f7ff fc1b 	bl	800cce0 <_Balloc>
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	b930      	cbnz	r0, 800d4bc <__d2b+0x24>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	4b23      	ldr	r3, [pc, #140]	@ (800d540 <__d2b+0xa8>)
 800d4b2:	4824      	ldr	r0, [pc, #144]	@ (800d544 <__d2b+0xac>)
 800d4b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800d4b8:	f000 faf6 	bl	800daa8 <__assert_func>
 800d4bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4c4:	b10d      	cbz	r5, 800d4ca <__d2b+0x32>
 800d4c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4ca:	9301      	str	r3, [sp, #4]
 800d4cc:	f1b8 0300 	subs.w	r3, r8, #0
 800d4d0:	d023      	beq.n	800d51a <__d2b+0x82>
 800d4d2:	4668      	mov	r0, sp
 800d4d4:	9300      	str	r3, [sp, #0]
 800d4d6:	f7ff fd14 	bl	800cf02 <__lo0bits>
 800d4da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d4de:	b1d0      	cbz	r0, 800d516 <__d2b+0x7e>
 800d4e0:	f1c0 0320 	rsb	r3, r0, #32
 800d4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800d4e8:	430b      	orrs	r3, r1
 800d4ea:	40c2      	lsrs	r2, r0
 800d4ec:	6163      	str	r3, [r4, #20]
 800d4ee:	9201      	str	r2, [sp, #4]
 800d4f0:	9b01      	ldr	r3, [sp, #4]
 800d4f2:	61a3      	str	r3, [r4, #24]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	bf0c      	ite	eq
 800d4f8:	2201      	moveq	r2, #1
 800d4fa:	2202      	movne	r2, #2
 800d4fc:	6122      	str	r2, [r4, #16]
 800d4fe:	b1a5      	cbz	r5, 800d52a <__d2b+0x92>
 800d500:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d504:	4405      	add	r5, r0
 800d506:	603d      	str	r5, [r7, #0]
 800d508:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d50c:	6030      	str	r0, [r6, #0]
 800d50e:	4620      	mov	r0, r4
 800d510:	b003      	add	sp, #12
 800d512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d516:	6161      	str	r1, [r4, #20]
 800d518:	e7ea      	b.n	800d4f0 <__d2b+0x58>
 800d51a:	a801      	add	r0, sp, #4
 800d51c:	f7ff fcf1 	bl	800cf02 <__lo0bits>
 800d520:	9b01      	ldr	r3, [sp, #4]
 800d522:	6163      	str	r3, [r4, #20]
 800d524:	3020      	adds	r0, #32
 800d526:	2201      	movs	r2, #1
 800d528:	e7e8      	b.n	800d4fc <__d2b+0x64>
 800d52a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d52e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d532:	6038      	str	r0, [r7, #0]
 800d534:	6918      	ldr	r0, [r3, #16]
 800d536:	f7ff fcc5 	bl	800cec4 <__hi0bits>
 800d53a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d53e:	e7e5      	b.n	800d50c <__d2b+0x74>
 800d540:	08012f47 	.word	0x08012f47
 800d544:	08012fb8 	.word	0x08012fb8

0800d548 <__ratio>:
 800d548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d54c:	b085      	sub	sp, #20
 800d54e:	e9cd 1000 	strd	r1, r0, [sp]
 800d552:	a902      	add	r1, sp, #8
 800d554:	f7ff ff56 	bl	800d404 <__b2d>
 800d558:	9800      	ldr	r0, [sp, #0]
 800d55a:	a903      	add	r1, sp, #12
 800d55c:	ec55 4b10 	vmov	r4, r5, d0
 800d560:	f7ff ff50 	bl	800d404 <__b2d>
 800d564:	9b01      	ldr	r3, [sp, #4]
 800d566:	6919      	ldr	r1, [r3, #16]
 800d568:	9b00      	ldr	r3, [sp, #0]
 800d56a:	691b      	ldr	r3, [r3, #16]
 800d56c:	1ac9      	subs	r1, r1, r3
 800d56e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d572:	1a9b      	subs	r3, r3, r2
 800d574:	ec5b ab10 	vmov	sl, fp, d0
 800d578:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	bfce      	itee	gt
 800d580:	462a      	movgt	r2, r5
 800d582:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d586:	465a      	movle	r2, fp
 800d588:	462f      	mov	r7, r5
 800d58a:	46d9      	mov	r9, fp
 800d58c:	bfcc      	ite	gt
 800d58e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d592:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d596:	464b      	mov	r3, r9
 800d598:	4652      	mov	r2, sl
 800d59a:	4620      	mov	r0, r4
 800d59c:	4639      	mov	r1, r7
 800d59e:	f7f3 f955 	bl	800084c <__aeabi_ddiv>
 800d5a2:	ec41 0b10 	vmov	d0, r0, r1
 800d5a6:	b005      	add	sp, #20
 800d5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d5ac <__copybits>:
 800d5ac:	3901      	subs	r1, #1
 800d5ae:	b570      	push	{r4, r5, r6, lr}
 800d5b0:	1149      	asrs	r1, r1, #5
 800d5b2:	6914      	ldr	r4, [r2, #16]
 800d5b4:	3101      	adds	r1, #1
 800d5b6:	f102 0314 	add.w	r3, r2, #20
 800d5ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d5be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d5c2:	1f05      	subs	r5, r0, #4
 800d5c4:	42a3      	cmp	r3, r4
 800d5c6:	d30c      	bcc.n	800d5e2 <__copybits+0x36>
 800d5c8:	1aa3      	subs	r3, r4, r2
 800d5ca:	3b11      	subs	r3, #17
 800d5cc:	f023 0303 	bic.w	r3, r3, #3
 800d5d0:	3211      	adds	r2, #17
 800d5d2:	42a2      	cmp	r2, r4
 800d5d4:	bf88      	it	hi
 800d5d6:	2300      	movhi	r3, #0
 800d5d8:	4418      	add	r0, r3
 800d5da:	2300      	movs	r3, #0
 800d5dc:	4288      	cmp	r0, r1
 800d5de:	d305      	bcc.n	800d5ec <__copybits+0x40>
 800d5e0:	bd70      	pop	{r4, r5, r6, pc}
 800d5e2:	f853 6b04 	ldr.w	r6, [r3], #4
 800d5e6:	f845 6f04 	str.w	r6, [r5, #4]!
 800d5ea:	e7eb      	b.n	800d5c4 <__copybits+0x18>
 800d5ec:	f840 3b04 	str.w	r3, [r0], #4
 800d5f0:	e7f4      	b.n	800d5dc <__copybits+0x30>

0800d5f2 <__any_on>:
 800d5f2:	f100 0214 	add.w	r2, r0, #20
 800d5f6:	6900      	ldr	r0, [r0, #16]
 800d5f8:	114b      	asrs	r3, r1, #5
 800d5fa:	4298      	cmp	r0, r3
 800d5fc:	b510      	push	{r4, lr}
 800d5fe:	db11      	blt.n	800d624 <__any_on+0x32>
 800d600:	dd0a      	ble.n	800d618 <__any_on+0x26>
 800d602:	f011 011f 	ands.w	r1, r1, #31
 800d606:	d007      	beq.n	800d618 <__any_on+0x26>
 800d608:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d60c:	fa24 f001 	lsr.w	r0, r4, r1
 800d610:	fa00 f101 	lsl.w	r1, r0, r1
 800d614:	428c      	cmp	r4, r1
 800d616:	d10b      	bne.n	800d630 <__any_on+0x3e>
 800d618:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d61c:	4293      	cmp	r3, r2
 800d61e:	d803      	bhi.n	800d628 <__any_on+0x36>
 800d620:	2000      	movs	r0, #0
 800d622:	bd10      	pop	{r4, pc}
 800d624:	4603      	mov	r3, r0
 800d626:	e7f7      	b.n	800d618 <__any_on+0x26>
 800d628:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d62c:	2900      	cmp	r1, #0
 800d62e:	d0f5      	beq.n	800d61c <__any_on+0x2a>
 800d630:	2001      	movs	r0, #1
 800d632:	e7f6      	b.n	800d622 <__any_on+0x30>

0800d634 <__ascii_wctomb>:
 800d634:	4603      	mov	r3, r0
 800d636:	4608      	mov	r0, r1
 800d638:	b141      	cbz	r1, 800d64c <__ascii_wctomb+0x18>
 800d63a:	2aff      	cmp	r2, #255	@ 0xff
 800d63c:	d904      	bls.n	800d648 <__ascii_wctomb+0x14>
 800d63e:	228a      	movs	r2, #138	@ 0x8a
 800d640:	601a      	str	r2, [r3, #0]
 800d642:	f04f 30ff 	mov.w	r0, #4294967295
 800d646:	4770      	bx	lr
 800d648:	700a      	strb	r2, [r1, #0]
 800d64a:	2001      	movs	r0, #1
 800d64c:	4770      	bx	lr

0800d64e <__ssputs_r>:
 800d64e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d652:	688e      	ldr	r6, [r1, #8]
 800d654:	461f      	mov	r7, r3
 800d656:	42be      	cmp	r6, r7
 800d658:	680b      	ldr	r3, [r1, #0]
 800d65a:	4682      	mov	sl, r0
 800d65c:	460c      	mov	r4, r1
 800d65e:	4690      	mov	r8, r2
 800d660:	d82d      	bhi.n	800d6be <__ssputs_r+0x70>
 800d662:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d666:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d66a:	d026      	beq.n	800d6ba <__ssputs_r+0x6c>
 800d66c:	6965      	ldr	r5, [r4, #20]
 800d66e:	6909      	ldr	r1, [r1, #16]
 800d670:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d674:	eba3 0901 	sub.w	r9, r3, r1
 800d678:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d67c:	1c7b      	adds	r3, r7, #1
 800d67e:	444b      	add	r3, r9
 800d680:	106d      	asrs	r5, r5, #1
 800d682:	429d      	cmp	r5, r3
 800d684:	bf38      	it	cc
 800d686:	461d      	movcc	r5, r3
 800d688:	0553      	lsls	r3, r2, #21
 800d68a:	d527      	bpl.n	800d6dc <__ssputs_r+0x8e>
 800d68c:	4629      	mov	r1, r5
 800d68e:	f7ff fa89 	bl	800cba4 <_malloc_r>
 800d692:	4606      	mov	r6, r0
 800d694:	b360      	cbz	r0, 800d6f0 <__ssputs_r+0xa2>
 800d696:	6921      	ldr	r1, [r4, #16]
 800d698:	464a      	mov	r2, r9
 800d69a:	f7fe f85c 	bl	800b756 <memcpy>
 800d69e:	89a3      	ldrh	r3, [r4, #12]
 800d6a0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d6a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6a8:	81a3      	strh	r3, [r4, #12]
 800d6aa:	6126      	str	r6, [r4, #16]
 800d6ac:	6165      	str	r5, [r4, #20]
 800d6ae:	444e      	add	r6, r9
 800d6b0:	eba5 0509 	sub.w	r5, r5, r9
 800d6b4:	6026      	str	r6, [r4, #0]
 800d6b6:	60a5      	str	r5, [r4, #8]
 800d6b8:	463e      	mov	r6, r7
 800d6ba:	42be      	cmp	r6, r7
 800d6bc:	d900      	bls.n	800d6c0 <__ssputs_r+0x72>
 800d6be:	463e      	mov	r6, r7
 800d6c0:	6820      	ldr	r0, [r4, #0]
 800d6c2:	4632      	mov	r2, r6
 800d6c4:	4641      	mov	r1, r8
 800d6c6:	f000 f9c5 	bl	800da54 <memmove>
 800d6ca:	68a3      	ldr	r3, [r4, #8]
 800d6cc:	1b9b      	subs	r3, r3, r6
 800d6ce:	60a3      	str	r3, [r4, #8]
 800d6d0:	6823      	ldr	r3, [r4, #0]
 800d6d2:	4433      	add	r3, r6
 800d6d4:	6023      	str	r3, [r4, #0]
 800d6d6:	2000      	movs	r0, #0
 800d6d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6dc:	462a      	mov	r2, r5
 800d6de:	f000 fa15 	bl	800db0c <_realloc_r>
 800d6e2:	4606      	mov	r6, r0
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	d1e0      	bne.n	800d6aa <__ssputs_r+0x5c>
 800d6e8:	6921      	ldr	r1, [r4, #16]
 800d6ea:	4650      	mov	r0, sl
 800d6ec:	f7fe feac 	bl	800c448 <_free_r>
 800d6f0:	230c      	movs	r3, #12
 800d6f2:	f8ca 3000 	str.w	r3, [sl]
 800d6f6:	89a3      	ldrh	r3, [r4, #12]
 800d6f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6fc:	81a3      	strh	r3, [r4, #12]
 800d6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d702:	e7e9      	b.n	800d6d8 <__ssputs_r+0x8a>

0800d704 <_svfiprintf_r>:
 800d704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d708:	4698      	mov	r8, r3
 800d70a:	898b      	ldrh	r3, [r1, #12]
 800d70c:	061b      	lsls	r3, r3, #24
 800d70e:	b09d      	sub	sp, #116	@ 0x74
 800d710:	4607      	mov	r7, r0
 800d712:	460d      	mov	r5, r1
 800d714:	4614      	mov	r4, r2
 800d716:	d510      	bpl.n	800d73a <_svfiprintf_r+0x36>
 800d718:	690b      	ldr	r3, [r1, #16]
 800d71a:	b973      	cbnz	r3, 800d73a <_svfiprintf_r+0x36>
 800d71c:	2140      	movs	r1, #64	@ 0x40
 800d71e:	f7ff fa41 	bl	800cba4 <_malloc_r>
 800d722:	6028      	str	r0, [r5, #0]
 800d724:	6128      	str	r0, [r5, #16]
 800d726:	b930      	cbnz	r0, 800d736 <_svfiprintf_r+0x32>
 800d728:	230c      	movs	r3, #12
 800d72a:	603b      	str	r3, [r7, #0]
 800d72c:	f04f 30ff 	mov.w	r0, #4294967295
 800d730:	b01d      	add	sp, #116	@ 0x74
 800d732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d736:	2340      	movs	r3, #64	@ 0x40
 800d738:	616b      	str	r3, [r5, #20]
 800d73a:	2300      	movs	r3, #0
 800d73c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d73e:	2320      	movs	r3, #32
 800d740:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d744:	f8cd 800c 	str.w	r8, [sp, #12]
 800d748:	2330      	movs	r3, #48	@ 0x30
 800d74a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d8e8 <_svfiprintf_r+0x1e4>
 800d74e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d752:	f04f 0901 	mov.w	r9, #1
 800d756:	4623      	mov	r3, r4
 800d758:	469a      	mov	sl, r3
 800d75a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d75e:	b10a      	cbz	r2, 800d764 <_svfiprintf_r+0x60>
 800d760:	2a25      	cmp	r2, #37	@ 0x25
 800d762:	d1f9      	bne.n	800d758 <_svfiprintf_r+0x54>
 800d764:	ebba 0b04 	subs.w	fp, sl, r4
 800d768:	d00b      	beq.n	800d782 <_svfiprintf_r+0x7e>
 800d76a:	465b      	mov	r3, fp
 800d76c:	4622      	mov	r2, r4
 800d76e:	4629      	mov	r1, r5
 800d770:	4638      	mov	r0, r7
 800d772:	f7ff ff6c 	bl	800d64e <__ssputs_r>
 800d776:	3001      	adds	r0, #1
 800d778:	f000 80a7 	beq.w	800d8ca <_svfiprintf_r+0x1c6>
 800d77c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d77e:	445a      	add	r2, fp
 800d780:	9209      	str	r2, [sp, #36]	@ 0x24
 800d782:	f89a 3000 	ldrb.w	r3, [sl]
 800d786:	2b00      	cmp	r3, #0
 800d788:	f000 809f 	beq.w	800d8ca <_svfiprintf_r+0x1c6>
 800d78c:	2300      	movs	r3, #0
 800d78e:	f04f 32ff 	mov.w	r2, #4294967295
 800d792:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d796:	f10a 0a01 	add.w	sl, sl, #1
 800d79a:	9304      	str	r3, [sp, #16]
 800d79c:	9307      	str	r3, [sp, #28]
 800d79e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7a4:	4654      	mov	r4, sl
 800d7a6:	2205      	movs	r2, #5
 800d7a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ac:	484e      	ldr	r0, [pc, #312]	@ (800d8e8 <_svfiprintf_r+0x1e4>)
 800d7ae:	f7f2 fd0f 	bl	80001d0 <memchr>
 800d7b2:	9a04      	ldr	r2, [sp, #16]
 800d7b4:	b9d8      	cbnz	r0, 800d7ee <_svfiprintf_r+0xea>
 800d7b6:	06d0      	lsls	r0, r2, #27
 800d7b8:	bf44      	itt	mi
 800d7ba:	2320      	movmi	r3, #32
 800d7bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7c0:	0711      	lsls	r1, r2, #28
 800d7c2:	bf44      	itt	mi
 800d7c4:	232b      	movmi	r3, #43	@ 0x2b
 800d7c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d7ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7d0:	d015      	beq.n	800d7fe <_svfiprintf_r+0xfa>
 800d7d2:	9a07      	ldr	r2, [sp, #28]
 800d7d4:	4654      	mov	r4, sl
 800d7d6:	2000      	movs	r0, #0
 800d7d8:	f04f 0c0a 	mov.w	ip, #10
 800d7dc:	4621      	mov	r1, r4
 800d7de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7e2:	3b30      	subs	r3, #48	@ 0x30
 800d7e4:	2b09      	cmp	r3, #9
 800d7e6:	d94b      	bls.n	800d880 <_svfiprintf_r+0x17c>
 800d7e8:	b1b0      	cbz	r0, 800d818 <_svfiprintf_r+0x114>
 800d7ea:	9207      	str	r2, [sp, #28]
 800d7ec:	e014      	b.n	800d818 <_svfiprintf_r+0x114>
 800d7ee:	eba0 0308 	sub.w	r3, r0, r8
 800d7f2:	fa09 f303 	lsl.w	r3, r9, r3
 800d7f6:	4313      	orrs	r3, r2
 800d7f8:	9304      	str	r3, [sp, #16]
 800d7fa:	46a2      	mov	sl, r4
 800d7fc:	e7d2      	b.n	800d7a4 <_svfiprintf_r+0xa0>
 800d7fe:	9b03      	ldr	r3, [sp, #12]
 800d800:	1d19      	adds	r1, r3, #4
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	9103      	str	r1, [sp, #12]
 800d806:	2b00      	cmp	r3, #0
 800d808:	bfbb      	ittet	lt
 800d80a:	425b      	neglt	r3, r3
 800d80c:	f042 0202 	orrlt.w	r2, r2, #2
 800d810:	9307      	strge	r3, [sp, #28]
 800d812:	9307      	strlt	r3, [sp, #28]
 800d814:	bfb8      	it	lt
 800d816:	9204      	strlt	r2, [sp, #16]
 800d818:	7823      	ldrb	r3, [r4, #0]
 800d81a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d81c:	d10a      	bne.n	800d834 <_svfiprintf_r+0x130>
 800d81e:	7863      	ldrb	r3, [r4, #1]
 800d820:	2b2a      	cmp	r3, #42	@ 0x2a
 800d822:	d132      	bne.n	800d88a <_svfiprintf_r+0x186>
 800d824:	9b03      	ldr	r3, [sp, #12]
 800d826:	1d1a      	adds	r2, r3, #4
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	9203      	str	r2, [sp, #12]
 800d82c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d830:	3402      	adds	r4, #2
 800d832:	9305      	str	r3, [sp, #20]
 800d834:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d8f8 <_svfiprintf_r+0x1f4>
 800d838:	7821      	ldrb	r1, [r4, #0]
 800d83a:	2203      	movs	r2, #3
 800d83c:	4650      	mov	r0, sl
 800d83e:	f7f2 fcc7 	bl	80001d0 <memchr>
 800d842:	b138      	cbz	r0, 800d854 <_svfiprintf_r+0x150>
 800d844:	9b04      	ldr	r3, [sp, #16]
 800d846:	eba0 000a 	sub.w	r0, r0, sl
 800d84a:	2240      	movs	r2, #64	@ 0x40
 800d84c:	4082      	lsls	r2, r0
 800d84e:	4313      	orrs	r3, r2
 800d850:	3401      	adds	r4, #1
 800d852:	9304      	str	r3, [sp, #16]
 800d854:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d858:	4824      	ldr	r0, [pc, #144]	@ (800d8ec <_svfiprintf_r+0x1e8>)
 800d85a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d85e:	2206      	movs	r2, #6
 800d860:	f7f2 fcb6 	bl	80001d0 <memchr>
 800d864:	2800      	cmp	r0, #0
 800d866:	d036      	beq.n	800d8d6 <_svfiprintf_r+0x1d2>
 800d868:	4b21      	ldr	r3, [pc, #132]	@ (800d8f0 <_svfiprintf_r+0x1ec>)
 800d86a:	bb1b      	cbnz	r3, 800d8b4 <_svfiprintf_r+0x1b0>
 800d86c:	9b03      	ldr	r3, [sp, #12]
 800d86e:	3307      	adds	r3, #7
 800d870:	f023 0307 	bic.w	r3, r3, #7
 800d874:	3308      	adds	r3, #8
 800d876:	9303      	str	r3, [sp, #12]
 800d878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d87a:	4433      	add	r3, r6
 800d87c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d87e:	e76a      	b.n	800d756 <_svfiprintf_r+0x52>
 800d880:	fb0c 3202 	mla	r2, ip, r2, r3
 800d884:	460c      	mov	r4, r1
 800d886:	2001      	movs	r0, #1
 800d888:	e7a8      	b.n	800d7dc <_svfiprintf_r+0xd8>
 800d88a:	2300      	movs	r3, #0
 800d88c:	3401      	adds	r4, #1
 800d88e:	9305      	str	r3, [sp, #20]
 800d890:	4619      	mov	r1, r3
 800d892:	f04f 0c0a 	mov.w	ip, #10
 800d896:	4620      	mov	r0, r4
 800d898:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d89c:	3a30      	subs	r2, #48	@ 0x30
 800d89e:	2a09      	cmp	r2, #9
 800d8a0:	d903      	bls.n	800d8aa <_svfiprintf_r+0x1a6>
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d0c6      	beq.n	800d834 <_svfiprintf_r+0x130>
 800d8a6:	9105      	str	r1, [sp, #20]
 800d8a8:	e7c4      	b.n	800d834 <_svfiprintf_r+0x130>
 800d8aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	e7f0      	b.n	800d896 <_svfiprintf_r+0x192>
 800d8b4:	ab03      	add	r3, sp, #12
 800d8b6:	9300      	str	r3, [sp, #0]
 800d8b8:	462a      	mov	r2, r5
 800d8ba:	4b0e      	ldr	r3, [pc, #56]	@ (800d8f4 <_svfiprintf_r+0x1f0>)
 800d8bc:	a904      	add	r1, sp, #16
 800d8be:	4638      	mov	r0, r7
 800d8c0:	f7fc feae 	bl	800a620 <_printf_float>
 800d8c4:	1c42      	adds	r2, r0, #1
 800d8c6:	4606      	mov	r6, r0
 800d8c8:	d1d6      	bne.n	800d878 <_svfiprintf_r+0x174>
 800d8ca:	89ab      	ldrh	r3, [r5, #12]
 800d8cc:	065b      	lsls	r3, r3, #25
 800d8ce:	f53f af2d 	bmi.w	800d72c <_svfiprintf_r+0x28>
 800d8d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d8d4:	e72c      	b.n	800d730 <_svfiprintf_r+0x2c>
 800d8d6:	ab03      	add	r3, sp, #12
 800d8d8:	9300      	str	r3, [sp, #0]
 800d8da:	462a      	mov	r2, r5
 800d8dc:	4b05      	ldr	r3, [pc, #20]	@ (800d8f4 <_svfiprintf_r+0x1f0>)
 800d8de:	a904      	add	r1, sp, #16
 800d8e0:	4638      	mov	r0, r7
 800d8e2:	f7fd f935 	bl	800ab50 <_printf_i>
 800d8e6:	e7ed      	b.n	800d8c4 <_svfiprintf_r+0x1c0>
 800d8e8:	08013011 	.word	0x08013011
 800d8ec:	0801301b 	.word	0x0801301b
 800d8f0:	0800a621 	.word	0x0800a621
 800d8f4:	0800d64f 	.word	0x0800d64f
 800d8f8:	08013017 	.word	0x08013017

0800d8fc <__sflush_r>:
 800d8fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d904:	0716      	lsls	r6, r2, #28
 800d906:	4605      	mov	r5, r0
 800d908:	460c      	mov	r4, r1
 800d90a:	d454      	bmi.n	800d9b6 <__sflush_r+0xba>
 800d90c:	684b      	ldr	r3, [r1, #4]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	dc02      	bgt.n	800d918 <__sflush_r+0x1c>
 800d912:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d914:	2b00      	cmp	r3, #0
 800d916:	dd48      	ble.n	800d9aa <__sflush_r+0xae>
 800d918:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d91a:	2e00      	cmp	r6, #0
 800d91c:	d045      	beq.n	800d9aa <__sflush_r+0xae>
 800d91e:	2300      	movs	r3, #0
 800d920:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d924:	682f      	ldr	r7, [r5, #0]
 800d926:	6a21      	ldr	r1, [r4, #32]
 800d928:	602b      	str	r3, [r5, #0]
 800d92a:	d030      	beq.n	800d98e <__sflush_r+0x92>
 800d92c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d92e:	89a3      	ldrh	r3, [r4, #12]
 800d930:	0759      	lsls	r1, r3, #29
 800d932:	d505      	bpl.n	800d940 <__sflush_r+0x44>
 800d934:	6863      	ldr	r3, [r4, #4]
 800d936:	1ad2      	subs	r2, r2, r3
 800d938:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d93a:	b10b      	cbz	r3, 800d940 <__sflush_r+0x44>
 800d93c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d93e:	1ad2      	subs	r2, r2, r3
 800d940:	2300      	movs	r3, #0
 800d942:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d944:	6a21      	ldr	r1, [r4, #32]
 800d946:	4628      	mov	r0, r5
 800d948:	47b0      	blx	r6
 800d94a:	1c43      	adds	r3, r0, #1
 800d94c:	89a3      	ldrh	r3, [r4, #12]
 800d94e:	d106      	bne.n	800d95e <__sflush_r+0x62>
 800d950:	6829      	ldr	r1, [r5, #0]
 800d952:	291d      	cmp	r1, #29
 800d954:	d82b      	bhi.n	800d9ae <__sflush_r+0xb2>
 800d956:	4a2a      	ldr	r2, [pc, #168]	@ (800da00 <__sflush_r+0x104>)
 800d958:	40ca      	lsrs	r2, r1
 800d95a:	07d6      	lsls	r6, r2, #31
 800d95c:	d527      	bpl.n	800d9ae <__sflush_r+0xb2>
 800d95e:	2200      	movs	r2, #0
 800d960:	6062      	str	r2, [r4, #4]
 800d962:	04d9      	lsls	r1, r3, #19
 800d964:	6922      	ldr	r2, [r4, #16]
 800d966:	6022      	str	r2, [r4, #0]
 800d968:	d504      	bpl.n	800d974 <__sflush_r+0x78>
 800d96a:	1c42      	adds	r2, r0, #1
 800d96c:	d101      	bne.n	800d972 <__sflush_r+0x76>
 800d96e:	682b      	ldr	r3, [r5, #0]
 800d970:	b903      	cbnz	r3, 800d974 <__sflush_r+0x78>
 800d972:	6560      	str	r0, [r4, #84]	@ 0x54
 800d974:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d976:	602f      	str	r7, [r5, #0]
 800d978:	b1b9      	cbz	r1, 800d9aa <__sflush_r+0xae>
 800d97a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d97e:	4299      	cmp	r1, r3
 800d980:	d002      	beq.n	800d988 <__sflush_r+0x8c>
 800d982:	4628      	mov	r0, r5
 800d984:	f7fe fd60 	bl	800c448 <_free_r>
 800d988:	2300      	movs	r3, #0
 800d98a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d98c:	e00d      	b.n	800d9aa <__sflush_r+0xae>
 800d98e:	2301      	movs	r3, #1
 800d990:	4628      	mov	r0, r5
 800d992:	47b0      	blx	r6
 800d994:	4602      	mov	r2, r0
 800d996:	1c50      	adds	r0, r2, #1
 800d998:	d1c9      	bne.n	800d92e <__sflush_r+0x32>
 800d99a:	682b      	ldr	r3, [r5, #0]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d0c6      	beq.n	800d92e <__sflush_r+0x32>
 800d9a0:	2b1d      	cmp	r3, #29
 800d9a2:	d001      	beq.n	800d9a8 <__sflush_r+0xac>
 800d9a4:	2b16      	cmp	r3, #22
 800d9a6:	d11e      	bne.n	800d9e6 <__sflush_r+0xea>
 800d9a8:	602f      	str	r7, [r5, #0]
 800d9aa:	2000      	movs	r0, #0
 800d9ac:	e022      	b.n	800d9f4 <__sflush_r+0xf8>
 800d9ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9b2:	b21b      	sxth	r3, r3
 800d9b4:	e01b      	b.n	800d9ee <__sflush_r+0xf2>
 800d9b6:	690f      	ldr	r7, [r1, #16]
 800d9b8:	2f00      	cmp	r7, #0
 800d9ba:	d0f6      	beq.n	800d9aa <__sflush_r+0xae>
 800d9bc:	0793      	lsls	r3, r2, #30
 800d9be:	680e      	ldr	r6, [r1, #0]
 800d9c0:	bf08      	it	eq
 800d9c2:	694b      	ldreq	r3, [r1, #20]
 800d9c4:	600f      	str	r7, [r1, #0]
 800d9c6:	bf18      	it	ne
 800d9c8:	2300      	movne	r3, #0
 800d9ca:	eba6 0807 	sub.w	r8, r6, r7
 800d9ce:	608b      	str	r3, [r1, #8]
 800d9d0:	f1b8 0f00 	cmp.w	r8, #0
 800d9d4:	dde9      	ble.n	800d9aa <__sflush_r+0xae>
 800d9d6:	6a21      	ldr	r1, [r4, #32]
 800d9d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d9da:	4643      	mov	r3, r8
 800d9dc:	463a      	mov	r2, r7
 800d9de:	4628      	mov	r0, r5
 800d9e0:	47b0      	blx	r6
 800d9e2:	2800      	cmp	r0, #0
 800d9e4:	dc08      	bgt.n	800d9f8 <__sflush_r+0xfc>
 800d9e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ee:	81a3      	strh	r3, [r4, #12]
 800d9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f8:	4407      	add	r7, r0
 800d9fa:	eba8 0800 	sub.w	r8, r8, r0
 800d9fe:	e7e7      	b.n	800d9d0 <__sflush_r+0xd4>
 800da00:	20400001 	.word	0x20400001

0800da04 <_fflush_r>:
 800da04:	b538      	push	{r3, r4, r5, lr}
 800da06:	690b      	ldr	r3, [r1, #16]
 800da08:	4605      	mov	r5, r0
 800da0a:	460c      	mov	r4, r1
 800da0c:	b913      	cbnz	r3, 800da14 <_fflush_r+0x10>
 800da0e:	2500      	movs	r5, #0
 800da10:	4628      	mov	r0, r5
 800da12:	bd38      	pop	{r3, r4, r5, pc}
 800da14:	b118      	cbz	r0, 800da1e <_fflush_r+0x1a>
 800da16:	6a03      	ldr	r3, [r0, #32]
 800da18:	b90b      	cbnz	r3, 800da1e <_fflush_r+0x1a>
 800da1a:	f7fd fc51 	bl	800b2c0 <__sinit>
 800da1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d0f3      	beq.n	800da0e <_fflush_r+0xa>
 800da26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da28:	07d0      	lsls	r0, r2, #31
 800da2a:	d404      	bmi.n	800da36 <_fflush_r+0x32>
 800da2c:	0599      	lsls	r1, r3, #22
 800da2e:	d402      	bmi.n	800da36 <_fflush_r+0x32>
 800da30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da32:	f7fd fe86 	bl	800b742 <__retarget_lock_acquire_recursive>
 800da36:	4628      	mov	r0, r5
 800da38:	4621      	mov	r1, r4
 800da3a:	f7ff ff5f 	bl	800d8fc <__sflush_r>
 800da3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da40:	07da      	lsls	r2, r3, #31
 800da42:	4605      	mov	r5, r0
 800da44:	d4e4      	bmi.n	800da10 <_fflush_r+0xc>
 800da46:	89a3      	ldrh	r3, [r4, #12]
 800da48:	059b      	lsls	r3, r3, #22
 800da4a:	d4e1      	bmi.n	800da10 <_fflush_r+0xc>
 800da4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da4e:	f7fd fe79 	bl	800b744 <__retarget_lock_release_recursive>
 800da52:	e7dd      	b.n	800da10 <_fflush_r+0xc>

0800da54 <memmove>:
 800da54:	4288      	cmp	r0, r1
 800da56:	b510      	push	{r4, lr}
 800da58:	eb01 0402 	add.w	r4, r1, r2
 800da5c:	d902      	bls.n	800da64 <memmove+0x10>
 800da5e:	4284      	cmp	r4, r0
 800da60:	4623      	mov	r3, r4
 800da62:	d807      	bhi.n	800da74 <memmove+0x20>
 800da64:	1e43      	subs	r3, r0, #1
 800da66:	42a1      	cmp	r1, r4
 800da68:	d008      	beq.n	800da7c <memmove+0x28>
 800da6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da72:	e7f8      	b.n	800da66 <memmove+0x12>
 800da74:	4402      	add	r2, r0
 800da76:	4601      	mov	r1, r0
 800da78:	428a      	cmp	r2, r1
 800da7a:	d100      	bne.n	800da7e <memmove+0x2a>
 800da7c:	bd10      	pop	{r4, pc}
 800da7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da86:	e7f7      	b.n	800da78 <memmove+0x24>

0800da88 <_sbrk_r>:
 800da88:	b538      	push	{r3, r4, r5, lr}
 800da8a:	4d06      	ldr	r5, [pc, #24]	@ (800daa4 <_sbrk_r+0x1c>)
 800da8c:	2300      	movs	r3, #0
 800da8e:	4604      	mov	r4, r0
 800da90:	4608      	mov	r0, r1
 800da92:	602b      	str	r3, [r5, #0]
 800da94:	f7f5 fbe4 	bl	8003260 <_sbrk>
 800da98:	1c43      	adds	r3, r0, #1
 800da9a:	d102      	bne.n	800daa2 <_sbrk_r+0x1a>
 800da9c:	682b      	ldr	r3, [r5, #0]
 800da9e:	b103      	cbz	r3, 800daa2 <_sbrk_r+0x1a>
 800daa0:	6023      	str	r3, [r4, #0]
 800daa2:	bd38      	pop	{r3, r4, r5, pc}
 800daa4:	200052a4 	.word	0x200052a4

0800daa8 <__assert_func>:
 800daa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800daaa:	4614      	mov	r4, r2
 800daac:	461a      	mov	r2, r3
 800daae:	4b09      	ldr	r3, [pc, #36]	@ (800dad4 <__assert_func+0x2c>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	4605      	mov	r5, r0
 800dab4:	68d8      	ldr	r0, [r3, #12]
 800dab6:	b14c      	cbz	r4, 800dacc <__assert_func+0x24>
 800dab8:	4b07      	ldr	r3, [pc, #28]	@ (800dad8 <__assert_func+0x30>)
 800daba:	9100      	str	r1, [sp, #0]
 800dabc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dac0:	4906      	ldr	r1, [pc, #24]	@ (800dadc <__assert_func+0x34>)
 800dac2:	462b      	mov	r3, r5
 800dac4:	f000 f850 	bl	800db68 <fiprintf>
 800dac8:	f000 f860 	bl	800db8c <abort>
 800dacc:	4b04      	ldr	r3, [pc, #16]	@ (800dae0 <__assert_func+0x38>)
 800dace:	461c      	mov	r4, r3
 800dad0:	e7f3      	b.n	800daba <__assert_func+0x12>
 800dad2:	bf00      	nop
 800dad4:	2000019c 	.word	0x2000019c
 800dad8:	08013022 	.word	0x08013022
 800dadc:	0801302f 	.word	0x0801302f
 800dae0:	0801305d 	.word	0x0801305d

0800dae4 <_calloc_r>:
 800dae4:	b570      	push	{r4, r5, r6, lr}
 800dae6:	fba1 5402 	umull	r5, r4, r1, r2
 800daea:	b934      	cbnz	r4, 800dafa <_calloc_r+0x16>
 800daec:	4629      	mov	r1, r5
 800daee:	f7ff f859 	bl	800cba4 <_malloc_r>
 800daf2:	4606      	mov	r6, r0
 800daf4:	b928      	cbnz	r0, 800db02 <_calloc_r+0x1e>
 800daf6:	4630      	mov	r0, r6
 800daf8:	bd70      	pop	{r4, r5, r6, pc}
 800dafa:	220c      	movs	r2, #12
 800dafc:	6002      	str	r2, [r0, #0]
 800dafe:	2600      	movs	r6, #0
 800db00:	e7f9      	b.n	800daf6 <_calloc_r+0x12>
 800db02:	462a      	mov	r2, r5
 800db04:	4621      	mov	r1, r4
 800db06:	f7fd fcac 	bl	800b462 <memset>
 800db0a:	e7f4      	b.n	800daf6 <_calloc_r+0x12>

0800db0c <_realloc_r>:
 800db0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db10:	4607      	mov	r7, r0
 800db12:	4614      	mov	r4, r2
 800db14:	460d      	mov	r5, r1
 800db16:	b921      	cbnz	r1, 800db22 <_realloc_r+0x16>
 800db18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db1c:	4611      	mov	r1, r2
 800db1e:	f7ff b841 	b.w	800cba4 <_malloc_r>
 800db22:	b92a      	cbnz	r2, 800db30 <_realloc_r+0x24>
 800db24:	f7fe fc90 	bl	800c448 <_free_r>
 800db28:	4625      	mov	r5, r4
 800db2a:	4628      	mov	r0, r5
 800db2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db30:	f000 f833 	bl	800db9a <_malloc_usable_size_r>
 800db34:	4284      	cmp	r4, r0
 800db36:	4606      	mov	r6, r0
 800db38:	d802      	bhi.n	800db40 <_realloc_r+0x34>
 800db3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db3e:	d8f4      	bhi.n	800db2a <_realloc_r+0x1e>
 800db40:	4621      	mov	r1, r4
 800db42:	4638      	mov	r0, r7
 800db44:	f7ff f82e 	bl	800cba4 <_malloc_r>
 800db48:	4680      	mov	r8, r0
 800db4a:	b908      	cbnz	r0, 800db50 <_realloc_r+0x44>
 800db4c:	4645      	mov	r5, r8
 800db4e:	e7ec      	b.n	800db2a <_realloc_r+0x1e>
 800db50:	42b4      	cmp	r4, r6
 800db52:	4622      	mov	r2, r4
 800db54:	4629      	mov	r1, r5
 800db56:	bf28      	it	cs
 800db58:	4632      	movcs	r2, r6
 800db5a:	f7fd fdfc 	bl	800b756 <memcpy>
 800db5e:	4629      	mov	r1, r5
 800db60:	4638      	mov	r0, r7
 800db62:	f7fe fc71 	bl	800c448 <_free_r>
 800db66:	e7f1      	b.n	800db4c <_realloc_r+0x40>

0800db68 <fiprintf>:
 800db68:	b40e      	push	{r1, r2, r3}
 800db6a:	b503      	push	{r0, r1, lr}
 800db6c:	4601      	mov	r1, r0
 800db6e:	ab03      	add	r3, sp, #12
 800db70:	4805      	ldr	r0, [pc, #20]	@ (800db88 <fiprintf+0x20>)
 800db72:	f853 2b04 	ldr.w	r2, [r3], #4
 800db76:	6800      	ldr	r0, [r0, #0]
 800db78:	9301      	str	r3, [sp, #4]
 800db7a:	f000 f83f 	bl	800dbfc <_vfiprintf_r>
 800db7e:	b002      	add	sp, #8
 800db80:	f85d eb04 	ldr.w	lr, [sp], #4
 800db84:	b003      	add	sp, #12
 800db86:	4770      	bx	lr
 800db88:	2000019c 	.word	0x2000019c

0800db8c <abort>:
 800db8c:	b508      	push	{r3, lr}
 800db8e:	2006      	movs	r0, #6
 800db90:	f000 fa08 	bl	800dfa4 <raise>
 800db94:	2001      	movs	r0, #1
 800db96:	f7f5 faeb 	bl	8003170 <_exit>

0800db9a <_malloc_usable_size_r>:
 800db9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db9e:	1f18      	subs	r0, r3, #4
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	bfbc      	itt	lt
 800dba4:	580b      	ldrlt	r3, [r1, r0]
 800dba6:	18c0      	addlt	r0, r0, r3
 800dba8:	4770      	bx	lr

0800dbaa <__sfputc_r>:
 800dbaa:	6893      	ldr	r3, [r2, #8]
 800dbac:	3b01      	subs	r3, #1
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	b410      	push	{r4}
 800dbb2:	6093      	str	r3, [r2, #8]
 800dbb4:	da08      	bge.n	800dbc8 <__sfputc_r+0x1e>
 800dbb6:	6994      	ldr	r4, [r2, #24]
 800dbb8:	42a3      	cmp	r3, r4
 800dbba:	db01      	blt.n	800dbc0 <__sfputc_r+0x16>
 800dbbc:	290a      	cmp	r1, #10
 800dbbe:	d103      	bne.n	800dbc8 <__sfputc_r+0x1e>
 800dbc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbc4:	f000 b932 	b.w	800de2c <__swbuf_r>
 800dbc8:	6813      	ldr	r3, [r2, #0]
 800dbca:	1c58      	adds	r0, r3, #1
 800dbcc:	6010      	str	r0, [r2, #0]
 800dbce:	7019      	strb	r1, [r3, #0]
 800dbd0:	4608      	mov	r0, r1
 800dbd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbd6:	4770      	bx	lr

0800dbd8 <__sfputs_r>:
 800dbd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbda:	4606      	mov	r6, r0
 800dbdc:	460f      	mov	r7, r1
 800dbde:	4614      	mov	r4, r2
 800dbe0:	18d5      	adds	r5, r2, r3
 800dbe2:	42ac      	cmp	r4, r5
 800dbe4:	d101      	bne.n	800dbea <__sfputs_r+0x12>
 800dbe6:	2000      	movs	r0, #0
 800dbe8:	e007      	b.n	800dbfa <__sfputs_r+0x22>
 800dbea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbee:	463a      	mov	r2, r7
 800dbf0:	4630      	mov	r0, r6
 800dbf2:	f7ff ffda 	bl	800dbaa <__sfputc_r>
 800dbf6:	1c43      	adds	r3, r0, #1
 800dbf8:	d1f3      	bne.n	800dbe2 <__sfputs_r+0xa>
 800dbfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dbfc <_vfiprintf_r>:
 800dbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc00:	460d      	mov	r5, r1
 800dc02:	b09d      	sub	sp, #116	@ 0x74
 800dc04:	4614      	mov	r4, r2
 800dc06:	4698      	mov	r8, r3
 800dc08:	4606      	mov	r6, r0
 800dc0a:	b118      	cbz	r0, 800dc14 <_vfiprintf_r+0x18>
 800dc0c:	6a03      	ldr	r3, [r0, #32]
 800dc0e:	b90b      	cbnz	r3, 800dc14 <_vfiprintf_r+0x18>
 800dc10:	f7fd fb56 	bl	800b2c0 <__sinit>
 800dc14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc16:	07d9      	lsls	r1, r3, #31
 800dc18:	d405      	bmi.n	800dc26 <_vfiprintf_r+0x2a>
 800dc1a:	89ab      	ldrh	r3, [r5, #12]
 800dc1c:	059a      	lsls	r2, r3, #22
 800dc1e:	d402      	bmi.n	800dc26 <_vfiprintf_r+0x2a>
 800dc20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc22:	f7fd fd8e 	bl	800b742 <__retarget_lock_acquire_recursive>
 800dc26:	89ab      	ldrh	r3, [r5, #12]
 800dc28:	071b      	lsls	r3, r3, #28
 800dc2a:	d501      	bpl.n	800dc30 <_vfiprintf_r+0x34>
 800dc2c:	692b      	ldr	r3, [r5, #16]
 800dc2e:	b99b      	cbnz	r3, 800dc58 <_vfiprintf_r+0x5c>
 800dc30:	4629      	mov	r1, r5
 800dc32:	4630      	mov	r0, r6
 800dc34:	f000 f938 	bl	800dea8 <__swsetup_r>
 800dc38:	b170      	cbz	r0, 800dc58 <_vfiprintf_r+0x5c>
 800dc3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc3c:	07dc      	lsls	r4, r3, #31
 800dc3e:	d504      	bpl.n	800dc4a <_vfiprintf_r+0x4e>
 800dc40:	f04f 30ff 	mov.w	r0, #4294967295
 800dc44:	b01d      	add	sp, #116	@ 0x74
 800dc46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc4a:	89ab      	ldrh	r3, [r5, #12]
 800dc4c:	0598      	lsls	r0, r3, #22
 800dc4e:	d4f7      	bmi.n	800dc40 <_vfiprintf_r+0x44>
 800dc50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc52:	f7fd fd77 	bl	800b744 <__retarget_lock_release_recursive>
 800dc56:	e7f3      	b.n	800dc40 <_vfiprintf_r+0x44>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc5c:	2320      	movs	r3, #32
 800dc5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc62:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc66:	2330      	movs	r3, #48	@ 0x30
 800dc68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800de18 <_vfiprintf_r+0x21c>
 800dc6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc70:	f04f 0901 	mov.w	r9, #1
 800dc74:	4623      	mov	r3, r4
 800dc76:	469a      	mov	sl, r3
 800dc78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc7c:	b10a      	cbz	r2, 800dc82 <_vfiprintf_r+0x86>
 800dc7e:	2a25      	cmp	r2, #37	@ 0x25
 800dc80:	d1f9      	bne.n	800dc76 <_vfiprintf_r+0x7a>
 800dc82:	ebba 0b04 	subs.w	fp, sl, r4
 800dc86:	d00b      	beq.n	800dca0 <_vfiprintf_r+0xa4>
 800dc88:	465b      	mov	r3, fp
 800dc8a:	4622      	mov	r2, r4
 800dc8c:	4629      	mov	r1, r5
 800dc8e:	4630      	mov	r0, r6
 800dc90:	f7ff ffa2 	bl	800dbd8 <__sfputs_r>
 800dc94:	3001      	adds	r0, #1
 800dc96:	f000 80a7 	beq.w	800dde8 <_vfiprintf_r+0x1ec>
 800dc9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc9c:	445a      	add	r2, fp
 800dc9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800dca0:	f89a 3000 	ldrb.w	r3, [sl]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	f000 809f 	beq.w	800dde8 <_vfiprintf_r+0x1ec>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	f04f 32ff 	mov.w	r2, #4294967295
 800dcb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcb4:	f10a 0a01 	add.w	sl, sl, #1
 800dcb8:	9304      	str	r3, [sp, #16]
 800dcba:	9307      	str	r3, [sp, #28]
 800dcbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dcc0:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcc2:	4654      	mov	r4, sl
 800dcc4:	2205      	movs	r2, #5
 800dcc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcca:	4853      	ldr	r0, [pc, #332]	@ (800de18 <_vfiprintf_r+0x21c>)
 800dccc:	f7f2 fa80 	bl	80001d0 <memchr>
 800dcd0:	9a04      	ldr	r2, [sp, #16]
 800dcd2:	b9d8      	cbnz	r0, 800dd0c <_vfiprintf_r+0x110>
 800dcd4:	06d1      	lsls	r1, r2, #27
 800dcd6:	bf44      	itt	mi
 800dcd8:	2320      	movmi	r3, #32
 800dcda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcde:	0713      	lsls	r3, r2, #28
 800dce0:	bf44      	itt	mi
 800dce2:	232b      	movmi	r3, #43	@ 0x2b
 800dce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dce8:	f89a 3000 	ldrb.w	r3, [sl]
 800dcec:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcee:	d015      	beq.n	800dd1c <_vfiprintf_r+0x120>
 800dcf0:	9a07      	ldr	r2, [sp, #28]
 800dcf2:	4654      	mov	r4, sl
 800dcf4:	2000      	movs	r0, #0
 800dcf6:	f04f 0c0a 	mov.w	ip, #10
 800dcfa:	4621      	mov	r1, r4
 800dcfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd00:	3b30      	subs	r3, #48	@ 0x30
 800dd02:	2b09      	cmp	r3, #9
 800dd04:	d94b      	bls.n	800dd9e <_vfiprintf_r+0x1a2>
 800dd06:	b1b0      	cbz	r0, 800dd36 <_vfiprintf_r+0x13a>
 800dd08:	9207      	str	r2, [sp, #28]
 800dd0a:	e014      	b.n	800dd36 <_vfiprintf_r+0x13a>
 800dd0c:	eba0 0308 	sub.w	r3, r0, r8
 800dd10:	fa09 f303 	lsl.w	r3, r9, r3
 800dd14:	4313      	orrs	r3, r2
 800dd16:	9304      	str	r3, [sp, #16]
 800dd18:	46a2      	mov	sl, r4
 800dd1a:	e7d2      	b.n	800dcc2 <_vfiprintf_r+0xc6>
 800dd1c:	9b03      	ldr	r3, [sp, #12]
 800dd1e:	1d19      	adds	r1, r3, #4
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	9103      	str	r1, [sp, #12]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	bfbb      	ittet	lt
 800dd28:	425b      	neglt	r3, r3
 800dd2a:	f042 0202 	orrlt.w	r2, r2, #2
 800dd2e:	9307      	strge	r3, [sp, #28]
 800dd30:	9307      	strlt	r3, [sp, #28]
 800dd32:	bfb8      	it	lt
 800dd34:	9204      	strlt	r2, [sp, #16]
 800dd36:	7823      	ldrb	r3, [r4, #0]
 800dd38:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd3a:	d10a      	bne.n	800dd52 <_vfiprintf_r+0x156>
 800dd3c:	7863      	ldrb	r3, [r4, #1]
 800dd3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd40:	d132      	bne.n	800dda8 <_vfiprintf_r+0x1ac>
 800dd42:	9b03      	ldr	r3, [sp, #12]
 800dd44:	1d1a      	adds	r2, r3, #4
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	9203      	str	r2, [sp, #12]
 800dd4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd4e:	3402      	adds	r4, #2
 800dd50:	9305      	str	r3, [sp, #20]
 800dd52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800de28 <_vfiprintf_r+0x22c>
 800dd56:	7821      	ldrb	r1, [r4, #0]
 800dd58:	2203      	movs	r2, #3
 800dd5a:	4650      	mov	r0, sl
 800dd5c:	f7f2 fa38 	bl	80001d0 <memchr>
 800dd60:	b138      	cbz	r0, 800dd72 <_vfiprintf_r+0x176>
 800dd62:	9b04      	ldr	r3, [sp, #16]
 800dd64:	eba0 000a 	sub.w	r0, r0, sl
 800dd68:	2240      	movs	r2, #64	@ 0x40
 800dd6a:	4082      	lsls	r2, r0
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	3401      	adds	r4, #1
 800dd70:	9304      	str	r3, [sp, #16]
 800dd72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd76:	4829      	ldr	r0, [pc, #164]	@ (800de1c <_vfiprintf_r+0x220>)
 800dd78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd7c:	2206      	movs	r2, #6
 800dd7e:	f7f2 fa27 	bl	80001d0 <memchr>
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d03f      	beq.n	800de06 <_vfiprintf_r+0x20a>
 800dd86:	4b26      	ldr	r3, [pc, #152]	@ (800de20 <_vfiprintf_r+0x224>)
 800dd88:	bb1b      	cbnz	r3, 800ddd2 <_vfiprintf_r+0x1d6>
 800dd8a:	9b03      	ldr	r3, [sp, #12]
 800dd8c:	3307      	adds	r3, #7
 800dd8e:	f023 0307 	bic.w	r3, r3, #7
 800dd92:	3308      	adds	r3, #8
 800dd94:	9303      	str	r3, [sp, #12]
 800dd96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd98:	443b      	add	r3, r7
 800dd9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd9c:	e76a      	b.n	800dc74 <_vfiprintf_r+0x78>
 800dd9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800dda2:	460c      	mov	r4, r1
 800dda4:	2001      	movs	r0, #1
 800dda6:	e7a8      	b.n	800dcfa <_vfiprintf_r+0xfe>
 800dda8:	2300      	movs	r3, #0
 800ddaa:	3401      	adds	r4, #1
 800ddac:	9305      	str	r3, [sp, #20]
 800ddae:	4619      	mov	r1, r3
 800ddb0:	f04f 0c0a 	mov.w	ip, #10
 800ddb4:	4620      	mov	r0, r4
 800ddb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddba:	3a30      	subs	r2, #48	@ 0x30
 800ddbc:	2a09      	cmp	r2, #9
 800ddbe:	d903      	bls.n	800ddc8 <_vfiprintf_r+0x1cc>
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d0c6      	beq.n	800dd52 <_vfiprintf_r+0x156>
 800ddc4:	9105      	str	r1, [sp, #20]
 800ddc6:	e7c4      	b.n	800dd52 <_vfiprintf_r+0x156>
 800ddc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddcc:	4604      	mov	r4, r0
 800ddce:	2301      	movs	r3, #1
 800ddd0:	e7f0      	b.n	800ddb4 <_vfiprintf_r+0x1b8>
 800ddd2:	ab03      	add	r3, sp, #12
 800ddd4:	9300      	str	r3, [sp, #0]
 800ddd6:	462a      	mov	r2, r5
 800ddd8:	4b12      	ldr	r3, [pc, #72]	@ (800de24 <_vfiprintf_r+0x228>)
 800ddda:	a904      	add	r1, sp, #16
 800dddc:	4630      	mov	r0, r6
 800ddde:	f7fc fc1f 	bl	800a620 <_printf_float>
 800dde2:	4607      	mov	r7, r0
 800dde4:	1c78      	adds	r0, r7, #1
 800dde6:	d1d6      	bne.n	800dd96 <_vfiprintf_r+0x19a>
 800dde8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddea:	07d9      	lsls	r1, r3, #31
 800ddec:	d405      	bmi.n	800ddfa <_vfiprintf_r+0x1fe>
 800ddee:	89ab      	ldrh	r3, [r5, #12]
 800ddf0:	059a      	lsls	r2, r3, #22
 800ddf2:	d402      	bmi.n	800ddfa <_vfiprintf_r+0x1fe>
 800ddf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddf6:	f7fd fca5 	bl	800b744 <__retarget_lock_release_recursive>
 800ddfa:	89ab      	ldrh	r3, [r5, #12]
 800ddfc:	065b      	lsls	r3, r3, #25
 800ddfe:	f53f af1f 	bmi.w	800dc40 <_vfiprintf_r+0x44>
 800de02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de04:	e71e      	b.n	800dc44 <_vfiprintf_r+0x48>
 800de06:	ab03      	add	r3, sp, #12
 800de08:	9300      	str	r3, [sp, #0]
 800de0a:	462a      	mov	r2, r5
 800de0c:	4b05      	ldr	r3, [pc, #20]	@ (800de24 <_vfiprintf_r+0x228>)
 800de0e:	a904      	add	r1, sp, #16
 800de10:	4630      	mov	r0, r6
 800de12:	f7fc fe9d 	bl	800ab50 <_printf_i>
 800de16:	e7e4      	b.n	800dde2 <_vfiprintf_r+0x1e6>
 800de18:	08013011 	.word	0x08013011
 800de1c:	0801301b 	.word	0x0801301b
 800de20:	0800a621 	.word	0x0800a621
 800de24:	0800dbd9 	.word	0x0800dbd9
 800de28:	08013017 	.word	0x08013017

0800de2c <__swbuf_r>:
 800de2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de2e:	460e      	mov	r6, r1
 800de30:	4614      	mov	r4, r2
 800de32:	4605      	mov	r5, r0
 800de34:	b118      	cbz	r0, 800de3e <__swbuf_r+0x12>
 800de36:	6a03      	ldr	r3, [r0, #32]
 800de38:	b90b      	cbnz	r3, 800de3e <__swbuf_r+0x12>
 800de3a:	f7fd fa41 	bl	800b2c0 <__sinit>
 800de3e:	69a3      	ldr	r3, [r4, #24]
 800de40:	60a3      	str	r3, [r4, #8]
 800de42:	89a3      	ldrh	r3, [r4, #12]
 800de44:	071a      	lsls	r2, r3, #28
 800de46:	d501      	bpl.n	800de4c <__swbuf_r+0x20>
 800de48:	6923      	ldr	r3, [r4, #16]
 800de4a:	b943      	cbnz	r3, 800de5e <__swbuf_r+0x32>
 800de4c:	4621      	mov	r1, r4
 800de4e:	4628      	mov	r0, r5
 800de50:	f000 f82a 	bl	800dea8 <__swsetup_r>
 800de54:	b118      	cbz	r0, 800de5e <__swbuf_r+0x32>
 800de56:	f04f 37ff 	mov.w	r7, #4294967295
 800de5a:	4638      	mov	r0, r7
 800de5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de5e:	6823      	ldr	r3, [r4, #0]
 800de60:	6922      	ldr	r2, [r4, #16]
 800de62:	1a98      	subs	r0, r3, r2
 800de64:	6963      	ldr	r3, [r4, #20]
 800de66:	b2f6      	uxtb	r6, r6
 800de68:	4283      	cmp	r3, r0
 800de6a:	4637      	mov	r7, r6
 800de6c:	dc05      	bgt.n	800de7a <__swbuf_r+0x4e>
 800de6e:	4621      	mov	r1, r4
 800de70:	4628      	mov	r0, r5
 800de72:	f7ff fdc7 	bl	800da04 <_fflush_r>
 800de76:	2800      	cmp	r0, #0
 800de78:	d1ed      	bne.n	800de56 <__swbuf_r+0x2a>
 800de7a:	68a3      	ldr	r3, [r4, #8]
 800de7c:	3b01      	subs	r3, #1
 800de7e:	60a3      	str	r3, [r4, #8]
 800de80:	6823      	ldr	r3, [r4, #0]
 800de82:	1c5a      	adds	r2, r3, #1
 800de84:	6022      	str	r2, [r4, #0]
 800de86:	701e      	strb	r6, [r3, #0]
 800de88:	6962      	ldr	r2, [r4, #20]
 800de8a:	1c43      	adds	r3, r0, #1
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d004      	beq.n	800de9a <__swbuf_r+0x6e>
 800de90:	89a3      	ldrh	r3, [r4, #12]
 800de92:	07db      	lsls	r3, r3, #31
 800de94:	d5e1      	bpl.n	800de5a <__swbuf_r+0x2e>
 800de96:	2e0a      	cmp	r6, #10
 800de98:	d1df      	bne.n	800de5a <__swbuf_r+0x2e>
 800de9a:	4621      	mov	r1, r4
 800de9c:	4628      	mov	r0, r5
 800de9e:	f7ff fdb1 	bl	800da04 <_fflush_r>
 800dea2:	2800      	cmp	r0, #0
 800dea4:	d0d9      	beq.n	800de5a <__swbuf_r+0x2e>
 800dea6:	e7d6      	b.n	800de56 <__swbuf_r+0x2a>

0800dea8 <__swsetup_r>:
 800dea8:	b538      	push	{r3, r4, r5, lr}
 800deaa:	4b29      	ldr	r3, [pc, #164]	@ (800df50 <__swsetup_r+0xa8>)
 800deac:	4605      	mov	r5, r0
 800deae:	6818      	ldr	r0, [r3, #0]
 800deb0:	460c      	mov	r4, r1
 800deb2:	b118      	cbz	r0, 800debc <__swsetup_r+0x14>
 800deb4:	6a03      	ldr	r3, [r0, #32]
 800deb6:	b90b      	cbnz	r3, 800debc <__swsetup_r+0x14>
 800deb8:	f7fd fa02 	bl	800b2c0 <__sinit>
 800debc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dec0:	0719      	lsls	r1, r3, #28
 800dec2:	d422      	bmi.n	800df0a <__swsetup_r+0x62>
 800dec4:	06da      	lsls	r2, r3, #27
 800dec6:	d407      	bmi.n	800ded8 <__swsetup_r+0x30>
 800dec8:	2209      	movs	r2, #9
 800deca:	602a      	str	r2, [r5, #0]
 800decc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ded0:	81a3      	strh	r3, [r4, #12]
 800ded2:	f04f 30ff 	mov.w	r0, #4294967295
 800ded6:	e033      	b.n	800df40 <__swsetup_r+0x98>
 800ded8:	0758      	lsls	r0, r3, #29
 800deda:	d512      	bpl.n	800df02 <__swsetup_r+0x5a>
 800dedc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dede:	b141      	cbz	r1, 800def2 <__swsetup_r+0x4a>
 800dee0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dee4:	4299      	cmp	r1, r3
 800dee6:	d002      	beq.n	800deee <__swsetup_r+0x46>
 800dee8:	4628      	mov	r0, r5
 800deea:	f7fe faad 	bl	800c448 <_free_r>
 800deee:	2300      	movs	r3, #0
 800def0:	6363      	str	r3, [r4, #52]	@ 0x34
 800def2:	89a3      	ldrh	r3, [r4, #12]
 800def4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800def8:	81a3      	strh	r3, [r4, #12]
 800defa:	2300      	movs	r3, #0
 800defc:	6063      	str	r3, [r4, #4]
 800defe:	6923      	ldr	r3, [r4, #16]
 800df00:	6023      	str	r3, [r4, #0]
 800df02:	89a3      	ldrh	r3, [r4, #12]
 800df04:	f043 0308 	orr.w	r3, r3, #8
 800df08:	81a3      	strh	r3, [r4, #12]
 800df0a:	6923      	ldr	r3, [r4, #16]
 800df0c:	b94b      	cbnz	r3, 800df22 <__swsetup_r+0x7a>
 800df0e:	89a3      	ldrh	r3, [r4, #12]
 800df10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800df14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df18:	d003      	beq.n	800df22 <__swsetup_r+0x7a>
 800df1a:	4621      	mov	r1, r4
 800df1c:	4628      	mov	r0, r5
 800df1e:	f000 f883 	bl	800e028 <__smakebuf_r>
 800df22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df26:	f013 0201 	ands.w	r2, r3, #1
 800df2a:	d00a      	beq.n	800df42 <__swsetup_r+0x9a>
 800df2c:	2200      	movs	r2, #0
 800df2e:	60a2      	str	r2, [r4, #8]
 800df30:	6962      	ldr	r2, [r4, #20]
 800df32:	4252      	negs	r2, r2
 800df34:	61a2      	str	r2, [r4, #24]
 800df36:	6922      	ldr	r2, [r4, #16]
 800df38:	b942      	cbnz	r2, 800df4c <__swsetup_r+0xa4>
 800df3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800df3e:	d1c5      	bne.n	800decc <__swsetup_r+0x24>
 800df40:	bd38      	pop	{r3, r4, r5, pc}
 800df42:	0799      	lsls	r1, r3, #30
 800df44:	bf58      	it	pl
 800df46:	6962      	ldrpl	r2, [r4, #20]
 800df48:	60a2      	str	r2, [r4, #8]
 800df4a:	e7f4      	b.n	800df36 <__swsetup_r+0x8e>
 800df4c:	2000      	movs	r0, #0
 800df4e:	e7f7      	b.n	800df40 <__swsetup_r+0x98>
 800df50:	2000019c 	.word	0x2000019c

0800df54 <_raise_r>:
 800df54:	291f      	cmp	r1, #31
 800df56:	b538      	push	{r3, r4, r5, lr}
 800df58:	4605      	mov	r5, r0
 800df5a:	460c      	mov	r4, r1
 800df5c:	d904      	bls.n	800df68 <_raise_r+0x14>
 800df5e:	2316      	movs	r3, #22
 800df60:	6003      	str	r3, [r0, #0]
 800df62:	f04f 30ff 	mov.w	r0, #4294967295
 800df66:	bd38      	pop	{r3, r4, r5, pc}
 800df68:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df6a:	b112      	cbz	r2, 800df72 <_raise_r+0x1e>
 800df6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df70:	b94b      	cbnz	r3, 800df86 <_raise_r+0x32>
 800df72:	4628      	mov	r0, r5
 800df74:	f000 f830 	bl	800dfd8 <_getpid_r>
 800df78:	4622      	mov	r2, r4
 800df7a:	4601      	mov	r1, r0
 800df7c:	4628      	mov	r0, r5
 800df7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df82:	f000 b817 	b.w	800dfb4 <_kill_r>
 800df86:	2b01      	cmp	r3, #1
 800df88:	d00a      	beq.n	800dfa0 <_raise_r+0x4c>
 800df8a:	1c59      	adds	r1, r3, #1
 800df8c:	d103      	bne.n	800df96 <_raise_r+0x42>
 800df8e:	2316      	movs	r3, #22
 800df90:	6003      	str	r3, [r0, #0]
 800df92:	2001      	movs	r0, #1
 800df94:	e7e7      	b.n	800df66 <_raise_r+0x12>
 800df96:	2100      	movs	r1, #0
 800df98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800df9c:	4620      	mov	r0, r4
 800df9e:	4798      	blx	r3
 800dfa0:	2000      	movs	r0, #0
 800dfa2:	e7e0      	b.n	800df66 <_raise_r+0x12>

0800dfa4 <raise>:
 800dfa4:	4b02      	ldr	r3, [pc, #8]	@ (800dfb0 <raise+0xc>)
 800dfa6:	4601      	mov	r1, r0
 800dfa8:	6818      	ldr	r0, [r3, #0]
 800dfaa:	f7ff bfd3 	b.w	800df54 <_raise_r>
 800dfae:	bf00      	nop
 800dfb0:	2000019c 	.word	0x2000019c

0800dfb4 <_kill_r>:
 800dfb4:	b538      	push	{r3, r4, r5, lr}
 800dfb6:	4d07      	ldr	r5, [pc, #28]	@ (800dfd4 <_kill_r+0x20>)
 800dfb8:	2300      	movs	r3, #0
 800dfba:	4604      	mov	r4, r0
 800dfbc:	4608      	mov	r0, r1
 800dfbe:	4611      	mov	r1, r2
 800dfc0:	602b      	str	r3, [r5, #0]
 800dfc2:	f7f5 f8c5 	bl	8003150 <_kill>
 800dfc6:	1c43      	adds	r3, r0, #1
 800dfc8:	d102      	bne.n	800dfd0 <_kill_r+0x1c>
 800dfca:	682b      	ldr	r3, [r5, #0]
 800dfcc:	b103      	cbz	r3, 800dfd0 <_kill_r+0x1c>
 800dfce:	6023      	str	r3, [r4, #0]
 800dfd0:	bd38      	pop	{r3, r4, r5, pc}
 800dfd2:	bf00      	nop
 800dfd4:	200052a4 	.word	0x200052a4

0800dfd8 <_getpid_r>:
 800dfd8:	f7f5 b8b2 	b.w	8003140 <_getpid>

0800dfdc <__swhatbuf_r>:
 800dfdc:	b570      	push	{r4, r5, r6, lr}
 800dfde:	460c      	mov	r4, r1
 800dfe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfe4:	2900      	cmp	r1, #0
 800dfe6:	b096      	sub	sp, #88	@ 0x58
 800dfe8:	4615      	mov	r5, r2
 800dfea:	461e      	mov	r6, r3
 800dfec:	da0d      	bge.n	800e00a <__swhatbuf_r+0x2e>
 800dfee:	89a3      	ldrh	r3, [r4, #12]
 800dff0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dff4:	f04f 0100 	mov.w	r1, #0
 800dff8:	bf14      	ite	ne
 800dffa:	2340      	movne	r3, #64	@ 0x40
 800dffc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e000:	2000      	movs	r0, #0
 800e002:	6031      	str	r1, [r6, #0]
 800e004:	602b      	str	r3, [r5, #0]
 800e006:	b016      	add	sp, #88	@ 0x58
 800e008:	bd70      	pop	{r4, r5, r6, pc}
 800e00a:	466a      	mov	r2, sp
 800e00c:	f000 f848 	bl	800e0a0 <_fstat_r>
 800e010:	2800      	cmp	r0, #0
 800e012:	dbec      	blt.n	800dfee <__swhatbuf_r+0x12>
 800e014:	9901      	ldr	r1, [sp, #4]
 800e016:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e01a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e01e:	4259      	negs	r1, r3
 800e020:	4159      	adcs	r1, r3
 800e022:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e026:	e7eb      	b.n	800e000 <__swhatbuf_r+0x24>

0800e028 <__smakebuf_r>:
 800e028:	898b      	ldrh	r3, [r1, #12]
 800e02a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e02c:	079d      	lsls	r5, r3, #30
 800e02e:	4606      	mov	r6, r0
 800e030:	460c      	mov	r4, r1
 800e032:	d507      	bpl.n	800e044 <__smakebuf_r+0x1c>
 800e034:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e038:	6023      	str	r3, [r4, #0]
 800e03a:	6123      	str	r3, [r4, #16]
 800e03c:	2301      	movs	r3, #1
 800e03e:	6163      	str	r3, [r4, #20]
 800e040:	b003      	add	sp, #12
 800e042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e044:	ab01      	add	r3, sp, #4
 800e046:	466a      	mov	r2, sp
 800e048:	f7ff ffc8 	bl	800dfdc <__swhatbuf_r>
 800e04c:	9f00      	ldr	r7, [sp, #0]
 800e04e:	4605      	mov	r5, r0
 800e050:	4639      	mov	r1, r7
 800e052:	4630      	mov	r0, r6
 800e054:	f7fe fda6 	bl	800cba4 <_malloc_r>
 800e058:	b948      	cbnz	r0, 800e06e <__smakebuf_r+0x46>
 800e05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e05e:	059a      	lsls	r2, r3, #22
 800e060:	d4ee      	bmi.n	800e040 <__smakebuf_r+0x18>
 800e062:	f023 0303 	bic.w	r3, r3, #3
 800e066:	f043 0302 	orr.w	r3, r3, #2
 800e06a:	81a3      	strh	r3, [r4, #12]
 800e06c:	e7e2      	b.n	800e034 <__smakebuf_r+0xc>
 800e06e:	89a3      	ldrh	r3, [r4, #12]
 800e070:	6020      	str	r0, [r4, #0]
 800e072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e076:	81a3      	strh	r3, [r4, #12]
 800e078:	9b01      	ldr	r3, [sp, #4]
 800e07a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e07e:	b15b      	cbz	r3, 800e098 <__smakebuf_r+0x70>
 800e080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e084:	4630      	mov	r0, r6
 800e086:	f000 f81d 	bl	800e0c4 <_isatty_r>
 800e08a:	b128      	cbz	r0, 800e098 <__smakebuf_r+0x70>
 800e08c:	89a3      	ldrh	r3, [r4, #12]
 800e08e:	f023 0303 	bic.w	r3, r3, #3
 800e092:	f043 0301 	orr.w	r3, r3, #1
 800e096:	81a3      	strh	r3, [r4, #12]
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	431d      	orrs	r5, r3
 800e09c:	81a5      	strh	r5, [r4, #12]
 800e09e:	e7cf      	b.n	800e040 <__smakebuf_r+0x18>

0800e0a0 <_fstat_r>:
 800e0a0:	b538      	push	{r3, r4, r5, lr}
 800e0a2:	4d07      	ldr	r5, [pc, #28]	@ (800e0c0 <_fstat_r+0x20>)
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	4604      	mov	r4, r0
 800e0a8:	4608      	mov	r0, r1
 800e0aa:	4611      	mov	r1, r2
 800e0ac:	602b      	str	r3, [r5, #0]
 800e0ae:	f7f5 f8af 	bl	8003210 <_fstat>
 800e0b2:	1c43      	adds	r3, r0, #1
 800e0b4:	d102      	bne.n	800e0bc <_fstat_r+0x1c>
 800e0b6:	682b      	ldr	r3, [r5, #0]
 800e0b8:	b103      	cbz	r3, 800e0bc <_fstat_r+0x1c>
 800e0ba:	6023      	str	r3, [r4, #0]
 800e0bc:	bd38      	pop	{r3, r4, r5, pc}
 800e0be:	bf00      	nop
 800e0c0:	200052a4 	.word	0x200052a4

0800e0c4 <_isatty_r>:
 800e0c4:	b538      	push	{r3, r4, r5, lr}
 800e0c6:	4d06      	ldr	r5, [pc, #24]	@ (800e0e0 <_isatty_r+0x1c>)
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	4604      	mov	r4, r0
 800e0cc:	4608      	mov	r0, r1
 800e0ce:	602b      	str	r3, [r5, #0]
 800e0d0:	f7f5 f8ae 	bl	8003230 <_isatty>
 800e0d4:	1c43      	adds	r3, r0, #1
 800e0d6:	d102      	bne.n	800e0de <_isatty_r+0x1a>
 800e0d8:	682b      	ldr	r3, [r5, #0]
 800e0da:	b103      	cbz	r3, 800e0de <_isatty_r+0x1a>
 800e0dc:	6023      	str	r3, [r4, #0]
 800e0de:	bd38      	pop	{r3, r4, r5, pc}
 800e0e0:	200052a4 	.word	0x200052a4

0800e0e4 <_init>:
 800e0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0e6:	bf00      	nop
 800e0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ea:	bc08      	pop	{r3}
 800e0ec:	469e      	mov	lr, r3
 800e0ee:	4770      	bx	lr

0800e0f0 <_fini>:
 800e0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0f2:	bf00      	nop
 800e0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0f6:	bc08      	pop	{r3}
 800e0f8:	469e      	mov	lr, r3
 800e0fa:	4770      	bx	lr
