<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='578' type='void llvm::CodeGenRegBank::inferSubClassWithSubReg(llvm::CodeGenRegisterClass * RC)'/>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2158' ll='2199' type='void llvm::CodeGenRegBank::inferSubClassWithSubReg(llvm::CodeGenRegisterClass * RC)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2291' u='c' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2152'>//
// Synthesize missing sub-classes for getSubClassWithSubReg().
//
// Make sure that the set of registers in RC with a given SubIdx sub-register
// form a register class.  Update RC-&gt;SubClassWithSubReg.
//</doc>
