{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 15:48:12 2011 " "Info: Processing started: Mon Jun 06 15:48:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sst\[0\] " "Warning: Node \"controller:inst8\|sst\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sst\[1\] " "Warning: Node \"controller:inst8\|sst\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_func\[0\] " "Warning: Node \"controller:inst8\|alu_func\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_func\[1\] " "Warning: Node \"controller:inst8\|alu_func\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_func\[2\] " "Warning: Node \"controller:inst8\|alu_func\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[7\] " "Warning: Node \"controller:inst8\|offset\[7\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|wr " "Warning: Node \"controller:inst8\|wr\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|rec\[0\] " "Warning: Node \"controller:inst8\|rec\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|rec\[1\] " "Warning: Node \"controller:inst8\|rec\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_in_sel\[1\] " "Warning: Node \"controller:inst8\|alu_in_sel\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_in_sel\[2\] " "Warning: Node \"controller:inst8\|alu_in_sel\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_in_sel\[0\] " "Warning: Node \"controller:inst8\|alu_in_sel\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[0\] " "Warning: Node \"controller:inst8\|sour_reg\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[1\] " "Warning: Node \"controller:inst8\|sour_reg\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[2\] " "Warning: Node \"controller:inst8\|sour_reg\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[3\] " "Warning: Node \"controller:inst8\|sour_reg\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[2\] " "Warning: Node \"controller:inst8\|dest_reg\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[0\] " "Warning: Node \"controller:inst8\|dest_reg\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[3\] " "Warning: Node \"controller:inst8\|dest_reg\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[1\] " "Warning: Node \"controller:inst8\|dest_reg\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[0\] " "Warning: Node \"controller:inst8\|offset\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_out_sel\[1\] " "Warning: Node \"controller:inst8\|alu_out_sel\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|alu_out_sel\[0\] " "Warning: Node \"controller:inst8\|alu_out_sel\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sci\[0\] " "Warning: Node \"controller:inst8\|sci\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|sci\[1\] " "Warning: Node \"controller:inst8\|sci\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[1\] " "Warning: Node \"controller:inst8\|offset\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[2\] " "Warning: Node \"controller:inst8\|offset\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[3\] " "Warning: Node \"controller:inst8\|offset\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[6\] " "Warning: Node \"controller:inst8\|offset\[6\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[4\] " "Warning: Node \"controller:inst8\|offset\[4\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "controller:inst8\|offset\[5\] " "Warning: Node \"controller:inst8\|offset\[5\]\" is a latch" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_out_sel\[0\] " "Info: Node \"controller:inst8\|alu_out_sel\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_out_sel\[1\] " "Info: Node \"controller:inst8\|alu_out_sel\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|wr " "Info: Node \"controller:inst8\|wr\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|rec\[1\] " "Info: Node \"controller:inst8\|rec\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|rec\[0\] " "Info: Node \"controller:inst8\|rec\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_func\[2\] " "Info: Node \"controller:inst8\|alu_func\[2\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_func\[1\] " "Info: Node \"controller:inst8\|alu_func\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_func\[0\] " "Info: Node \"controller:inst8\|alu_func\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[0\] " "Info: Node \"controller:inst8\|offset\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[1\] " "Info: Node \"controller:inst8\|offset\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[2\] " "Info: Node \"controller:inst8\|offset\[2\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[3\] " "Info: Node \"controller:inst8\|offset\[3\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[4\] " "Info: Node \"controller:inst8\|offset\[4\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[5\] " "Info: Node \"controller:inst8\|offset\[5\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[6\] " "Info: Node \"controller:inst8\|offset\[6\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sour_reg\[1\] " "Info: Node \"controller:inst8\|sour_reg\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sour_reg\[2\] " "Info: Node \"controller:inst8\|sour_reg\[2\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sour_reg\[3\] " "Info: Node \"controller:inst8\|sour_reg\[3\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sour_reg\[0\] " "Info: Node \"controller:inst8\|sour_reg\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|offset\[7\] " "Info: Node \"controller:inst8\|offset\[7\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sci\[1\] " "Info: Node \"controller:inst8\|sci\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sci\[0\] " "Info: Node \"controller:inst8\|sci\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|dest_reg\[1\] " "Info: Node \"controller:inst8\|dest_reg\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|dest_reg\[0\] " "Info: Node \"controller:inst8\|dest_reg\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|dest_reg\[2\] " "Info: Node \"controller:inst8\|dest_reg\[2\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|dest_reg\[3\] " "Info: Node \"controller:inst8\|dest_reg\[3\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_in_sel\[0\] " "Info: Node \"controller:inst8\|alu_in_sel\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_in_sel\[1\] " "Info: Node \"controller:inst8\|alu_in_sel\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|alu_in_sel\[2\] " "Info: Node \"controller:inst8\|alu_in_sel\[2\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sst\[1\] " "Info: Node \"controller:inst8\|sst\[1\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "controller:inst8\|sst\[0\] " "Info: Node \"controller:inst8\|sst\[0\]\"" {  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst7\|q\[11\] register reg:inst17\|q\[12\] 25.96 MHz 38.517 ns Internal " "Info: Clock \"clk\" has Internal fmax of 25.96 MHz between source register \"ir:inst7\|q\[11\]\" and destination register \"reg:inst17\|q\[12\]\" (period= 38.517 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.248 ns + Longest register register " "Info: + Longest register to register delay is 38.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[11\] 1 REG LCFF_X22_Y12_N27 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 28; REG Node = 'ir:inst7\|q\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { ir:inst7|q[11] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.537 ns) 2.509 ns controller:inst8\|Mux~38240 2 COMB LCCOMB_X22_Y12_N14 1 " "Info: 2: + IC(1.972 ns) + CELL(0.537 ns) = 2.509 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38240'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.509 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 3.503 ns controller:inst8\|Mux~38241 3 COMB LCCOMB_X22_Y12_N10 1 " "Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 3.503 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38241'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.994 ns" { controller:inst8|Mux~38240 controller:inst8|Mux~38241 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 4.071 ns controller:inst8\|Mux~38242 4 COMB LCCOMB_X22_Y12_N18 1 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 4.071 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38242'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.568 ns" { controller:inst8|Mux~38241 controller:inst8|Mux~38242 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 4.653 ns controller:inst8\|Mux~38243 5 COMB LCCOMB_X22_Y12_N12 3 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 4.653 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 3; COMB Node = 'controller:inst8\|Mux~38243'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.582 ns" { controller:inst8|Mux~38242 controller:inst8|Mux~38243 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.206 ns) 5.895 ns controller:inst8\|Mux~38300 6 COMB LCCOMB_X22_Y12_N8 1 " "Info: 6: + IC(1.036 ns) + CELL(0.206 ns) = 5.895 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38300'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.242 ns" { controller:inst8|Mux~38243 controller:inst8|Mux~38300 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(0.000 ns) 8.286 ns controller:inst8\|Mux~38300clkctrl 7 COMB CLKCTRL_G2 42 " "Info: 7: + IC(2.391 ns) + CELL(0.000 ns) = 8.286 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'controller:inst8\|Mux~38300clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.391 ns" { controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.779 ns) 10.065 ns controller:inst8\|sour_reg\[0\] 8 COMB LOOP LCCOMB_X25_Y18_N0 61 " "Info: 8: + IC(0.000 ns) + CELL(1.779 ns) = 10.065 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 61; COMB LOOP Node = 'controller:inst8\|sour_reg\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst8\|sour_reg\[0\] LCCOMB_X25_Y18_N0 " "Info: Loc. = LCCOMB_X25_Y18_N0; Node \"controller:inst8\|sour_reg\[0\]\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|sour_reg[0] } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|sour_reg[0] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.779 ns" { controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.315 ns) + CELL(0.650 ns) 15.030 ns bus_mux:inst28\|alu_sr\[12\]~1439 9 COMB LCCOMB_X27_Y14_N4 1 " "Info: 9: + IC(4.315 ns) + CELL(0.650 ns) = 15.030 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1439'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "4.965 ns" { controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.651 ns) 17.083 ns bus_mux:inst28\|alu_sr\[12\]~1440 10 COMB LCCOMB_X27_Y15_N12 1 " "Info: 10: + IC(1.402 ns) + CELL(0.651 ns) = 17.083 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1440'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.053 ns" { bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.366 ns) 18.904 ns bus_mux:inst28\|alu_sr\[12\]~1443 11 COMB LCCOMB_X25_Y16_N10 1 " "Info: 11: + IC(1.455 ns) + CELL(0.366 ns) = 18.904 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1443'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.821 ns" { bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 19.946 ns bus_mux:inst28\|alu_sr\[12\]~1446 12 COMB LCCOMB_X25_Y16_N30 1 " "Info: 12: + IC(0.391 ns) + CELL(0.651 ns) = 19.946 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1446'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.042 ns" { bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.349 ns) + CELL(0.624 ns) 23.919 ns bus_mux:inst28\|alu_sr\[12\]~1447 13 COMB LCCOMB_X21_Y17_N14 6 " "Info: 13: + IC(3.349 ns) + CELL(0.624 ns) = 23.919 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 6; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1447'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "3.973 ns" { bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.623 ns) 27.142 ns alu:inst\|add~3713 14 COMB LCCOMB_X21_Y17_N0 2 " "Info: 14: + IC(2.600 ns) + CELL(0.623 ns) = 27.142 ns; Loc. = LCCOMB_X21_Y17_N0; Fanout = 2; COMB Node = 'alu:inst\|add~3713'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "3.223 ns" { bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.647 ns) 28.491 ns alu:inst\|add~3778 15 COMB LCCOMB_X22_Y17_N10 1 " "Info: 15: + IC(0.702 ns) + CELL(0.647 ns) = 28.491 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 1; COMB Node = 'alu:inst\|add~3778'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.349 ns" { alu:inst|add~3713 alu:inst|add~3778 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.651 ns) 29.534 ns alu:inst\|alu_out\[12\]~5376 16 COMB LCCOMB_X22_Y17_N26 1 " "Info: 16: + IC(0.392 ns) + CELL(0.651 ns) = 29.534 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[12\]~5376'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.043 ns" { alu:inst|add~3778 alu:inst|alu_out[12]~5376 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 30.092 ns alu:inst\|alu_out\[12\]~5377 17 COMB LCCOMB_X22_Y17_N20 1 " "Info: 17: + IC(0.352 ns) + CELL(0.206 ns) = 30.092 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[12\]~5377'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.558 ns" { alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.651 ns) 31.133 ns ar:inst9\|q\[12\]~52 18 COMB LCCOMB_X22_Y17_N18 21 " "Info: 18: + IC(0.390 ns) + CELL(0.651 ns) = 31.133 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 21; COMB Node = 'ar:inst9\|q\[12\]~52'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.041 ns" { alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 } "NODE_NAME" } "" } } { "ar.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.655 ns) + CELL(0.460 ns) 38.248 ns reg:inst17\|q\[12\] 19 REG LCFF_X26_Y15_N23 3 " "Info: 19: + IC(6.655 ns) + CELL(0.460 ns) = 38.248 ns; Loc. = LCFF_X26_Y15_N23; Fanout = 3; REG Node = 'reg:inst17\|q\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.115 ns" { ar:inst9|q[12]~52 reg:inst17|q[12] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.738 ns ( 25.46 % ) " "Info: Total cell delay = 9.738 ns ( 25.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "28.510 ns ( 74.54 % ) " "Info: Total interconnect delay = 28.510 ns ( 74.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "38.248 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg:inst17|q[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "38.248 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg:inst17|q[12] } { 0.000ns 1.972ns 0.370ns 0.362ns 0.376ns 1.036ns 2.391ns 0.000ns 4.315ns 1.402ns 1.455ns 0.391ns 3.349ns 2.600ns 0.702ns 0.392ns 0.352ns 0.390ns 6.655ns } { 0.000ns 0.537ns 0.624ns 0.206ns 0.206ns 0.206ns 0.000ns 1.779ns 0.650ns 0.651ns 0.366ns 0.651ns 0.624ns 0.623ns 0.647ns 0.651ns 0.206ns 0.651ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.878 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 328 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.666 ns) 2.878 ns reg:inst17\|q\[12\] 3 REG LCFF_X26_Y15_N23 3 " "Info: 3: + IC(1.053 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X26_Y15_N23; Fanout = 3; REG Node = 'reg:inst17\|q\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.719 ns" { clk~clkctrl reg:inst17|q[12] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.58 % ) " "Info: Total cell delay = 1.686 ns ( 58.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.192 ns ( 41.42 % ) " "Info: Total interconnect delay = 1.192 ns ( 41.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.878 ns" { clk clk~clkctrl reg:inst17|q[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.878 ns" { clk clk~combout clk~clkctrl reg:inst17|q[12] } { 0.000ns 0.000ns 0.139ns 1.053ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.883 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 328 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 2.883 ns ir:inst7\|q\[11\] 3 REG LCFF_X22_Y12_N27 28 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 28; REG Node = 'ir:inst7\|q\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.724 ns" { clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.48 % ) " "Info: Total cell delay = 1.686 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 41.52 % ) " "Info: Total interconnect delay = 1.197 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[11] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.878 ns" { clk clk~clkctrl reg:inst17|q[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.878 ns" { clk clk~combout clk~clkctrl reg:inst17|q[12] } { 0.000ns 0.000ns 0.139ns 1.053ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[11] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "38.248 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg:inst17|q[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "38.248 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg:inst17|q[12] } { 0.000ns 1.972ns 0.370ns 0.362ns 0.376ns 1.036ns 2.391ns 0.000ns 4.315ns 1.402ns 1.455ns 0.391ns 3.349ns 2.600ns 0.702ns 0.392ns 0.352ns 0.390ns 6.655ns } { 0.000ns 0.537ns 0.624ns 0.206ns 0.206ns 0.206ns 0.000ns 1.779ns 0.650ns 0.651ns 0.366ns 0.651ns 0.624ns 0.623ns 0.647ns 0.651ns 0.206ns 0.651ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.878 ns" { clk clk~clkctrl reg:inst17|q[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.878 ns" { clk clk~combout clk~clkctrl reg:inst17|q[12] } { 0.000ns 0.000ns 0.139ns 1.053ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[11] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "flag_reg:inst2\|flag_z data_bus\[4\] clk 19.712 ns register " "Info: tsu for register \"flag_reg:inst2\|flag_z\" (data pin = \"data_bus\[4\]\", clock pin = \"clk\") is 19.712 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.629 ns + Longest pin register " "Info: + Longest pin to register delay is 22.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[4\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'data_bus\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[4] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns data_bus~11 2 COMB IOC_X3_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X3_Y27_N1; Fanout = 2; COMB Node = 'data_bus~11'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.914 ns" { data_bus[4] data_bus~11 } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.944 ns) + CELL(0.651 ns) 8.509 ns alu:inst\|add~3739 3 COMB LCCOMB_X21_Y16_N6 10 " "Info: 3: + IC(6.944 ns) + CELL(0.651 ns) = 8.509 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 10; COMB Node = 'alu:inst\|add~3739'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.595 ns" { data_bus~11 alu:inst|add~3739 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(0.621 ns) 11.475 ns alu:inst\|add~3763 4 COMB LCCOMB_X22_Y18_N26 2 " "Info: 4: + IC(2.345 ns) + CELL(0.621 ns) = 11.475 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 2; COMB Node = 'alu:inst\|add~3763'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.966 ns" { alu:inst|add~3739 alu:inst|add~3763 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.561 ns alu:inst\|add~3765 5 COMB LCCOMB_X22_Y18_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.561 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 2; COMB Node = 'alu:inst\|add~3765'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3763 alu:inst|add~3765 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 11.736 ns alu:inst\|add~3767 6 COMB LCCOMB_X22_Y18_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.175 ns) = 11.736 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 2; COMB Node = 'alu:inst\|add~3767'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.175 ns" { alu:inst|add~3765 alu:inst|add~3767 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.822 ns alu:inst\|add~3769 7 COMB LCCOMB_X22_Y17_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 11.822 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 2; COMB Node = 'alu:inst\|add~3769'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3767 alu:inst|add~3769 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.908 ns alu:inst\|add~3771 8 COMB LCCOMB_X22_Y17_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 11.908 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 2; COMB Node = 'alu:inst\|add~3771'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3769 alu:inst|add~3771 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.994 ns alu:inst\|add~3773 9 COMB LCCOMB_X22_Y17_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 11.994 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'alu:inst\|add~3773'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3771 alu:inst|add~3773 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.500 ns alu:inst\|add~3774 10 COMB LCCOMB_X22_Y17_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 12.500 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'alu:inst\|add~3774'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.506 ns" { alu:inst|add~3773 alu:inst|add~3774 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 13.544 ns alu:inst\|alu_out\[10\]~5382 11 COMB LCCOMB_X22_Y17_N28 1 " "Info: 11: + IC(0.393 ns) + CELL(0.651 ns) = 13.544 ns; Loc. = LCCOMB_X22_Y17_N28; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[10\]~5382'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.044 ns" { alu:inst|add~3774 alu:inst|alu_out[10]~5382 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.370 ns) 14.964 ns alu:inst\|alu_out\[10\]~5383 12 COMB LCCOMB_X24_Y17_N22 1 " "Info: 12: + IC(1.050 ns) + CELL(0.370 ns) = 14.964 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[10\]~5383'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.420 ns" { alu:inst|alu_out[10]~5382 alu:inst|alu_out[10]~5383 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.206 ns) 17.477 ns ar:inst9\|q\[10\]~54 13 COMB LCCOMB_X21_Y14_N26 21 " "Info: 13: + IC(2.307 ns) + CELL(0.206 ns) = 17.477 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 21; COMB Node = 'ar:inst9\|q\[10\]~54'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.513 ns" { alu:inst|alu_out[10]~5383 ar:inst9|q[10]~54 } "NODE_NAME" } "" } } { "ar.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.520 ns) + CELL(0.534 ns) 21.531 ns rtl~108 14 COMB LCCOMB_X20_Y17_N10 1 " "Info: 14: + IC(3.520 ns) + CELL(0.534 ns) = 21.531 ns; Loc. = LCCOMB_X20_Y17_N10; Fanout = 1; COMB Node = 'rtl~108'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "4.054 ns" { ar:inst9|q[10]~54 rtl~108 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.604 ns) 22.521 ns rtl~0 15 COMB LCCOMB_X20_Y17_N22 1 " "Info: 15: + IC(0.386 ns) + CELL(0.604 ns) = 22.521 ns; Loc. = LCCOMB_X20_Y17_N22; Fanout = 1; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.990 ns" { rtl~108 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.629 ns flag_reg:inst2\|flag_z 16 REG LCFF_X20_Y17_N23 3 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 22.629 ns; Loc. = LCFF_X20_Y17_N23; Fanout = 3; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.108 ns" { rtl~0 flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "flag_reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.684 ns ( 25.12 % ) " "Info: Total cell delay = 5.684 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.945 ns ( 74.88 % ) " "Info: Total interconnect delay = 16.945 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "22.629 ns" { data_bus[4] data_bus~11 alu:inst|add~3739 alu:inst|add~3763 alu:inst|add~3765 alu:inst|add~3767 alu:inst|add~3769 alu:inst|add~3771 alu:inst|add~3773 alu:inst|add~3774 alu:inst|alu_out[10]~5382 alu:inst|alu_out[10]~5383 ar:inst9|q[10]~54 rtl~108 rtl~0 flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "22.629 ns" { data_bus[4] data_bus~11 alu:inst|add~3739 alu:inst|add~3763 alu:inst|add~3765 alu:inst|add~3767 alu:inst|add~3769 alu:inst|add~3771 alu:inst|add~3773 alu:inst|add~3774 alu:inst|alu_out[10]~5382 alu:inst|alu_out[10]~5383 ar:inst9|q[10]~54 rtl~108 rtl~0 flag_reg:inst2|flag_z } { 0.000ns 0.000ns 6.944ns 2.345ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.393ns 1.050ns 2.307ns 3.520ns 0.386ns 0.000ns } { 0.000ns 0.914ns 0.651ns 0.621ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.370ns 0.206ns 0.534ns 0.604ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "flag_reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.877 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 328 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.666 ns) 2.877 ns flag_reg:inst2\|flag_z 3 REG LCFF_X20_Y17_N23 3 " "Info: 3: + IC(1.052 ns) + CELL(0.666 ns) = 2.877 ns; Loc. = LCFF_X20_Y17_N23; Fanout = 3; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.718 ns" { clk~clkctrl flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "flag_reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.60 % ) " "Info: Total cell delay = 1.686 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.40 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.877 ns" { clk clk~clkctrl flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.877 ns" { clk clk~combout clk~clkctrl flag_reg:inst2|flag_z } { 0.000ns 0.000ns 0.139ns 1.052ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "22.629 ns" { data_bus[4] data_bus~11 alu:inst|add~3739 alu:inst|add~3763 alu:inst|add~3765 alu:inst|add~3767 alu:inst|add~3769 alu:inst|add~3771 alu:inst|add~3773 alu:inst|add~3774 alu:inst|alu_out[10]~5382 alu:inst|alu_out[10]~5383 ar:inst9|q[10]~54 rtl~108 rtl~0 flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "22.629 ns" { data_bus[4] data_bus~11 alu:inst|add~3739 alu:inst|add~3763 alu:inst|add~3765 alu:inst|add~3767 alu:inst|add~3769 alu:inst|add~3771 alu:inst|add~3773 alu:inst|add~3774 alu:inst|alu_out[10]~5382 alu:inst|alu_out[10]~5383 ar:inst9|q[10]~54 rtl~108 rtl~0 flag_reg:inst2|flag_z } { 0.000ns 0.000ns 6.944ns 2.345ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.393ns 1.050ns 2.307ns 3.520ns 0.386ns 0.000ns } { 0.000ns 0.914ns 0.651ns 0.621ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.370ns 0.206ns 0.534ns 0.604ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.877 ns" { clk clk~clkctrl flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.877 ns" { clk clk~combout clk~clkctrl flag_reg:inst2|flag_z } { 0.000ns 0.000ns 0.139ns 1.052ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk reg_data\[12\] ir:inst7\|q\[11\] 52.651 ns register " "Info: tco from clock \"clk\" to destination pin \"reg_data\[12\]\" through register \"ir:inst7\|q\[11\]\" is 52.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.883 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 328 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 2.883 ns ir:inst7\|q\[11\] 3 REG LCFF_X22_Y12_N27 28 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 28; REG Node = 'ir:inst7\|q\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.724 ns" { clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.48 % ) " "Info: Total cell delay = 1.686 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 41.52 % ) " "Info: Total interconnect delay = 1.197 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[11] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "49.464 ns + Longest register pin " "Info: + Longest register to pin delay is 49.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[11\] 1 REG LCFF_X22_Y12_N27 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 28; REG Node = 'ir:inst7\|q\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { ir:inst7|q[11] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.537 ns) 2.509 ns controller:inst8\|Mux~38240 2 COMB LCCOMB_X22_Y12_N14 1 " "Info: 2: + IC(1.972 ns) + CELL(0.537 ns) = 2.509 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38240'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.509 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 3.503 ns controller:inst8\|Mux~38241 3 COMB LCCOMB_X22_Y12_N10 1 " "Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 3.503 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38241'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.994 ns" { controller:inst8|Mux~38240 controller:inst8|Mux~38241 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 4.071 ns controller:inst8\|Mux~38242 4 COMB LCCOMB_X22_Y12_N18 1 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 4.071 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38242'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.568 ns" { controller:inst8|Mux~38241 controller:inst8|Mux~38242 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 4.653 ns controller:inst8\|Mux~38243 5 COMB LCCOMB_X22_Y12_N12 3 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 4.653 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 3; COMB Node = 'controller:inst8\|Mux~38243'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.582 ns" { controller:inst8|Mux~38242 controller:inst8|Mux~38243 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.206 ns) 5.895 ns controller:inst8\|Mux~38300 6 COMB LCCOMB_X22_Y12_N8 1 " "Info: 6: + IC(1.036 ns) + CELL(0.206 ns) = 5.895 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38300'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.242 ns" { controller:inst8|Mux~38243 controller:inst8|Mux~38300 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(0.000 ns) 8.286 ns controller:inst8\|Mux~38300clkctrl 7 COMB CLKCTRL_G2 42 " "Info: 7: + IC(2.391 ns) + CELL(0.000 ns) = 8.286 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'controller:inst8\|Mux~38300clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.391 ns" { controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.779 ns) 10.065 ns controller:inst8\|sour_reg\[0\] 8 COMB LOOP LCCOMB_X25_Y18_N0 61 " "Info: 8: + IC(0.000 ns) + CELL(1.779 ns) = 10.065 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 61; COMB LOOP Node = 'controller:inst8\|sour_reg\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst8\|sour_reg\[0\] LCCOMB_X25_Y18_N0 " "Info: Loc. = LCCOMB_X25_Y18_N0; Node \"controller:inst8\|sour_reg\[0\]\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|sour_reg[0] } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|sour_reg[0] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.779 ns" { controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.315 ns) + CELL(0.650 ns) 15.030 ns bus_mux:inst28\|alu_sr\[12\]~1439 9 COMB LCCOMB_X27_Y14_N4 1 " "Info: 9: + IC(4.315 ns) + CELL(0.650 ns) = 15.030 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1439'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "4.965 ns" { controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.651 ns) 17.083 ns bus_mux:inst28\|alu_sr\[12\]~1440 10 COMB LCCOMB_X27_Y15_N12 1 " "Info: 10: + IC(1.402 ns) + CELL(0.651 ns) = 17.083 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1440'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.053 ns" { bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.366 ns) 18.904 ns bus_mux:inst28\|alu_sr\[12\]~1443 11 COMB LCCOMB_X25_Y16_N10 1 " "Info: 11: + IC(1.455 ns) + CELL(0.366 ns) = 18.904 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1443'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.821 ns" { bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 19.946 ns bus_mux:inst28\|alu_sr\[12\]~1446 12 COMB LCCOMB_X25_Y16_N30 1 " "Info: 12: + IC(0.391 ns) + CELL(0.651 ns) = 19.946 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1446'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.042 ns" { bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.349 ns) + CELL(0.624 ns) 23.919 ns bus_mux:inst28\|alu_sr\[12\]~1447 13 COMB LCCOMB_X21_Y17_N14 6 " "Info: 13: + IC(3.349 ns) + CELL(0.624 ns) = 23.919 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 6; COMB Node = 'bus_mux:inst28\|alu_sr\[12\]~1447'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "3.973 ns" { bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.623 ns) 27.142 ns alu:inst\|add~3713 14 COMB LCCOMB_X21_Y17_N0 2 " "Info: 14: + IC(2.600 ns) + CELL(0.623 ns) = 27.142 ns; Loc. = LCCOMB_X21_Y17_N0; Fanout = 2; COMB Node = 'alu:inst\|add~3713'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "3.223 ns" { bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.647 ns) 28.491 ns alu:inst\|add~3778 15 COMB LCCOMB_X22_Y17_N10 1 " "Info: 15: + IC(0.702 ns) + CELL(0.647 ns) = 28.491 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 1; COMB Node = 'alu:inst\|add~3778'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.349 ns" { alu:inst|add~3713 alu:inst|add~3778 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.651 ns) 29.534 ns alu:inst\|alu_out\[12\]~5376 16 COMB LCCOMB_X22_Y17_N26 1 " "Info: 16: + IC(0.392 ns) + CELL(0.651 ns) = 29.534 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[12\]~5376'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.043 ns" { alu:inst|add~3778 alu:inst|alu_out[12]~5376 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 30.092 ns alu:inst\|alu_out\[12\]~5377 17 COMB LCCOMB_X22_Y17_N20 1 " "Info: 17: + IC(0.352 ns) + CELL(0.206 ns) = 30.092 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[12\]~5377'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.558 ns" { alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.651 ns) 31.133 ns ar:inst9\|q\[12\]~52 18 COMB LCCOMB_X22_Y17_N18 21 " "Info: 18: + IC(0.390 ns) + CELL(0.651 ns) = 31.133 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 21; COMB Node = 'ar:inst9\|q\[12\]~52'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.041 ns" { alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 } "NODE_NAME" } "" } } { "ar.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.292 ns) + CELL(0.651 ns) 38.076 ns reg_out:inst33\|reg_data\[12\]~3128 19 COMB LCCOMB_X26_Y15_N2 1 " "Info: 19: + IC(6.292 ns) + CELL(0.651 ns) = 38.076 ns; Loc. = LCCOMB_X26_Y15_N2; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[12\]~3128'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "6.943 ns" { ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.623 ns) 41.682 ns reg_out:inst33\|reg_data\[12\]~3129 20 COMB LCCOMB_X21_Y13_N10 1 " "Info: 20: + IC(2.983 ns) + CELL(0.623 ns) = 41.682 ns; Loc. = LCCOMB_X21_Y13_N10; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[12\]~3129'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "3.606 ns" { reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 42.248 ns reg_out:inst33\|reg_data\[12\]~3140 21 COMB LCCOMB_X21_Y13_N30 1 " "Info: 21: + IC(0.360 ns) + CELL(0.206 ns) = 42.248 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[12\]~3140'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.566 ns" { reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.010 ns) + CELL(3.206 ns) 49.464 ns reg_data\[12\] 22 PIN PIN_65 0 " "Info: 22: + IC(4.010 ns) + CELL(3.206 ns) = 49.464 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'reg_data\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.216 ns" { reg_out:inst33|reg_data[12]~3140 reg_data[12] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 840 1384 1560 856 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.964 ns ( 28.23 % ) " "Info: Total cell delay = 13.964 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "35.500 ns ( 71.77 % ) " "Info: Total interconnect delay = 35.500 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "49.464 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 reg_data[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "49.464 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 reg_data[12] } { 0.000ns 1.972ns 0.370ns 0.362ns 0.376ns 1.036ns 2.391ns 0.000ns 4.315ns 1.402ns 1.455ns 0.391ns 3.349ns 2.600ns 0.702ns 0.392ns 0.352ns 0.390ns 6.292ns 2.983ns 0.360ns 4.010ns } { 0.000ns 0.537ns 0.624ns 0.206ns 0.206ns 0.206ns 0.000ns 1.779ns 0.650ns 0.651ns 0.366ns 0.651ns 0.624ns 0.623ns 0.647ns 0.651ns 0.206ns 0.651ns 0.651ns 0.623ns 0.206ns 3.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[11] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "49.464 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 reg_data[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "49.464 ns" { ir:inst7|q[11] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|sour_reg[0] bus_mux:inst28|alu_sr[12]~1439 bus_mux:inst28|alu_sr[12]~1440 bus_mux:inst28|alu_sr[12]~1443 bus_mux:inst28|alu_sr[12]~1446 bus_mux:inst28|alu_sr[12]~1447 alu:inst|add~3713 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 reg_data[12] } { 0.000ns 1.972ns 0.370ns 0.362ns 0.376ns 1.036ns 2.391ns 0.000ns 4.315ns 1.402ns 1.455ns 0.391ns 3.349ns 2.600ns 0.702ns 0.392ns 0.352ns 0.390ns 6.292ns 2.983ns 0.360ns 4.010ns } { 0.000ns 0.537ns 0.624ns 0.206ns 0.206ns 0.206ns 0.000ns 1.779ns 0.650ns 0.651ns 0.366ns 0.651ns 0.624ns 0.623ns 0.647ns 0.651ns 0.206ns 0.651ns 0.651ns 0.623ns 0.206ns 3.206ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_bus\[4\] reg_data\[12\] 33.645 ns Longest " "Info: Longest tpd from source pin \"data_bus\[4\]\" to destination pin \"reg_data\[12\]\" is 33.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[4\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'data_bus\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[4] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns data_bus~11 2 COMB IOC_X3_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X3_Y27_N1; Fanout = 2; COMB Node = 'data_bus~11'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.914 ns" { data_bus[4] data_bus~11 } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.944 ns) + CELL(0.651 ns) 8.509 ns alu:inst\|add~3739 3 COMB LCCOMB_X21_Y16_N6 10 " "Info: 3: + IC(6.944 ns) + CELL(0.651 ns) = 8.509 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 10; COMB Node = 'alu:inst\|add~3739'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.595 ns" { data_bus~11 alu:inst|add~3739 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(0.621 ns) 11.475 ns alu:inst\|add~3763 4 COMB LCCOMB_X22_Y18_N26 2 " "Info: 4: + IC(2.345 ns) + CELL(0.621 ns) = 11.475 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 2; COMB Node = 'alu:inst\|add~3763'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.966 ns" { alu:inst|add~3739 alu:inst|add~3763 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.561 ns alu:inst\|add~3765 5 COMB LCCOMB_X22_Y18_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.561 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 2; COMB Node = 'alu:inst\|add~3765'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3763 alu:inst|add~3765 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 11.736 ns alu:inst\|add~3767 6 COMB LCCOMB_X22_Y18_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.175 ns) = 11.736 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 2; COMB Node = 'alu:inst\|add~3767'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.175 ns" { alu:inst|add~3765 alu:inst|add~3767 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.822 ns alu:inst\|add~3769 7 COMB LCCOMB_X22_Y17_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 11.822 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 2; COMB Node = 'alu:inst\|add~3769'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3767 alu:inst|add~3769 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.908 ns alu:inst\|add~3771 8 COMB LCCOMB_X22_Y17_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 11.908 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 2; COMB Node = 'alu:inst\|add~3771'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3769 alu:inst|add~3771 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.994 ns alu:inst\|add~3773 9 COMB LCCOMB_X22_Y17_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 11.994 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'alu:inst\|add~3773'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3771 alu:inst|add~3773 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.080 ns alu:inst\|add~3775 10 COMB LCCOMB_X22_Y17_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 12.080 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 2; COMB Node = 'alu:inst\|add~3775'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3773 alu:inst|add~3775 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.166 ns alu:inst\|add~3777 11 COMB LCCOMB_X22_Y17_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.166 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 2; COMB Node = 'alu:inst\|add~3777'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.086 ns" { alu:inst|add~3775 alu:inst|add~3777 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.672 ns alu:inst\|add~3778 12 COMB LCCOMB_X22_Y17_N10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.672 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 1; COMB Node = 'alu:inst\|add~3778'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.506 ns" { alu:inst|add~3777 alu:inst|add~3778 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.651 ns) 13.715 ns alu:inst\|alu_out\[12\]~5376 13 COMB LCCOMB_X22_Y17_N26 1 " "Info: 13: + IC(0.392 ns) + CELL(0.651 ns) = 13.715 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[12\]~5376'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.043 ns" { alu:inst|add~3778 alu:inst|alu_out[12]~5376 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 14.273 ns alu:inst\|alu_out\[12\]~5377 14 COMB LCCOMB_X22_Y17_N20 1 " "Info: 14: + IC(0.352 ns) + CELL(0.206 ns) = 14.273 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[12\]~5377'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.558 ns" { alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.651 ns) 15.314 ns ar:inst9\|q\[12\]~52 15 COMB LCCOMB_X22_Y17_N18 21 " "Info: 15: + IC(0.390 ns) + CELL(0.651 ns) = 15.314 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 21; COMB Node = 'ar:inst9\|q\[12\]~52'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.041 ns" { alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 } "NODE_NAME" } "" } } { "ar.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.292 ns) + CELL(0.651 ns) 22.257 ns reg_out:inst33\|reg_data\[12\]~3128 16 COMB LCCOMB_X26_Y15_N2 1 " "Info: 16: + IC(6.292 ns) + CELL(0.651 ns) = 22.257 ns; Loc. = LCCOMB_X26_Y15_N2; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[12\]~3128'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "6.943 ns" { ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.623 ns) 25.863 ns reg_out:inst33\|reg_data\[12\]~3129 17 COMB LCCOMB_X21_Y13_N10 1 " "Info: 17: + IC(2.983 ns) + CELL(0.623 ns) = 25.863 ns; Loc. = LCCOMB_X21_Y13_N10; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[12\]~3129'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "3.606 ns" { reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 26.429 ns reg_out:inst33\|reg_data\[12\]~3140 18 COMB LCCOMB_X21_Y13_N30 1 " "Info: 18: + IC(0.360 ns) + CELL(0.206 ns) = 26.429 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[12\]~3140'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.566 ns" { reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.010 ns) + CELL(3.206 ns) 33.645 ns reg_data\[12\] 19 PIN PIN_65 0 " "Info: 19: + IC(4.010 ns) + CELL(3.206 ns) = 33.645 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'reg_data\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.216 ns" { reg_out:inst33|reg_data[12]~3140 reg_data[12] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 840 1384 1560 856 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.577 ns ( 28.46 % ) " "Info: Total cell delay = 9.577 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "24.068 ns ( 71.54 % ) " "Info: Total interconnect delay = 24.068 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "33.645 ns" { data_bus[4] data_bus~11 alu:inst|add~3739 alu:inst|add~3763 alu:inst|add~3765 alu:inst|add~3767 alu:inst|add~3769 alu:inst|add~3771 alu:inst|add~3773 alu:inst|add~3775 alu:inst|add~3777 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 reg_data[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "33.645 ns" { data_bus[4] data_bus~11 alu:inst|add~3739 alu:inst|add~3763 alu:inst|add~3765 alu:inst|add~3767 alu:inst|add~3769 alu:inst|add~3771 alu:inst|add~3773 alu:inst|add~3775 alu:inst|add~3777 alu:inst|add~3778 alu:inst|alu_out[12]~5376 alu:inst|alu_out[12]~5377 ar:inst9|q[12]~52 reg_out:inst33|reg_data[12]~3128 reg_out:inst33|reg_data[12]~3129 reg_out:inst33|reg_data[12]~3140 reg_data[12] } { 0.000ns 0.000ns 6.944ns 2.345ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.392ns 0.352ns 0.390ns 6.292ns 2.983ns 0.360ns 4.010ns } { 0.000ns 0.914ns 0.651ns 0.621ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.206ns 0.651ns 0.651ns 0.623ns 0.206ns 3.206ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ir:inst7\|q\[14\] data_bus\[14\] clk -4.652 ns register " "Info: th for register \"ir:inst7\|q\[14\]\" (data pin = \"data_bus\[14\]\", clock pin = \"clk\") is -4.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.883 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 328 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 2.883 ns ir:inst7\|q\[14\] 3 REG LCFF_X22_Y12_N25 29 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 29; REG Node = 'ir:inst7\|q\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.724 ns" { clk~clkctrl ir:inst7|q[14] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.48 % ) " "Info: Total cell delay = 1.686 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 41.52 % ) " "Info: Total interconnect delay = 1.197 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[14] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.841 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[14\] 1 PIN PIN_216 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_216; Fanout = 1; PIN Node = 'data_bus\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[14] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns data_bus~1 2 COMB IOC_X22_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X22_Y27_N1; Fanout = 2; COMB Node = 'data_bus~1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.914 ns" { data_bus[14] data_bus~1 } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.467 ns) + CELL(0.460 ns) 7.841 ns ir:inst7\|q\[14\] 3 REG LCFF_X22_Y12_N25 29 " "Info: 3: + IC(6.467 ns) + CELL(0.460 ns) = 7.841 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 29; REG Node = 'ir:inst7\|q\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "6.927 ns" { data_bus~1 ir:inst7|q[14] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 17.52 % ) " "Info: Total cell delay = 1.374 ns ( 17.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.467 ns ( 82.48 % ) " "Info: Total interconnect delay = 6.467 ns ( 82.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.841 ns" { data_bus[14] data_bus~1 ir:inst7|q[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.841 ns" { data_bus[14] data_bus~1 ir:inst7|q[14] } { 0.000ns 0.000ns 6.467ns } { 0.000ns 0.914ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.883 ns" { clk clk~clkctrl ir:inst7|q[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { clk clk~combout clk~clkctrl ir:inst7|q[14] } { 0.000ns 0.000ns 0.139ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.841 ns" { data_bus[14] data_bus~1 ir:inst7|q[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.841 ns" { data_bus[14] data_bus~1 ir:inst7|q[14] } { 0.000ns 0.000ns 6.467ns } { 0.000ns 0.914ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk reg3\[7\] reg:inst13\|q\[7\] 8.581 ns register " "Info: Minimum tco from clock \"clk\" to destination pin \"reg3\[7\]\" through register \"reg:inst13\|q\[7\]\" is 8.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.880 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to source register is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 328 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.666 ns) 2.880 ns reg:inst13\|q\[7\] 3 REG LCFF_X25_Y17_N21 4 " "Info: 3: + IC(1.055 ns) + CELL(0.666 ns) = 2.880 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 4; REG Node = 'reg:inst13\|q\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.721 ns" { clk~clkctrl reg:inst13|q[7] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.54 % ) " "Info: Total cell delay = 1.686 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.194 ns ( 41.46 % ) " "Info: Total interconnect delay = 1.194 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.880 ns" { clk clk~clkctrl reg:inst13|q[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.880 ns" { clk clk~combout clk~clkctrl reg:inst13|q[7] } { 0.000ns 0.000ns 0.139ns 1.055ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.397 ns + Shortest register pin " "Info: + Shortest register to pin delay is 5.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst13\|q\[7\] 1 REG LCFF_X25_Y17_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 4; REG Node = 'reg:inst13\|q\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { reg:inst13|q[7] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(2.966 ns) 5.397 ns reg3\[7\] 2 PIN PIN_167 0 " "Info: 2: + IC(2.431 ns) + CELL(2.966 ns) = 5.397 ns; Loc. = PIN_167; Fanout = 0; PIN Node = 'reg3\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "5.397 ns" { reg:inst13|q[7] reg3[7] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -248 56 232 -232 "reg3\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.966 ns ( 54.96 % ) " "Info: Total cell delay = 2.966 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.431 ns ( 45.04 % ) " "Info: Total interconnect delay = 2.431 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "5.397 ns" { reg:inst13|q[7] reg3[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.397 ns" { reg:inst13|q[7] reg3[7] } { 0.000ns 2.431ns } { 0.000ns 2.966ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.880 ns" { clk clk~clkctrl reg:inst13|q[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.880 ns" { clk clk~combout clk~clkctrl reg:inst13|q[7] } { 0.000ns 0.000ns 0.139ns 1.055ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "5.397 ns" { reg:inst13|q[7] reg3[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.397 ns" { reg:inst13|q[7] reg3[7] } { 0.000ns 2.431ns } { 0.000ns 2.966ns } } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_sel\[2\] reg_data\[4\] 15.080 ns Shortest " "Info: Shortest tpd from source pin \"reg_sel\[2\]\" to destination pin \"reg_data\[4\]\" is 15.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reg_sel\[2\] 1 PIN PIN_116 93 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_116; Fanout = 93; PIN Node = 'reg_sel\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { reg_sel[2] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1984 -160 -144 2163 "reg_sel\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.175 ns) + CELL(0.370 ns) 8.399 ns reg_out:inst33\|reg_data\[4\]~3276 2 COMB LCCOMB_X26_Y12_N26 1 " "Info: 2: + IC(7.175 ns) + CELL(0.370 ns) = 8.399 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[4\]~3276'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "7.545 ns" { reg_sel[2] reg_out:inst33|reg_data[4]~3276 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.971 ns reg_out:inst33\|reg_data\[4\]~3277 3 COMB LCCOMB_X26_Y12_N4 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 8.971 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 1; COMB Node = 'reg_out:inst33\|reg_data\[4\]~3277'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.572 ns" { reg_out:inst33|reg_data[4]~3276 reg_out:inst33|reg_data[4]~3277 } "NODE_NAME" } "" } } { "reg_out.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(3.206 ns) 15.080 ns reg_data\[4\] 4 PIN PIN_79 0 " "Info: 4: + IC(2.903 ns) + CELL(3.206 ns) = 15.080 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'reg_data\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "6.109 ns" { reg_out:inst33|reg_data[4]~3277 reg_data[4] } "NODE_NAME" } "" } } { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 840 1384 1560 856 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.636 ns ( 30.74 % ) " "Info: Total cell delay = 4.636 ns ( 30.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.444 ns ( 69.26 % ) " "Info: Total interconnect delay = 10.444 ns ( 69.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "15.080 ns" { reg_sel[2] reg_out:inst33|reg_data[4]~3276 reg_out:inst33|reg_data[4]~3277 reg_data[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "15.080 ns" { reg_sel[2] reg_sel[2]~combout reg_out:inst33|reg_data[4]~3276 reg_out:inst33|reg_data[4]~3277 reg_data[4] } { 0.000ns 0.000ns 7.175ns 0.366ns 2.903ns } { 0.000ns 0.854ns 0.370ns 0.206ns 3.206ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 15:48:16 2011 " "Info: Processing ended: Mon Jun 06 15:48:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
