  # About
  This project was done in collaboration with three colleagues. It was created using VHDL and the Quartus program.
  
  My part was PROBLIMA_2 but also did PROBLIMA_1

You can see our report [here](https://github.com/abki12c/AUEB-projects/blob/main/2nd%20semester/Digital%20Logic%20Design/Report.pdf)
