ENTITY regn IS
    PORT (
	d : in std_logic_vector (1 downto 0) ; 
	clk : in std_logic  ; 
	rin : in std_logic  ; 
	q : inout std_logic_vector (1 downto 0)
    ) ;
END regn ;
