<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pulsecontroller_impl1.ncd.
Design name: PulseController
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Mar 26 00:02:27 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 3.020000 MHz (0 errors)</A></LI>            3015 items scored, 0 timing errors detected.
Report:   99.860MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 3.020000 MHz ;
            3015 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 321.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i5  (to clk +)

   Delay:               9.747ns  (55.9% logic, 44.1% route), 3 logic levels.

 Constraint Details:

      9.747ns physical path delay efb/EFBInst_0 to SLICE_133 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.112ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     3.532    EFB.WBDATO2 to       R4C6C.D1 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C6C.D1 to       R4C6C.F1 SLICE_187
ROUTE         1     0.765       R4C6C.F1 to       R4C6A.A1 n2953
CTOF_DEL    ---     0.410       R4C6A.A1 to       R4C6A.F1 SLICE_133
ROUTE         1     0.000       R4C6A.F1 to      R4C6A.DI1 n2954 (to clk)
                  --------
                    9.747   (55.9% logic, 44.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C6A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i8  (to clk +)

   Delay:               9.265ns  (58.8% logic, 41.2% route), 3 logic levels.

 Constraint Details:

      9.265ns physical path delay efb/EFBInst_0 to SLICE_132 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.594ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     3.334    EFB.WBDATO2 to       R4C6C.C0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C6C.C0 to       R4C6C.F0 SLICE_187
ROUTE         1     0.481       R4C6C.F0 to       R4C7B.D0 n1749
CTOF_DEL    ---     0.410       R4C7B.D0 to       R4C7B.F0 SLICE_132
ROUTE         1     0.000       R4C7B.F0 to      R4C7B.DI0 n1750 (to clk)
                  --------
                    9.265   (58.8% logic, 41.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.775ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i9  (to clk +)

   Delay:               9.084ns  (60.0% logic, 40.0% route), 3 logic levels.

 Constraint Details:

      9.084ns physical path delay efb/EFBInst_0 to SLICE_131 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.775ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     2.869    EFB.WBDATO2 to       R4C7D.D0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C7D.D0 to       R4C7D.F0 SLICE_182
ROUTE         1     0.765       R4C7D.F0 to       R4C7A.A1 n6_adj_270
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_131
ROUTE         1     0.000       R4C7A.F1 to      R4C7A.DI1 n2842 (to clk)
                  --------
                    9.084   (60.0% logic, 40.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i7  (to clk +)

   Delay:               8.912ns  (61.2% logic, 38.8% route), 3 logic levels.

 Constraint Details:

      8.912ns physical path delay efb/EFBInst_0 to SLICE_132 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.947ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     2.869    EFB.WBDATO2 to       R4C7D.D1 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C7D.D1 to       R4C7D.F1 SLICE_182
ROUTE         1     0.593       R4C7D.F1 to       R4C7B.C1 n6_adj_273
CTOF_DEL    ---     0.410       R4C7B.C1 to       R4C7B.F1 SLICE_132
ROUTE         1     0.000       R4C7B.F1 to      R4C7B.DI1 n2838 (to clk)
                  --------
                    8.912   (61.2% logic, 38.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.485ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i6  (to clk +)

   Delay:               8.374ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      8.374ns physical path delay efb/EFBInst_0 to SLICE_133 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.485ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     3.334    EFB.WBDATO2 to       R4C6A.C0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C6A.C0 to       R4C6A.F0 SLICE_133
ROUTE         1     0.000       R4C6A.F0 to      R4C6A.DI0 n1746 (to clk)
                  --------
                    8.374   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C6A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.565ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i9  (to clk +)

   Delay:               8.294ns  (65.9% logic, 34.1% route), 3 logic levels.

 Constraint Details:

      8.294ns physical path delay efb/EFBInst_0 to SLICE_131 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.565ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.649     EFB.WBCLKI to    EFB.WBDATO4 efb/EFBInst_0 (from clk)
ROUTE         6     2.060    EFB.WBDATO4 to       R4C7D.A0 wb_dat_o_4
CTOF_DEL    ---     0.410       R4C7D.A0 to       R4C7D.F0 SLICE_182
ROUTE         1     0.765       R4C7D.F0 to       R4C7A.A1 n6_adj_270
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_131
ROUTE         1     0.000       R4C7A.F1 to      R4C7A.DI1 n2842 (to clk)
                  --------
                    8.294   (65.9% logic, 34.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i3  (to clk +)

   Delay:               8.274ns  (65.7% logic, 34.3% route), 3 logic levels.

 Constraint Details:

      8.274ns physical path delay efb/EFBInst_0 to SLICE_134 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.585ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.620     EFB.WBCLKI to    EFB.WBDATO6 efb/EFBInst_0 (from clk)
ROUTE         6     1.784    EFB.WBDATO6 to       R5C9D.B1 wb_dat_o_6
CTOF_DEL    ---     0.410       R5C9D.B1 to       R5C9D.F1 SLICE_125
ROUTE         1     1.050       R5C9D.F1 to       R4C7C.B1 n3
CTOF_DEL    ---     0.410       R4C7C.B1 to       R4C7C.F1 SLICE_134
ROUTE         1     0.000       R4C7C.F1 to      R4C7C.DI1 n2870 (to clk)
                  --------
                    8.274   (65.7% logic, 34.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7C.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i7  (to clk +)

   Delay:               8.122ns  (67.3% logic, 32.7% route), 3 logic levels.

 Constraint Details:

      8.122ns physical path delay efb/EFBInst_0 to SLICE_132 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.737ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.649     EFB.WBCLKI to    EFB.WBDATO4 efb/EFBInst_0 (from clk)
ROUTE         6     2.060    EFB.WBDATO4 to       R4C7D.A1 wb_dat_o_4
CTOF_DEL    ---     0.410       R4C7D.A1 to       R4C7D.F1 SLICE_182
ROUTE         1     0.593       R4C7D.F1 to       R4C7B.C1 n6_adj_273
CTOF_DEL    ---     0.410       R4C7B.C1 to       R4C7B.F1 SLICE_132
ROUTE         1     0.000       R4C7B.F1 to      R4C7B.DI1 n2838 (to clk)
                  --------
                    8.122   (67.3% logic, 32.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i10  (to clk +)

   Delay:               8.019ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      8.019ns physical path delay efb/EFBInst_0 to SLICE_131 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.840ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     2.979    EFB.WBDATO2 to       R4C7A.C0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C7A.C0 to       R4C7A.F0 SLICE_131
ROUTE         1     0.000       R4C7A.F0 to      R4C7A.DI0 n1754 (to clk)
                  --------
                    8.019   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C7A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i2  (from clk +)
   Destination:    FF         Data in        y1_pw_i7  (to clk +)

   Delay:               8.061ns  (30.0% logic, 70.0% route), 6 logic levels.

 Constraint Details:

      8.061ns physical path delay SLICE_186 to SLICE_160 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 322.932ns

 Physical Path Details:

      Data path SLICE_186 to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R3C8D.CLK to       R3C8D.Q0 SLICE_186 (from clk)
ROUTE         1     1.176       R3C8D.Q0 to       R5C8A.A0 a2_pw_2
CTOF_DEL    ---     0.410       R5C8A.A0 to       R5C8A.F0 SLICE_169
ROUTE         1     0.525       R5C8A.F0 to       R5C8A.A1 n2798
CTOF_DEL    ---     0.410       R5C8A.A1 to       R5C8A.F1 SLICE_169
ROUTE         1     1.238       R5C8A.F1 to      R4C12A.D1 n14_adj_267
CTOF_DEL    ---     0.410      R4C12A.D1 to      R4C12A.F1 SLICE_156
ROUTE         1     0.593      R4C12A.F1 to      R4C12D.C1 n5_adj_271
CTOF_DEL    ---     0.410      R4C12D.C1 to      R4C12D.F1 SLICE_163
ROUTE        28     2.111      R4C12D.F1 to       R8C8B.C1 o_select_indicator_c
CTOF_DEL    ---     0.410       R8C8B.C1 to       R8C8B.F1 SLICE_160
ROUTE         1     0.000       R8C8B.F1 to      R8C8B.DI1 y1_pw_12_N_91_7 (to clk)
                  --------
                    8.061   (30.0% logic, 70.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R3C8D.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R8C8B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

Report:   99.860MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 3.020000 MHz ;      |    3.020 MHz|   99.860 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: i2c1_sclo   Source: efb/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk   Source: internal_oscillator.OSC   Loads: 151
   Covered under: FREQUENCY NET "clk" 3.020000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3015 paths, 1 nets, and 1306 connections (98.49% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Mar 26 00:02:27 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 3.020000 MHz (0 errors)</A></LI>            3015 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 3.020000 MHz ;
            3015 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a4_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a4_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay a4_pulsein/SLICE_223 to a4_pulsein/SLICE_223 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path a4_pulsein/SLICE_223 to a4_pulsein/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R7C12D.CLK to      R7C12D.Q1 a4_pulsein/SLICE_223 (from clk)
ROUTE         1     0.149      R7C12D.Q1 to      R7C12D.M0 a4_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a4_pulsein/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R7C12D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a4_pulsein/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R7C12D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a3_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a3_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay a3_pulsein/SLICE_215 to a3_pulsein/SLICE_215 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path a3_pulsein/SLICE_215 to a3_pulsein/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C14A.CLK to      R3C14A.Q1 a3_pulsein/SLICE_215 (from clk)
ROUTE         1     0.149      R3C14A.Q1 to      R3C14A.M0 a3_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a3_pulsein/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R3C14A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a3_pulsein/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R3C14A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i4  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i4  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_118 to SLICE_232 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_118 to SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R3C9A.CLK to       R3C9A.Q0 SLICE_118 (from clk)
ROUTE         2     0.151       R3C9A.Q0 to       R3C9D.M1 i2c_pw0_4 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R3C9A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R3C9D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i7  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i7  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_119 to SLICE_233 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_119 to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R4C8B.CLK to       R4C8B.Q1 SLICE_119 (from clk)
ROUTE         2     0.151       R4C8B.Q1 to       R4C8C.M0 i2c_pw0_7 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R4C8B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R4C8C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i6  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i6  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_119 to SLICE_233 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_119 to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R4C8B.CLK to       R4C8B.Q0 SLICE_119 (from clk)
ROUTE         2     0.151       R4C8B.Q0 to       R4C8C.M1 i2c_pw0_6 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R4C8B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R4C8C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw1_i9  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i9  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_127 to SLICE_240 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_127 to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R5C8D.CLK to       R5C8D.Q1 SLICE_127 (from clk)
ROUTE         2     0.151       R5C8D.Q1 to       R5C8B.M0 i2c_pw1_9 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R5C8D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R5C8B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw1_i11  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i11  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_128 to SLICE_241 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R5C7C.CLK to       R5C7C.Q1 SLICE_128 (from clk)
ROUTE         2     0.151       R5C7C.Q1 to       R5C7A.M0 i2c_pw1_11 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R5C7C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R5C7A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw1_i10  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i10  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_128 to SLICE_241 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R5C7C.CLK to       R5C7C.Q0 SLICE_128 (from clk)
ROUTE         2     0.151       R5C7C.Q0 to       R5C7A.M1 i2c_pw1_10 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R5C7C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R5C7A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a1_pulsein/count_499__i12  (from clk +)
   Destination:    FF         Data in        a1_pulsein/pw_i0_i12  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay a1_pulsein/SLICE_32 to SLICE_176 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path a1_pulsein/SLICE_32 to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R7C9C.CLK to       R7C9C.Q1 a1_pulsein/SLICE_32 (from clk)
ROUTE         2     0.151       R7C9C.Q1 to       R7C9D.M0 a1_pulsein/count_12 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a1_pulsein/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C9C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C9D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a3_pulsein/count_501__i8  (from clk +)
   Destination:    FF         Data in        a3_pulsein/pw__i8  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay a3_pulsein/SLICE_17 to a3_pulsein/SLICE_89 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path a3_pulsein/SLICE_17 to a3_pulsein/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R8C13A.CLK to      R8C13A.Q1 a3_pulsein/SLICE_17 (from clk)
ROUTE         2     0.151      R8C13A.Q1 to      R8C13D.M1 a3_pulsein/count_8 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a3_pulsein/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R8C13A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a3_pulsein/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R8C13D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 3.020000 MHz ;      |     0.000 ns|     0.299 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: i2c1_sclo   Source: efb/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk   Source: internal_oscillator.OSC   Loads: 151
   Covered under: FREQUENCY NET "clk" 3.020000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3015 paths, 1 nets, and 1306 connections (98.49% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
