;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #812, @600
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	SPL 0, <403
	DJN -1, @-20
	DJN 30, 9
	DJN 30, 9
	DJN 30, 9
	DJN 30, 9
	JMP <-127, 100
	JMP <-127, 100
	JMP <-127, 100
	SUB @121, 103
	ADD #812, @600
	SPL 0, <403
	SPL 0, <403
	SPL <1, 6
	SUB 12, @12
	SUB -207, <-120
	SUB 12, @12
	SUB @121, 103
	ADD 30, 9
	ADD 30, 9
	ADD 11, 29
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 0, <403
	CMP -207, <-120
	ADD #812, @600
	ADD #812, @600
	SPL 0, <403
	SPL <1, #2
	SLT #812, @600
	SUB -207, <-120
	DJN -1, @-20
	SPL 0, <403
	SPL 0, <403
	SPL 0, <403
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <403
	CMP #812, @600
