description: |
  Implement a module with inputs: [1:0]sel, [7:0]i0, [7:0]i1, [7:0]i2 and output: [7:0]out_o that takes a 2-bit selector and multiplexes between three 8-bit inputs. The default output should be 0.
llm:
  model: fireworks_ai/accounts/fireworks/models/llama-v3p2-3b-instruct
generated_code:
- |-
  ```verilog
  module mux_8bit( sel, i0, i1, i2, out_o );
      input   [1:0] sel;
      input   [7:0] i0, i1, i2;
      output  [7:0] out_o;

      assign out_o = (sel == 2'b00) ? i0 : (sel == 2'b01) ? i1 : (sel == 2'b10 ? i2 : '0);
  endmodule
  ```
