;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/6/2014 05:56:33 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x09C90000  	2505
0x0008	0x09AD0000  	2477
0x000C	0x09AD0000  	2477
0x0010	0x09AD0000  	2477
0x0014	0x09AD0000  	2477
0x0018	0x09AD0000  	2477
0x001C	0x09AD0000  	2477
0x0020	0x09AD0000  	2477
0x0024	0x09AD0000  	2477
0x0028	0x09AD0000  	2477
0x002C	0x09AD0000  	2477
0x0030	0x09AD0000  	2477
0x0034	0x09AD0000  	2477
0x0038	0x09AD0000  	2477
0x003C	0x09AD0000  	2477
0x0040	0x09AD0000  	2477
0x0044	0x09AD0000  	2477
0x0048	0x09AD0000  	2477
0x004C	0x09AD0000  	2477
0x0050	0x09AD0000  	2477
0x0054	0x09AD0000  	2477
0x0058	0x09AD0000  	2477
0x005C	0x09AD0000  	2477
0x0060	0x09AD0000  	2477
0x0064	0x09AD0000  	2477
0x0068	0x09AD0000  	2477
0x006C	0x09AD0000  	2477
0x0070	0x09AD0000  	2477
0x0074	0x09AD0000  	2477
0x0078	0x09AD0000  	2477
0x007C	0x09AD0000  	2477
0x0080	0x09AD0000  	2477
0x0084	0x09AD0000  	2477
0x0088	0x09AD0000  	2477
0x008C	0x09AD0000  	2477
0x0090	0x09AD0000  	2477
0x0094	0x09AD0000  	2477
0x0098	0x09AD0000  	2477
0x009C	0x09AD0000  	2477
0x00A0	0x09AD0000  	2477
0x00A4	0x09AD0000  	2477
0x00A8	0x09AD0000  	2477
0x00AC	0x09AD0000  	2477
0x00B0	0x09AD0000  	2477
0x00B4	0x09AD0000  	2477
0x00B8	0x09AD0000  	2477
0x00BC	0x09AD0000  	2477
0x00C0	0x09AD0000  	2477
0x00C4	0x09AD0000  	2477
0x00C8	0x09AD0000  	2477
0x00CC	0x09AD0000  	2477
0x00D0	0x09AD0000  	2477
0x00D4	0x09AD0000  	2477
0x00D8	0x09AD0000  	2477
0x00DC	0x09AD0000  	2477
0x00E0	0x09AD0000  	2477
0x00E4	0x09AD0000  	2477
0x00E8	0x09AD0000  	2477
0x00EC	0x09AD0000  	2477
0x00F0	0x09AD0000  	2477
0x00F4	0x09AD0000  	2477
0x00F8	0x09AD0000  	2477
0x00FC	0x09AD0000  	2477
0x0100	0x09AD0000  	2477
0x0104	0x09AD0000  	2477
0x0108	0x09AD0000  	2477
0x010C	0x09AD0000  	2477
0x0110	0x09AD0000  	2477
0x0114	0x09AD0000  	2477
0x0118	0x09AD0000  	2477
0x011C	0x09AD0000  	2477
0x0120	0x09AD0000  	2477
0x0124	0x09AD0000  	2477
0x0128	0x09AD0000  	2477
0x012C	0x09AD0000  	2477
; end of ____SysVT
_main:
;USART1.c, 1 :: 		void main()
0x09C8	0xF000F828  BL	2588
0x09CC	0xF000F8DE  BL	2956
0x09D0	0xF7FFFFF0  BL	2484
;USART1.c, 3 :: 		unsigned char ch = 0;
;USART1.c, 5 :: 		UART1_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x09D4	0x4810    LDR	R0, [PC, #64]
0x09D6	0xB401    PUSH	(R0)
0x09D8	0xF2400300  MOVW	R3, #0
0x09DC	0xF2400200  MOVW	R2, #0
0x09E0	0xF2400100  MOVW	R1, #0
0x09E4	0xF2425080  MOVW	R0, #9600
0x09E8	0xF7FFFFCC  BL	_UART1_Init_Advanced+0
0x09EC	0xB001    ADD	SP, SP, #4
;USART1.c, 6 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x09EE	0xF24117A9  MOVW	R7, #4521
0x09F2	0xF2C00704  MOVT	R7, #4
0x09F6	0xBF00    NOP
0x09F8	0xBF00    NOP
L_main0:
0x09FA	0x1E7F    SUBS	R7, R7, #1
0x09FC	0xD1FD    BNE	L_main0
0x09FE	0xBF00    NOP
0x0A00	0xBF00    NOP
;USART1.c, 8 :: 		while (1)
L_main2:
;USART1.c, 10 :: 		if (UART1_Data_Ready())       // If data is received
0x0A02	0xF7FFFFB3  BL	_UART1_Data_Ready+0
0x0A06	0xB120    CBZ	R0, L_main4
;USART1.c, 12 :: 		ch = UART1_Read();     // read the received data
0x0A08	0xF7FFFFA4  BL	_UART1_Read+0
;USART1.c, 13 :: 		UART1_Write(ch);       // and send data via UART
0x0A0C	0xB2C0    UXTB	R0, R0
0x0A0E	0xF7FFFF93  BL	_UART1_Write+0
;USART1.c, 14 :: 		}
L_main4:
;USART1.c, 15 :: 		}
0x0A12	0xE7F6    B	L_main2
;USART1.c, 16 :: 		}
L_end_main:
L__main_end_loop:
0x0A14	0xE7FE    B	L__main_end_loop
0x0A16	0xBF00    NOP
0x0A18	0x0B0C0000  	__GPIO_MODULE_USART1_PA9_10+0
; end of _main
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0984	0xB081    SUB	SP, SP, #4
0x0986	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x098A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x098C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x098E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0990	0xB408    PUSH	(R3)
0x0992	0xB293    UXTH	R3, R2
0x0994	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0996	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0998	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x099A	0xF7FFFE59  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x099E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x09A0	0xF8DDE000  LDR	LR, [SP, #0]
0x09A4	0xB001    ADD	SP, SP, #4
0x09A6	0x4770    BX	LR
0x09A8	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0650	0xB08A    SUB	SP, SP, #40
0x0652	0xF8CDE000  STR	LR, [SP, #0]
0x0656	0x4683    MOV	R11, R0
0x0658	0xB298    UXTH	R0, R3
0x065A	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x065C	0xF8BD1028  LDRH	R1, [SP, #40]
; module start address is: 24 (R6)
0x0660	0x9E0B    LDR	R6, [SP, #44]
;__Lib_UART_123_45.c, 298 :: 		
0x0662	0xAC04    ADD	R4, SP, #16
0x0664	0xF8AD1004  STRH	R1, [SP, #4]
0x0668	0xF8AD0008  STRH	R0, [SP, #8]
0x066C	0x4620    MOV	R0, R4
0x066E	0xF7FFFF79  BL	_RCC_GetClocksFrequency+0
0x0672	0xF8BD0008  LDRH	R0, [SP, #8]
0x0676	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x067A	0x4C65    LDR	R4, [PC, #404]
0x067C	0x45A3    CMP	R11, R4
0x067E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0680	0x2501    MOVS	R5, #1
0x0682	0xB26D    SXTB	R5, R5
0x0684	0x4C63    LDR	R4, [PC, #396]
0x0686	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0688	0x4D63    LDR	R5, [PC, #396]
0x068A	0x4C64    LDR	R4, [PC, #400]
0x068C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x068E	0x4D64    LDR	R5, [PC, #400]
0x0690	0x4C64    LDR	R4, [PC, #400]
0x0692	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0694	0x4D64    LDR	R5, [PC, #400]
0x0696	0x4C65    LDR	R4, [PC, #404]
0x0698	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x069A	0x4D65    LDR	R5, [PC, #404]
0x069C	0x4C65    LDR	R4, [PC, #404]
0x069E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x06A0	0x9C07    LDR	R4, [SP, #28]
0x06A2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x06A4	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x06A6	0x4C64    LDR	R4, [PC, #400]
0x06A8	0x45A3    CMP	R11, R4
0x06AA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x06AC	0x2501    MOVS	R5, #1
0x06AE	0xB26D    SXTB	R5, R5
0x06B0	0x4C62    LDR	R4, [PC, #392]
0x06B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x06B4	0x4D62    LDR	R5, [PC, #392]
0x06B6	0x4C59    LDR	R4, [PC, #356]
0x06B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x06BA	0x4D62    LDR	R5, [PC, #392]
0x06BC	0x4C59    LDR	R4, [PC, #356]
0x06BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x06C0	0x4D61    LDR	R5, [PC, #388]
0x06C2	0x4C5A    LDR	R4, [PC, #360]
0x06C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x06C6	0x4D61    LDR	R5, [PC, #388]
0x06C8	0x4C5A    LDR	R4, [PC, #360]
0x06CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x06CC	0x9C06    LDR	R4, [SP, #24]
0x06CE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x06D0	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x06D2	0x4C5F    LDR	R4, [PC, #380]
0x06D4	0x45A3    CMP	R11, R4
0x06D6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x06D8	0x2501    MOVS	R5, #1
0x06DA	0xB26D    SXTB	R5, R5
0x06DC	0x4C5D    LDR	R4, [PC, #372]
0x06DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x06E0	0x4D5D    LDR	R5, [PC, #372]
0x06E2	0x4C4E    LDR	R4, [PC, #312]
0x06E4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x06E6	0x4D5D    LDR	R5, [PC, #372]
0x06E8	0x4C4E    LDR	R4, [PC, #312]
0x06EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x06EC	0x4D5C    LDR	R5, [PC, #368]
0x06EE	0x4C4F    LDR	R4, [PC, #316]
0x06F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x06F2	0x4D5C    LDR	R5, [PC, #368]
0x06F4	0x4C4F    LDR	R4, [PC, #316]
0x06F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x06F8	0x9C06    LDR	R4, [SP, #24]
0x06FA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x06FC	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x06FE	0x4C5A    LDR	R4, [PC, #360]
0x0700	0x45A3    CMP	R11, R4
0x0702	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0704	0x2501    MOVS	R5, #1
0x0706	0xB26D    SXTB	R5, R5
0x0708	0x4C58    LDR	R4, [PC, #352]
0x070A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x070C	0x4D58    LDR	R5, [PC, #352]
0x070E	0x4C43    LDR	R4, [PC, #268]
0x0710	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0712	0x4D58    LDR	R5, [PC, #352]
0x0714	0x4C43    LDR	R4, [PC, #268]
0x0716	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0718	0x4D57    LDR	R5, [PC, #348]
0x071A	0x4C44    LDR	R4, [PC, #272]
0x071C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x071E	0x4D57    LDR	R5, [PC, #348]
0x0720	0x4C44    LDR	R4, [PC, #272]
0x0722	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0724	0x9C06    LDR	R4, [SP, #24]
0x0726	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0728	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x072A	0x4C55    LDR	R4, [PC, #340]
0x072C	0x45A3    CMP	R11, R4
0x072E	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0730	0x2501    MOVS	R5, #1
0x0732	0xB26D    SXTB	R5, R5
0x0734	0x4C53    LDR	R4, [PC, #332]
0x0736	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0738	0x4D53    LDR	R5, [PC, #332]
0x073A	0x4C38    LDR	R4, [PC, #224]
0x073C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x073E	0x4D53    LDR	R5, [PC, #332]
0x0740	0x4C38    LDR	R4, [PC, #224]
0x0742	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0744	0x4D52    LDR	R5, [PC, #328]
0x0746	0x4C39    LDR	R4, [PC, #228]
0x0748	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x074A	0x4D52    LDR	R5, [PC, #328]
0x074C	0x4C39    LDR	R4, [PC, #228]
0x074E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0750	0x9C06    LDR	R4, [SP, #24]
0x0752	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0754	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0758	0xF8AD0008  STRH	R0, [SP, #8]
0x075C	0x4630    MOV	R0, R6
0x075E	0xF7FFFE79  BL	_GPIO_Alternate_Function_Enable+0
0x0762	0xF8BD0008  LDRH	R0, [SP, #8]
0x0766	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x076A	0xF10B0510  ADD	R5, R11, #16
0x076E	0x2400    MOVS	R4, #0
0x0770	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0772	0xF10B0510  ADD	R5, R11, #16
0x0776	0x682C    LDR	R4, [R5, #0]
0x0778	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x077A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x077C	0xF10B050C  ADD	R5, R11, #12
0x0780	0x2400    MOVS	R4, #0
0x0782	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0784	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0786	0xF4406080  ORR	R0, R0, #1024
0x078A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x078C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x078E	0xF10B050C  ADD	R5, R11, #12
0x0792	0x682C    LDR	R4, [R5, #0]
0x0794	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0796	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0798	0xF10B060C  ADD	R6, R11, #12
0x079C	0x2501    MOVS	R5, #1
0x079E	0x6834    LDR	R4, [R6, #0]
0x07A0	0xF365344D  BFI	R4, R5, #13, #1
0x07A4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x07A6	0xF10B060C  ADD	R6, R11, #12
0x07AA	0x2501    MOVS	R5, #1
0x07AC	0x6834    LDR	R4, [R6, #0]
0x07AE	0xF36504C3  BFI	R4, R5, #3, #1
0x07B2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x07B4	0xF10B060C  ADD	R6, R11, #12
0x07B8	0x2501    MOVS	R5, #1
0x07BA	0x6834    LDR	R4, [R6, #0]
0x07BC	0xF3650482  BFI	R4, R5, #2, #1
0x07C0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x07C2	0xF10B0514  ADD	R5, R11, #20
0x07C6	0x2400    MOVS	R4, #0
0x07C8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x07CA	0x9D03    LDR	R5, [SP, #12]
0x07CC	0x2419    MOVS	R4, #25
0x07CE	0x4365    MULS	R5, R4, R5
0x07D0	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x07D4	0xFBB5F5F4  UDIV	R5, R5, R4
; integerdivider start address is: 0 (R0)
0x07D8	0x4628    MOV	R0, R5
;__Lib_UART_123_45.c, 363 :: 		
0x07DA	0x2464    MOVS	R4, #100
0x07DC	0xFBB5F4F4  UDIV	R4, R5, R4
0x07E0	0x0124    LSLS	R4, R4, #4
; tmpreg start address is: 4 (R1)
0x07E2	0x4621    MOV	R1, R4
;__Lib_UART_123_45.c, 365 :: 		
0x07E4	0x0925    LSRS	R5, R4, #4
0x07E6	0x2464    MOVS	R4, #100
0x07E8	0x436C    MULS	R4, R5, R4
0x07EA	0x1B04    SUB	R4, R0, R4
; integerdivider end address is: 0 (R0)
;__Lib_UART_123_45.c, 366 :: 		
0x07EC	0x0124    LSLS	R4, R4, #4
0x07EE	0xF2040532  ADDW	R5, R4, #50
0x07F2	0x2464    MOVS	R4, #100
0x07F4	0xFBB5F4F4  UDIV	R4, R5, R4
0x07F8	0xF004040F  AND	R4, R4, #15
0x07FC	0xEA410404  ORR	R4, R1, R4, LSL #0
; tmpreg end address is: 4 (R1)
;__Lib_UART_123_45.c, 368 :: 		
0x0800	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0804	0xB2A4    UXTH	R4, R4
0x0806	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0808	0xF8DDE000  LDR	LR, [SP, #0]
0x080C	0xB00A    ADD	SP, SP, #40
0x080E	0x4770    BX	LR
0x0810	0x38004001  	USART1_SR+0
0x0814	0x03384242  	RCC_APB2ENR+0
0x0818	0x09390000  	_UART1_Write+0
0x081C	0x00042000  	_UART_Wr_Ptr+0
0x0820	0x09550000  	_UART1_Read+0
0x0824	0x00082000  	_UART_Rd_Ptr+0
0x0828	0x096D0000  	_UART1_Data_Ready+0
0x082C	0x000C2000  	_UART_Rdy_Ptr+0
0x0830	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0834	0x00102000  	_UART_Tx_Idle_Ptr+0
0x0838	0x44004000  	USART2_SR+0
0x083C	0x03C44242  	RCC_APB1ENR+0
0x0840	0xFFFFFFFF  	_UART2_Write+0
0x0844	0xFFFFFFFF  	_UART2_Read+0
0x0848	0xFFFFFFFF  	_UART2_Data_Ready+0
0x084C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0850	0x48004000  	USART3_SR+0
0x0854	0x03C84242  	RCC_APB1ENR+0
0x0858	0xFFFFFFFF  	_UART3_Write+0
0x085C	0xFFFFFFFF  	_UART3_Read+0
0x0860	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0864	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0868	0x4C004000  	UART4_SR+0
0x086C	0x03CC4242  	RCC_APB1ENR+0
0x0870	0xFFFFFFFF  	_UART4_Write+0
0x0874	0xFFFFFFFF  	_UART4_Read+0
0x0878	0xFFFFFFFF  	_UART4_Data_Ready+0
0x087C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0880	0x50004000  	UART5_SR+0
0x0884	0x03D04242  	RCC_APB1ENR+0
0x0888	0xFFFFFFFF  	_UART5_Write+0
0x088C	0xFFFFFFFF  	_UART5_Read+0
0x0890	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0894	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 387 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0564	0xB082    SUB	SP, SP, #8
0x0566	0xF8CDE000  STR	LR, [SP, #0]
0x056A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 390 :: 		
0x056C	0x4619    MOV	R1, R3
0x056E	0x9101    STR	R1, [SP, #4]
0x0570	0xF7FFFF1E  BL	_Get_Fosc_kHz+0
0x0574	0xF24031E8  MOVW	R1, #1000
0x0578	0xFB00F201  MUL	R2, R0, R1
0x057C	0x9901    LDR	R1, [SP, #4]
0x057E	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0580	0x491F    LDR	R1, [PC, #124]
0x0582	0x7809    LDRB	R1, [R1, #0]
0x0584	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0588	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 394 :: 		
0x058A	0x491E    LDR	R1, [PC, #120]
0x058C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x058E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0590	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 396 :: 		
0x0592	0x1D1A    ADDS	R2, R3, #4
0x0594	0x6819    LDR	R1, [R3, #0]
0x0596	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0598	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 398 :: 		
0x059A	0x4919    LDR	R1, [PC, #100]
0x059C	0x8809    LDRH	R1, [R1, #0]
0x059E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x05A2	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 399 :: 		
0x05A4	0x4917    LDR	R1, [PC, #92]
0x05A6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05A8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05AA	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 401 :: 		
0x05AC	0xF2030208  ADDW	R2, R3, #8
0x05B0	0x1D19    ADDS	R1, R3, #4
0x05B2	0x6809    LDR	R1, [R1, #0]
0x05B4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05B6	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 403 :: 		
0x05B8	0x4911    LDR	R1, [PC, #68]
0x05BA	0x8809    LDRH	R1, [R1, #0]
0x05BC	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x05C0	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 404 :: 		
0x05C2	0x4910    LDR	R1, [PC, #64]
0x05C4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05C6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05C8	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 406 :: 		
0x05CA	0xF203020C  ADDW	R2, R3, #12
0x05CE	0x1D19    ADDS	R1, R3, #4
0x05D0	0x6809    LDR	R1, [R1, #0]
0x05D2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05D4	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 408 :: 		
0x05D6	0x490A    LDR	R1, [PC, #40]
0x05D8	0x8809    LDRH	R1, [R1, #0]
0x05DA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x05DE	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 409 :: 		
0x05E0	0x4909    LDR	R1, [PC, #36]
0x05E2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05E4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x05E6	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 411 :: 		
0x05E8	0xF2030210  ADDW	R2, R3, #16
0x05EC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x05F0	0x6809    LDR	R1, [R1, #0]
0x05F2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x05F6	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 412 :: 		
L_end_RCC_GetClocksFrequency:
0x05F8	0xF8DDE000  LDR	LR, [SP, #0]
0x05FC	0xB002    ADD	SP, SP, #8
0x05FE	0x4770    BX	LR
0x0600	0x10044002  	RCC_CFGRbits+0
0x0604	0x0B780000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0608	0x0B880000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x03B0	0x4801    LDR	R0, [PC, #4]
0x03B2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x03B4	0x4770    BX	LR
0x03B6	0xBF00    NOP
0x03B8	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0454	0xB081    SUB	SP, SP, #4
0x0456	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x045A	0x2201    MOVS	R2, #1
0x045C	0xB252    SXTB	R2, R2
0x045E	0x493E    LDR	R1, [PC, #248]
0x0460	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0462	0xF2000168  ADDW	R1, R0, #104
0x0466	0x680B    LDR	R3, [R1, #0]
0x0468	0xF06F6100  MVN	R1, #134217728
0x046C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0470	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0472	0xF0036100  AND	R1, R3, #134217728
0x0476	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0478	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x047A	0xF0024100  AND	R1, R2, #-2147483648
0x047E	0xF1B14F00  CMP	R1, #-2147483648
0x0482	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0484	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0486	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0488	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x048A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x048C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x048E	0xF4042170  AND	R1, R4, #983040
0x0492	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0494	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0496	0xF64F71FF  MOVW	R1, #65535
0x049A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x049E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x04A0	0xF4041140  AND	R1, R4, #3145728
0x04A4	0xF5B11F40  CMP	R1, #3145728
0x04A8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x04AA	0xF06F6170  MVN	R1, #251658240
0x04AE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x04B2	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x04B4	0x492A    LDR	R1, [PC, #168]
0x04B6	0x680A    LDR	R2, [R1, #0]
0x04B8	0xF06F6170  MVN	R1, #251658240
0x04BC	0x400A    ANDS	R2, R1
0x04BE	0x4928    LDR	R1, [PC, #160]
0x04C0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x04C2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x04C4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x04C6	0xF4041180  AND	R1, R4, #1048576
0x04CA	0xF5B11F80  CMP	R1, #1048576
0x04CE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x04D0	0xF04F0103  MOV	R1, #3
0x04D4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x04D6	0x43C9    MVN	R1, R1
0x04D8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x04DC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x04E0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x04E2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x04E4	0x0D61    LSRS	R1, R4, #21
0x04E6	0x0109    LSLS	R1, R1, #4
0x04E8	0xFA05F101  LSL	R1, R5, R1
0x04EC	0x43C9    MVN	R1, R1
0x04EE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x04F0	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x04F4	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x04F6	0x0D61    LSRS	R1, R4, #21
0x04F8	0x0109    LSLS	R1, R1, #4
0x04FA	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x04FE	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0500	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0502	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0506	0xF1B14F00  CMP	R1, #-2147483648
0x050A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x050C	0x4913    LDR	R1, [PC, #76]
0x050E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0510	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0512	0x4913    LDR	R1, [PC, #76]
0x0514	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0516	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x051A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x051C	0xEA4F018A  LSL	R1, R10, #2
0x0520	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0524	0x6809    LDR	R1, [R1, #0]
0x0526	0xF1B13FFF  CMP	R1, #-1
0x052A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x052C	0xF1090134  ADD	R1, R9, #52
0x0530	0xEA4F038A  LSL	R3, R10, #2
0x0534	0x18C9    ADDS	R1, R1, R3
0x0536	0x6809    LDR	R1, [R1, #0]
0x0538	0x460A    MOV	R2, R1
0x053A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x053E	0x6809    LDR	R1, [R1, #0]
0x0540	0x4608    MOV	R0, R1
0x0542	0x4611    MOV	R1, R2
0x0544	0xF7FFFF3A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0548	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x054C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x054E	0xF8DDE000  LDR	LR, [SP, #0]
0x0552	0xB001    ADD	SP, SP, #4
0x0554	0x4770    BX	LR
0x0556	0xBF00    NOP
0x0558	0x03004242  	RCC_APB2ENRbits+0
0x055C	0x001C4001  	AFIO_MAPR2+0
0x0560	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03BC	0xB083    SUB	SP, SP, #12
0x03BE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03C2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03C6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03C8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03CA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03CE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03D0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03D2	0x4A19    LDR	R2, [PC, #100]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03D8	0x4A18    LDR	R2, [PC, #96]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03DE	0x4A18    LDR	R2, [PC, #96]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03E4	0x4A17    LDR	R2, [PC, #92]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03EA	0x4A17    LDR	R2, [PC, #92]
0x03EC	0x9202    STR	R2, [SP, #8]
0x03EE	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03F0	0x4A16    LDR	R2, [PC, #88]
0x03F2	0x9202    STR	R2, [SP, #8]
0x03F4	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03F6	0x4A16    LDR	R2, [PC, #88]
0x03F8	0x9202    STR	R2, [SP, #8]
0x03FA	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x03FC	0x2800    CMP	R0, #0
0x03FE	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0400	0x2801    CMP	R0, #1
0x0402	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0404	0x2802    CMP	R0, #2
0x0406	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0408	0x2803    CMP	R0, #3
0x040A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x040C	0x2804    CMP	R0, #4
0x040E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0410	0x2805    CMP	R0, #5
0x0412	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0414	0x2806    CMP	R0, #6
0x0416	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0418	0x2201    MOVS	R2, #1
0x041A	0xB212    SXTH	R2, R2
0x041C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x041E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0422	0x9802    LDR	R0, [SP, #8]
0x0424	0x460A    MOV	R2, R1
0x0426	0xF8BD1004  LDRH	R1, [SP, #4]
0x042A	0xF7FFFEC7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x042E	0xF8DDE000  LDR	LR, [SP, #0]
0x0432	0xB003    ADD	SP, SP, #12
0x0434	0x4770    BX	LR
0x0436	0xBF00    NOP
0x0438	0x08004001  	#1073809408
0x043C	0x0C004001  	#1073810432
0x0440	0x10004001  	#1073811456
0x0444	0x14004001  	#1073812480
0x0448	0x18004001  	#1073813504
0x044C	0x1C004001  	#1073814528
0x0450	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x096C	0xB081    SUB	SP, SP, #4
0x096E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x0972	0x4803    LDR	R0, [PC, #12]
0x0974	0xF7FFFE66  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x0978	0xF8DDE000  LDR	LR, [SP, #0]
0x097C	0xB001    ADD	SP, SP, #4
0x097E	0x4770    BX	LR
0x0980	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x0644	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x0646	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0648	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x064C	0xB001    ADD	SP, SP, #4
0x064E	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x0954	0xB081    SUB	SP, SP, #4
0x0956	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x095A	0x4803    LDR	R0, [PC, #12]
0x095C	0xF7FFFE66  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0960	0xF8DDE000  LDR	LR, [SP, #0]
0x0964	0xB001    ADD	SP, SP, #4
0x0966	0x4770    BX	LR
0x0968	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x062C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x062E	0x6802    LDR	R2, [R0, #0]
0x0630	0xF3C21140  UBFX	R1, R2, #5, #1
0x0634	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x0636	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0638	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x063A	0x6809    LDR	R1, [R1, #0]
0x063C	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x063E	0xB001    ADD	SP, SP, #4
0x0640	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0938	0xB081    SUB	SP, SP, #4
0x093A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x093E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0940	0x4803    LDR	R0, [PC, #12]
0x0942	0xF7FFFE63  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0946	0xF8DDE000  LDR	LR, [SP, #0]
0x094A	0xB001    ADD	SP, SP, #4
0x094C	0x4770    BX	LR
0x094E	0xBF00    NOP
0x0950	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x060C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x060E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0612	0x4601    MOV	R1, R0
0x0614	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0618	0x680B    LDR	R3, [R1, #0]
0x061A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x061E	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0620	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0622	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0624	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0626	0xB001    ADD	SP, SP, #4
0x0628	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x0898	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x089A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x089E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x08A2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x08A6	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x08A8	0xB001    ADD	SP, SP, #4
0x08AA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x08AC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x08AE	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x08B2	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x08B6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x08BA	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x08BC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x08C0	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x08C2	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x08C4	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x08C6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x08CA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x08CE	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x08D0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x08D4	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x08D6	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x08D8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x08DC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x08E0	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x08E2	0xB001    ADD	SP, SP, #4
0x08E4	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x0A1C	0xB082    SUB	SP, SP, #8
0x0A1E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0A22	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0A24	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A26	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x0A28	0xF64B3080  MOVW	R0, #48000
0x0A2C	0x4281    CMP	R1, R0
0x0A2E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x0A30	0x4832    LDR	R0, [PC, #200]
0x0A32	0x6800    LDR	R0, [R0, #0]
0x0A34	0xF0400102  ORR	R1, R0, #2
0x0A38	0x4830    LDR	R0, [PC, #192]
0x0A3A	0x6001    STR	R1, [R0, #0]
0x0A3C	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A3E	0xF64550C0  MOVW	R0, #24000
0x0A42	0x4281    CMP	R1, R0
0x0A44	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x0A46	0x482D    LDR	R0, [PC, #180]
0x0A48	0x6800    LDR	R0, [R0, #0]
0x0A4A	0xF0400101  ORR	R1, R0, #1
0x0A4E	0x482B    LDR	R0, [PC, #172]
0x0A50	0x6001    STR	R1, [R0, #0]
0x0A52	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x0A54	0x4829    LDR	R0, [PC, #164]
0x0A56	0x6801    LDR	R1, [R0, #0]
0x0A58	0xF06F0007  MVN	R0, #7
0x0A5C	0x4001    ANDS	R1, R0
0x0A5E	0x4827    LDR	R0, [PC, #156]
0x0A60	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x0A62	0xF7FFFF41  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x0A66	0x4826    LDR	R0, [PC, #152]
0x0A68	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x0A6A	0x4826    LDR	R0, [PC, #152]
0x0A6C	0xEA020100  AND	R1, R2, R0, LSL #0
0x0A70	0x4825    LDR	R0, [PC, #148]
0x0A72	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0A74	0xF0020001  AND	R0, R2, #1
0x0A78	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0A7A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0A7C	0x4822    LDR	R0, [PC, #136]
0x0A7E	0x6800    LDR	R0, [R0, #0]
0x0A80	0xF0000002  AND	R0, R0, #2
0x0A84	0x2800    CMP	R0, #0
0x0A86	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x0A88	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0A8A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x0A8C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0A8E	0xF4023080  AND	R0, R2, #65536
0x0A92	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0A94	0x481C    LDR	R0, [PC, #112]
0x0A96	0x6800    LDR	R0, [R0, #0]
0x0A98	0xF4003000  AND	R0, R0, #131072
0x0A9C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x0A9E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x0AA0	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0AA2	0x460A    MOV	R2, R1
0x0AA4	0x9901    LDR	R1, [SP, #4]
0x0AA6	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x0AA8	0x9101    STR	R1, [SP, #4]
0x0AAA	0x4611    MOV	R1, R2
0x0AAC	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0AAE	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0AB2	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x0AB4	0x4814    LDR	R0, [PC, #80]
0x0AB6	0x6800    LDR	R0, [R0, #0]
0x0AB8	0xF0407180  ORR	R1, R0, #16777216
0x0ABC	0x4812    LDR	R0, [PC, #72]
0x0ABE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0AC0	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x0AC2	0x4811    LDR	R0, [PC, #68]
0x0AC4	0x6800    LDR	R0, [R0, #0]
0x0AC6	0xF0007000  AND	R0, R0, #33554432
0x0ACA	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x0ACC	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x0ACE	0x460A    MOV	R2, R1
0x0AD0	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x0AD2	0x480B    LDR	R0, [PC, #44]
0x0AD4	0x6800    LDR	R0, [R0, #0]
0x0AD6	0xF000010C  AND	R1, R0, #12
0x0ADA	0x0090    LSLS	R0, R2, #2
0x0ADC	0xF000000C  AND	R0, R0, #12
0x0AE0	0x4281    CMP	R1, R0
0x0AE2	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0AE4	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x0AE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEA	0xB002    ADD	SP, SP, #8
0x0AEC	0x4770    BX	LR
0x0AEE	0xBF00    NOP
0x0AF0	0x00810000  	#129
0x0AF4	0x00000000  	#0
0x0AF8	0x1F400000  	#8000
0x0AFC	0x20004002  	FLASH_ACR+0
0x0B00	0x10044002  	RCC_CFGR+0
0x0B04	0xFFFF000F  	#1048575
0x0B08	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x08E8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x08EA	0x480F    LDR	R0, [PC, #60]
0x08EC	0x6800    LDR	R0, [R0, #0]
0x08EE	0xF0400101  ORR	R1, R0, #1
0x08F2	0x480D    LDR	R0, [PC, #52]
0x08F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x08F6	0x490D    LDR	R1, [PC, #52]
0x08F8	0x480D    LDR	R0, [PC, #52]
0x08FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x08FC	0x480A    LDR	R0, [PC, #40]
0x08FE	0x6801    LDR	R1, [R0, #0]
0x0900	0x480C    LDR	R0, [PC, #48]
0x0902	0x4001    ANDS	R1, R0
0x0904	0x4808    LDR	R0, [PC, #32]
0x0906	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x0908	0x4807    LDR	R0, [PC, #28]
0x090A	0x6801    LDR	R1, [R0, #0]
0x090C	0xF46F2080  MVN	R0, #262144
0x0910	0x4001    ANDS	R1, R0
0x0912	0x4805    LDR	R0, [PC, #20]
0x0914	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x0916	0x4806    LDR	R0, [PC, #24]
0x0918	0x6801    LDR	R1, [R0, #0]
0x091A	0xF46F00FE  MVN	R0, #8323072
0x091E	0x4001    ANDS	R1, R0
0x0920	0x4803    LDR	R0, [PC, #12]
0x0922	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x0924	0xB001    ADD	SP, SP, #4
0x0926	0x4770    BX	LR
0x0928	0x10004002  	RCC_CR+0
0x092C	0x0000F8FF  	#-117506048
0x0930	0x10044002  	RCC_CFGR+0
0x0934	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x09B4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x09B6	0x4902    LDR	R1, [PC, #8]
0x09B8	0x4802    LDR	R0, [PC, #8]
0x09BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x09BC	0xB001    ADD	SP, SP, #4
0x09BE	0x4770    BX	LR
0x09C0	0x1F400000  	#8000
0x09C4	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x09AC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x09AE	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x09B0	0xB001    ADD	SP, SP, #4
0x09B2	0x4770    BX	LR
; end of ___GenExcept
0x0B8C	0xB500    PUSH	(R14)
0x0B8E	0xF8DFB010  LDR	R11, [PC, #16]
0x0B92	0xF8DFA010  LDR	R10, [PC, #16]
0x0B96	0xF7FFFE89  BL	2220
0x0B9A	0xBD00    POP	(R15)
0x0B9C	0x4770    BX	LR
0x0B9E	0xBF00    NOP
0x0BA0	0x00002000  	#536870912
0x0BA4	0x00142000  	#536870932
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x0B0C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x0B10	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x0B14	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x0B18	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x0B1C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x0B20	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x0B24	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x0B28	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x0B2C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x0B30	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x0B34	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x0B38	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x0B3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x0B40	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x0B44	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x0B48	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x0B4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x0B50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x0B54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x0B58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x0B5C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x0B60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x0B64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x0B68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x0B6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x0B70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x0B74	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_System_101_102_103.c,383 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x0B78	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x0B7C	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x0B80	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x0B84	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;__Lib_System_101_102_103.c,384 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x0B88	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0      [12]    _Get_Fosc_kHz
0x03BC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0454     [272]    _GPIO_Alternate_Function_Enable
0x0564     [168]    _RCC_GetClocksFrequency
0x060C      [30]    __Lib_UART_123_45_UARTx_Write
0x062C      [22]    __Lib_UART_123_45_UARTx_Read
0x0644      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x0650     [584]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0898      [20]    ___CC2DW
0x08AC      [58]    ___FillZeros
0x08E8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0938      [28]    _UART1_Write
0x0954      [24]    _UART1_Read
0x096C      [24]    _UART1_Data_Ready
0x0984      [40]    _UART1_Init_Advanced
0x09AC       [8]    ___GenExcept
0x09B4      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x09C8      [84]    _main
0x0A1C     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    _UART_Wr_Ptr
0x20000008       [4]    _UART_Rd_Ptr
0x2000000C       [4]    _UART_Rdy_Ptr
0x20000010       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0B0C     [108]    __GPIO_MODULE_USART1_PA9_10
0x0B78      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x0B88       [4]    __Lib_System_101_102_103_ADCPrescTable
