<h1 align="center"> Weekly Report 3 </h1>

<p align="center">
Created by: Quentin CLÃ‰MENT <br> Creation Date: 10/03/2025 <br> Last Update: 27/03/2025
</p>

<details>
<summary>

## Table of Contents

</summary>

- [Table of Contents](#table-of-contents)
- [1. Overall Project Status Summary](#1-overall-project-status-summary)
- [2. Milestones Met This Week](#2-milestones-met-this-week)
- [3. Timeline Status](#3-timeline-status)
- [4. Scope Status](#4-scope-status)
- [5. Work Accomplished](#5-work-accomplished)
- [6. Next Steps](#6-next-steps)
- [7. Team Feedback](#7-team-feedback)

</details>

## 1. Overall Project Status Summary  

**Period:** 10/03/2025 - 14/03/2025  

The third week marked the **transition from planning to execution**. Several core development tasks were successfully initiated and in some cases finalized.  
In particular, **the Verilog parser reached an advanced implementation state**, and we made strong progress on frontend features including the **FPGA grid layout** and **file selection system**.

The team has begun populating the **KPI dashboard**, refining deliverables, and actively coordinating backend/frontend integration points.  

## 2. Milestones Met This Week  

- âœ… Functional Specification submitted
- âœ… First Test Set Completed

## 3. Timeline Status  

Progress is **aligned with the timeline**, with Week 3 KPIs largely achieved or close to completion.  
Some late-starting tasks like the SDF parser and simulation timeline are still in early stages, but this was expected per the project plan.

A detailed risk review has been scheduled for Week 4 to address potential blockers in signal visualization and parsing alignment.  

## 4. Absenteeism Report  

- **11/03:** **David CUAHONTE CUEVAS**  
- **13/03:** **Mariem ZAIANE**

## 5. Scope Status  

The scope remains consistent with the project charter and kickoff outcomes.  
The team is focusing on **foundational modules** (e.g., parsers, layout grid, API design) as planned.  
Any further UI or simulation complexity will be assessed after validating core file conversion flow.

## 6. Work Accomplished  

â­ _**Documentation**_:

- âœ… **Functional Specification v1.0** â€“ _Mariem ZAIANE_  
- ğŸŸ¡ **Technical Specification updated to 30%** â€“ _Victor LEROY_  
- ğŸŸ¡ **Test Plan updated to 50%** â€“ _Pavlo PRENDI_  
- âœ… **Risk Register (v1) finalized** â€“ _Quentin CLÃ‰MENT_ 
- âœ… **Project KPIs finalized and cleaned** â€“ _Quentin CLÃ‰MENT_  

â­ _**Software Development**_:

- âœ… **FPGA Layout Grid (SVG-based)** â€“ _David CUAHONTE CUEVAS_  
- âœ… **File Selector Component with Material UI** â€“ _David CUAHONTE CUEVAS_  
- âœ… **Verilog Parser Logic at 90%** â€“ _Victor LEROY_  
- ğŸŸ¡ **Pivot JSON structure initialized** â€“ _Victor LEROY_  
- ğŸŸ¡ **Backend routes `/examples`, `/combined/<file>` tested** â€“ _David CUAHONTE CUEVAS_

## 7. Next Steps  

- âš™ï¸ **Complete Verilog parsing and test output** â€“ _Victor LEROY_  
- âš™ï¸ **Begin work on SDF parser** â€“ _Victor LEROY_  
- ğŸ§ª **Proceed to the Second Test Set** â€“ _Pavlo PRENDI_  
- âš™ï¸ **Advance frontend/backend JSON integration** â€“ _David CUAHONTE CUEVAS_  
- ğŸ“Š **Begin visual logic for simulation timeline** â€“ _David CUAHONTE CUEVAS_  
- ğŸ§  **Conduct mid-project risk review** â€“ _All_

## 8. Team Feedback  

The team has transitioned well into implementation, and synergy between members is growing.  
Some members suggested **prioritizing visual deliverables** (e.g., animation logic) earlier than scheduled to better evaluate feasibility.  