INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:36:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 control_merge0/tehb/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.820ns period=7.640ns})
  Destination:            buffer10/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.820ns period=7.640ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.640ns  (clk rise@7.640ns - clk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.720ns (24.028%)  route 5.438ns (75.972%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.123 - 7.640 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1514, unset)         0.508     0.508    control_merge0/tehb/clk
    SLICE_X16Y112        FDRE                                         r  control_merge0/tehb/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  control_merge0/tehb/dataReg_reg[0]/Q
                         net (fo=2, routed)           0.418     1.180    control_merge0/tehb/control/dataReg
    SLICE_X17Y113        LUT5 (Prop_lut5_I0_O)        0.043     1.223 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, routed)          0.181     1.403    control_merge0/fork_valid/generateBlocks[1].regblock/control_merge0_index
    SLICE_X17Y114        LUT5 (Prop_lut5_I4_O)        0.043     1.446 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_1/O
                         net (fo=68, routed)          0.447     1.893    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.043     1.936 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[18]_i_1/O
                         net (fo=3, routed)           0.501     2.436    cmpi0/D[18]
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.043     2.479 r  cmpi0/memEnd_valid_i_20/O
                         net (fo=1, routed)           0.000     2.479    cmpi0/memEnd_valid_i_20_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.725 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.725    cmpi0/memEnd_valid_reg_i_4_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.775 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=81, routed)          0.470     3.245    init0/control/result[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I2_O)        0.043     3.288 r  init0/control/Memory[0][0]_i_2__11/O
                         net (fo=56, routed)          0.274     3.561    init0/control/dataReg_reg[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I0_O)        0.043     3.604 r  init0/control/fullReg_i_3/O
                         net (fo=35, routed)          0.367     3.971    init17/control/p_2_in
    SLICE_X6Y114         LUT6 (Prop_lut6_I0_O)        0.043     4.014 r  init17/control/Memory[0][0]_i_44__0/O
                         net (fo=1, routed)           0.441     4.455    cmpi6/Memory_reg[0][0]_i_7_2
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.043     4.498 r  cmpi6/Memory[0][0]_i_22/O
                         net (fo=1, routed)           0.000     4.498    cmpi6/Memory[0][0]_i_22_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.744 r  cmpi6/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.744    cmpi6/Memory_reg[0][0]_i_7_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.794 r  cmpi6/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.794    cmpi6/Memory_reg[0][0]_i_3_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.901 f  cmpi6/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=7, routed)           0.180     5.081    buffer64/fifo/result[0]
    SLICE_X11Y116        LUT2 (Prop_lut2_I1_O)        0.122     5.203 r  buffer64/fifo/fullReg_i_7__0/O
                         net (fo=1, routed)           0.296     5.499    buffer64/fifo/fullReg_i_7__0_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.043     5.542 r  buffer64/fifo/fullReg_i_5__0/O
                         net (fo=4, routed)           0.270     5.811    fork6/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X11Y118        LUT6 (Prop_lut6_I2_O)        0.043     5.854 f  fork6/control/generateBlocks[1].regblock/transmitValue_i_2__53/O
                         net (fo=6, routed)           0.219     6.073    buffer64/fifo/transmitValue_reg_2
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.043     6.116 r  buffer64/fifo/transmitValue_i_2__25/O
                         net (fo=2, routed)           0.339     6.456    buffer61/fifo/transmitValue_reg_4
    SLICE_X10Y120        LUT6 (Prop_lut6_I4_O)        0.043     6.499 r  buffer61/fifo/transmitValue_i_3__11/O
                         net (fo=10, routed)          0.108     6.607    buffer46/fifo/anyBlockStop
    SLICE_X10Y120        LUT6 (Prop_lut6_I4_O)        0.043     6.650 r  buffer46/fifo/fullReg_i_9/O
                         net (fo=1, routed)           0.397     7.047    fork6/control/generateBlocks[3].regblock/transmitValue_reg_4
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.043     7.090 f  fork6/control/generateBlocks[3].regblock/fullReg_i_3__0/O
                         net (fo=25, routed)          0.190     7.279    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X16Y119        LUT6 (Prop_lut6_I2_O)        0.043     7.322 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.344     7.666    buffer10/E[0]
    SLICE_X17Y117        FDRE                                         r  buffer10/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.640     7.640 r  
                                                      0.000     7.640 r  clk (IN)
                         net (fo=1514, unset)         0.483     8.123    buffer10/clk
    SLICE_X17Y117        FDRE                                         r  buffer10/dataReg_reg[13]/C
                         clock pessimism              0.000     8.123    
                         clock uncertainty           -0.035     8.087    
    SLICE_X17Y117        FDRE (Setup_fdre_C_CE)      -0.194     7.893    buffer10/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  0.227    




