

================================================================
== Vitis HLS Report for 'global_graph_prediction'
================================================================
* Date:           Mon Dec 20 18:45:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.104 us|  0.104 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_305_2  |       18|       18|         4|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 13 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 14 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 100000, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%task_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %task_r" [GAT_compute.cpp:304]   --->   Operation 17 'read' 'task_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pred_linear_bias_V_0_load = load i28 %pred_linear_bias_V_0" [GAT_compute.cpp:304]   --->   Operation 18 'load' 'pred_linear_bias_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %task_read, i32 2, i32 63" [GAT_compute.cpp:304]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i62 %trunc_ln" [GAT_compute.cpp:304]   --->   Operation 20 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln304" [GAT_compute.cpp:304]   --->   Operation 21 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln305 = store i5 0, i5 %dim" [GAT_compute.cpp:305]   --->   Operation 22 'store' 'store_ln305' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln305 = store i28 %pred_linear_bias_V_0_load, i28 %lhs" [GAT_compute.cpp:305]   --->   Operation 23 'store' 'store_ln305' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln305 = br void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [GAT_compute.cpp:305]   --->   Operation 24 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%dim_2 = load i5 %dim" [GAT_compute.cpp:305]   --->   Operation 25 'load' 'dim_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln305 = icmp_eq  i5 %dim_2, i5 16" [GAT_compute.cpp:305]   --->   Operation 27 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln305 = add i5 %dim_2, i5 1" [GAT_compute.cpp:305]   --->   Operation 29 'add' 'add_ln305' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [GAT_compute.cpp:305]   --->   Operation 30 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%dim_cast = zext i5 %dim_2" [GAT_compute.cpp:305]   --->   Operation 31 'zext' 'dim_cast' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pred_linear_weight_V_addr = getelementptr i28 %pred_linear_weight_V, i64 0, i64 %dim_cast"   --->   Operation 32 'getelementptr' 'pred_linear_weight_V_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%h_graph_V_addr = getelementptr i28 %h_graph_V, i64 0, i64 %dim_cast"   --->   Operation 33 'getelementptr' 'h_graph_V_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.19ns)   --->   "%r_V = load i7 %h_graph_V_addr"   --->   Operation 34 'load' 'r_V' <Predicate = (!icmp_ln305)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 35 [2/2] (0.69ns)   --->   "%pred_linear_weight_V_load = load i4 %pred_linear_weight_V_addr"   --->   Operation 35 'load' 'pred_linear_weight_V_load' <Predicate = (!icmp_ln305)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln305 = store i5 %add_ln305, i5 %dim" [GAT_compute.cpp:305]   --->   Operation 36 'store' 'store_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 37 [1/2] (1.19ns)   --->   "%r_V = load i7 %h_graph_V_addr"   --->   Operation 37 'load' 'r_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 38 [1/2] (0.69ns)   --->   "%pred_linear_weight_V_load = load i4 %pred_linear_weight_V_addr"   --->   Operation 38 'load' 'pred_linear_weight_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i28 %r_V"   --->   Operation 39 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %pred_linear_weight_V_load"   --->   Operation 40 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.87ns)   --->   "%r_V_1 = mul i46 %sext_ln1171, i46 %sext_ln1168"   --->   Operation 41 'mul' 'r_V_1' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.34>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i28 %lhs"   --->   Operation 42 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [GAT_compute.cpp:305]   --->   Operation 43 'specloopname' 'specloopname_ln305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %lhs_load_1, i18 0"   --->   Operation 44 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.95ns)   --->   "%ret_V = add i46 %lhs_1, i46 %r_V_1"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 46 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln717 = store i28 %trunc_ln2, i28 %lhs"   --->   Operation 47 'store' 'store_ln717' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.92>
ST_6 : Operation 49 [1/1] (2.92ns)   --->   "%mem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %mem_addr, i32 1"   --->   Operation 49 'writereq' 'mem_addr_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 3> <Delay = 2.92>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_load = load i28 %lhs"   --->   Operation 50 'load' 'lhs_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i28 %lhs_load"   --->   Operation 51 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (2.92ns)   --->   "%write_ln736 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %mem_addr, i32 %zext_ln736, i4 15"   --->   Operation 52 'write' 'write_ln736' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 4> <Delay = 2.92>
ST_8 : Operation 53 [5/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 53 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 5> <Delay = 2.92>
ST_9 : Operation 54 [4/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 54 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 6> <Delay = 2.92>
ST_10 : Operation 55 [3/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 55 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 7> <Delay = 2.92>
ST_11 : Operation 56 [2/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 56 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 8> <Delay = 2.92>
ST_12 : Operation 57 [1/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 57 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln309 = ret" [GAT_compute.cpp:309]   --->   Operation 58 'ret' 'ret_ln309' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('dim') [7]  (0 ns)
	'store' operation ('store_ln305', GAT_compute.cpp:305) of constant 0 on local variable 'dim' [15]  (0.387 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('dim', GAT_compute.cpp:305) on local variable 'dim' [19]  (0 ns)
	'getelementptr' operation ('h_graph_V_addr') [30]  (0 ns)
	'load' operation ('r.V') on array 'h_graph_V' [31]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'h_graph_V' [31]  (1.2 ns)

 <State 4>: 2.88ns
The critical path consists of the following:
	'mul' operation ('r.V') [35]  (2.88 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('lhs_load_1') on local variable 'lhs' [26]  (0 ns)
	'add' operation ('ret.V') [37]  (0.959 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln2' on local variable 'lhs' [40]  (0.387 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_req') on port 'mem' [45]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	'load' operation ('lhs_load') on local variable 'lhs' [43]  (0 ns)
	bus write operation ('write_ln736') on port 'mem' [46]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp') on port 'mem' [47]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp') on port 'mem' [47]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp') on port 'mem' [47]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp') on port 'mem' [47]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp') on port 'mem' [47]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
