// Seed: 2926350596
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    output tri id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor module_0,
    output supply1 id_8,
    output supply1 id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    input  wire  id_2,
    input  uwire id_3
);
  logic [7:0] id_5 = id_5[1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
