{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701664573260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701664573260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 00:36:13 2023 " "Processing started: Mon Dec 04 00:36:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701664573260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664573260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blackJackController -c blackJackController " "Command: quartus_map --read_settings_files=on --write_settings_files=off blackJackController -c blackJackController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664573260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701664573596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701664573596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "deal DEAL blackJackController.v(20) " "Verilog HDL Declaration information at blackJackController.v(20): object \"deal\" differs only in case from object \"DEAL\" in the same scope" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701664578793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjackcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file blackjackcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 blackJackController " "Found entity 1: blackJackController" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664578793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664578793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "millis.v 1 1 " "Found 1 design units, including 1 entities, in source file millis.v" { { "Info" "ISGN_ENTITY_NAME" "1 millis " "Found entity 1: millis" {  } { { "millis.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/millis.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664578793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664578793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle " "Found entity 1: shuffle" {  } { { "shuffle.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/shuffle.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664578793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664578793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modelsim/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "ModelSim/testbench.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/ModelSim/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664578793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664578793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blackJackController " "Elaborating entity \"blackJackController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701664579393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dealerDisplay blackJackController.v(37) " "Verilog HDL or VHDL warning at blackJackController.v(37): object \"dealerDisplay\" assigned a value but never read" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701664579409 "|blackJackController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "playerDisplay blackJackController.v(37) " "Verilog HDL or VHDL warning at blackJackController.v(37): object \"playerDisplay\" assigned a value but never read" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701664579409 "|blackJackController"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "blackJackController.v(75) " "Verilog HDL Conditional Statement error at blackJackController.v(75): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 75 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664579409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(137) " "Verilog HDL assignment warning at blackJackController.v(137): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664579425 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(139) " "Verilog HDL assignment warning at blackJackController.v(139): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664579425 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(141) " "Verilog HDL assignment warning at blackJackController.v(141): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664579425 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(143) " "Verilog HDL assignment warning at blackJackController.v(143): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664579425 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580009 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cardNumber blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"cardNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shuffleFlag blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"shuffleFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dealt blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"dealt\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainingCards blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"remainingCards\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "previousCard blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"previousCard\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentCardValue blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"currentCardValue\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop_counter blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"loop_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dealerSum blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"dealerSum\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dealerCardNumber blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"dealerCardNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "playerCardNumber blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"playerCardNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "playerSum blackJackController.v(73) " "Verilog HDL Always Construct warning at blackJackController.v(73): inferring latch(es) for variable \"playerSum\", which holds its previous value in one or more paths through the always construct" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701664580041 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerSum\[0\] blackJackController.v(91) " "Inferred latch for \"playerSum\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerSum\[1\] blackJackController.v(91) " "Inferred latch for \"playerSum\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerSum\[2\] blackJackController.v(91) " "Inferred latch for \"playerSum\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerSum\[3\] blackJackController.v(91) " "Inferred latch for \"playerSum\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerSum\[4\] blackJackController.v(91) " "Inferred latch for \"playerSum\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[4\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[5\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[5\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[6\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[6\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[7\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[7\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[8\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[8\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[9\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[9\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[10\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[10\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[11\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[11\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[12\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[12\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[13\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[13\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[14\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[14\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[15\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[15\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[16\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[16\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[17\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[17\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[18\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[18\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[19\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[19\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[20\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[20\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[21\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[21\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[22\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[22\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[23\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[23\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[24\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[24\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[25\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[25\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[26\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[26\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[27\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[27\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[28\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[28\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[29\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[29\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[30\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[30\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardNumber\[31\] blackJackController.v(91) " "Inferred latch for \"playerCardNumber\[31\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[4\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[5\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[5\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[6\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[6\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[7\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[7\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[8\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[8\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[9\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[9\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[10\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[10\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[11\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[11\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[12\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[12\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[13\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[13\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[14\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[14\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[15\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[15\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[16\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[16\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[17\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[17\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[18\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[18\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[19\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[19\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[20\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[20\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[21\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[21\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[22\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[22\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[23\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[23\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[24\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[24\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[25\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[25\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[26\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[26\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[27\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[27\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[28\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[28\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[29\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[29\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[30\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[30\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardNumber\[31\] blackJackController.v(91) " "Inferred latch for \"dealerCardNumber\[31\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerSum\[0\] blackJackController.v(91) " "Inferred latch for \"dealerSum\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerSum\[1\] blackJackController.v(91) " "Inferred latch for \"dealerSum\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerSum\[2\] blackJackController.v(91) " "Inferred latch for \"dealerSum\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerSum\[3\] blackJackController.v(91) " "Inferred latch for \"dealerSum\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerSum\[4\] blackJackController.v(91) " "Inferred latch for \"dealerSum\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[51\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[51\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[51\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[51\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[51\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[51\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[51\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[51\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[50\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[50\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[50\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[50\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[50\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[50\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580860 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[50\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[50\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[49\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[49\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[49\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[49\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[49\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[49\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[49\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[49\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[48\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[48\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[48\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[48\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[48\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[48\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[48\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[48\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[47\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[47\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[47\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[47\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[47\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[47\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[47\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[47\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[46\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[46\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[46\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[46\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[46\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[46\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[46\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[46\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580876 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[45\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[45\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[45\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[45\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[45\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[45\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[45\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[45\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[44\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[44\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[44\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[44\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[44\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[44\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[44\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[44\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[43\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[43\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[43\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[43\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[43\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[43\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[43\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[43\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[42\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[42\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[42\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[42\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[42\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[42\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[42\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[42\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[41\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[41\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[41\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[41\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580892 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[41\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[41\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[41\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[41\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[40\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[40\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[40\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[40\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[40\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[40\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[40\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[40\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[39\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[39\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[39\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[39\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[39\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[39\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[39\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[39\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[38\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[38\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[38\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[38\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[38\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[38\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[38\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[38\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[37\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[37\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[37\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[37\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[37\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[37\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[37\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[37\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[36\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[36\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580908 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[36\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[36\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[36\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[36\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[36\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[36\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[35\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[35\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[35\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[35\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[35\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[35\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[35\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[35\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[34\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[34\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[34\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[34\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[34\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[34\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[34\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[34\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[33\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[33\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[33\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[33\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[33\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[33\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[33\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[33\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[32\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[32\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[32\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[32\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[32\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[32\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[32\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[32\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[31\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[31\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580923 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[31\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[31\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[31\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[31\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[31\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[31\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[30\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[30\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[30\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[30\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[30\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[30\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[30\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[30\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[29\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[29\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[29\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[29\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[29\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[29\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[29\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[29\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[28\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[28\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[28\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[28\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[28\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[28\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[28\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[28\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[27\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[27\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[27\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[27\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[27\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[27\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[27\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[27\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[26\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[26\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[26\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[26\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[26\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[26\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580939 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[26\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[26\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[25\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[25\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[25\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[25\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[25\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[25\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[25\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[25\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[24\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[24\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[24\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[24\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[24\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[24\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[24\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[24\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[23\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[23\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[23\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[23\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[23\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[23\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[23\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[23\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[22\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[22\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[22\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[22\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[22\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[22\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[22\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[22\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[21\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[21\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[21\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[21\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[21\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[21\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[21\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[21\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[20\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[20\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[20\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[20\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[20\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[20\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[20\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[20\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[19\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[19\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580954 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[19\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[19\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[19\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[19\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[19\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[19\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[18\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[18\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[18\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[18\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[18\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[18\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[18\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[18\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[17\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[17\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[17\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[17\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[17\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[17\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[17\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[17\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[16\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[16\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[16\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[16\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[16\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[16\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[16\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[16\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[15\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[15\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[15\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[15\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[15\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[15\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[15\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[15\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[14\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[14\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[14\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[14\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[14\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[14\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[14\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[14\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[13\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[13\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[13\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[13\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[13\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[13\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[13\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[13\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[12\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[12\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[12\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[12\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[12\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[12\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[12\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[12\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[11\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[11\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[11\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[11\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580970 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[11\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[11\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[11\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[11\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[10\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[10\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[10\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[10\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[10\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[10\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[10\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[10\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[9\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[9\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[9\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[9\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[9\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[9\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[9\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[9\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[8\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[8\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[8\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[8\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[8\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[8\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[8\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[8\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580986 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[7\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[7\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[7\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[7\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[7\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[7\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[7\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[7\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[6\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[6\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[6\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[6\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[6\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[6\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[6\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[6\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[5\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[5\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[5\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[5\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[5\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[5\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[5\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[5\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[4\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[4\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[4\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[4\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[4\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[4\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[4\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[4\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[3\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[3\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[3\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[3\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[3\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[3\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[3\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[3\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[2\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[2\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[2\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[2\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[2\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[2\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[2\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[2\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[1\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[1\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[1\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[1\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[1\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[1\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[1\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[1\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[0\]\[0\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[0\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[0\]\[1\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[0\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[0\]\[2\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[0\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameDeckValues\[0\]\[3\] blackJackController.v(91) " "Inferred latch for \"gameDeckValues\[0\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previousCard\[0\] blackJackController.v(91) " "Inferred latch for \"previousCard\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previousCard\[1\] blackJackController.v(91) " "Inferred latch for \"previousCard\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previousCard\[2\] blackJackController.v(91) " "Inferred latch for \"previousCard\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previousCard\[3\] blackJackController.v(91) " "Inferred latch for \"previousCard\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previousCard\[4\] blackJackController.v(91) " "Inferred latch for \"previousCard\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previousCard\[5\] blackJackController.v(91) " "Inferred latch for \"previousCard\[5\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[0\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[1\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[2\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[3\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[4\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[5\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[5\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[6\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[6\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[7\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[7\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[8\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[8\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[9\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[9\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[10\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[10\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[11\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[11\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[12\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[12\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664580992 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[13\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[13\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[14\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[14\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[15\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[15\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[16\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[16\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[17\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[17\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[18\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[18\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[19\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[19\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[20\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[20\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[21\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[21\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[22\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[22\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[23\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[23\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[24\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[24\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[25\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[25\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[26\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[26\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[27\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[27\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[28\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[28\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[29\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[29\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[30\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[30\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainingCards\[31\] blackJackController.v(91) " "Inferred latch for \"remainingCards\[31\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] blackJackController.v(91) " "Inferred latch for \"state\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] blackJackController.v(91) " "Inferred latch for \"state\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] blackJackController.v(91) " "Inferred latch for \"state\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealt blackJackController.v(91) " "Inferred latch for \"dealt\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shuffleFlag blackJackController.v(91) " "Inferred latch for \"shuffleFlag\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[0\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[1\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[2\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[3\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[4\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[4\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[5\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[5\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[6\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[6\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[7\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[7\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[8\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[8\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[9\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[9\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[10\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[10\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[11\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[11\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[12\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[12\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[13\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[13\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[14\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[14\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[15\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[15\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[16\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[16\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[17\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[17\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[18\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[18\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[19\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[19\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[20\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[20\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[21\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[21\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[22\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[22\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[23\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[23\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[24\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[24\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[25\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[25\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[26\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[26\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[27\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[27\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[28\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[28\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[29\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[29\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[30\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[30\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardNumber\[31\] blackJackController.v(91) " "Inferred latch for \"cardNumber\[31\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[9\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[9\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[9\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[9\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[9\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[9\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[9\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[9\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581002 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[8\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[8\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581018 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[8\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[8\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581018 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[8\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[8\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581018 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[8\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[8\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581018 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[7\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[7\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581018 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[7\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[7\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[7\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[7\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[7\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[7\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[6\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[6\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[6\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[6\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[6\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[6\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[6\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[6\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[5\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[5\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581034 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[5\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[5\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[5\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[5\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[5\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[5\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[4\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[4\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[4\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[4\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[4\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[4\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[4\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[4\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[3\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[3\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581049 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[3\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[3\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[3\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[3\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[3\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[3\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[2\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[2\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[2\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[2\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[2\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[2\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[2\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[2\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[1\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[1\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581065 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[1\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[1\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581081 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[1\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[1\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581081 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[1\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[1\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581092 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[0\]\[0\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[0\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581092 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[0\]\[1\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[0\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[0\]\[2\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[0\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCardValues\[0\]\[3\] blackJackController.v(91) " "Inferred latch for \"playerCardValues\[0\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[9\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[9\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[9\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[9\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[9\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[9\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[9\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[9\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[8\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[8\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581097 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[8\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[8\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[8\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[8\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[8\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[8\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[7\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[7\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[7\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[7\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[7\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[7\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[7\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[7\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[6\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[6\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[6\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[6\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581112 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[6\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[6\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[6\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[6\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[5\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[5\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[5\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[5\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[5\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[5\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[5\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[5\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[4\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[4\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[4\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[4\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581128 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[4\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[4\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[4\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[4\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[3\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[3\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[3\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[3\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[3\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[3\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[3\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[3\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[2\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[2\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[2\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[2\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581143 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[2\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[2\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[2\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[2\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[1\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[1\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[1\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[1\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[1\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[1\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[1\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[1\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[0\]\[0\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[0\]\[0\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[0\]\[1\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[0\]\[1\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581159 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[0\]\[2\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[0\]\[2\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581175 "|blackJackController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dealerCardValues\[0\]\[3\] blackJackController.v(91) " "Inferred latch for \"dealerCardValues\[0\]\[3\]\" at blackJackController.v(91)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664581175 "|blackJackController"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701664593420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/output_files/blackJackController.map.smsg " "Generated suppressed messages file C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/output_files/blackJackController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664593472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701664593527 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 00:36:33 2023 " "Processing ended: Mon Dec 04 00:36:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701664593527 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701664593527 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701664593527 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664593527 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664594168 ""}
