// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Fri Apr 03 16:15:39 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_195;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(28[12],28[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@11(29[12],29[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(31[21],31[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(32[13],32[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(33[13],33[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(70[12],70[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@11(94[12],94[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@11(96[13],96[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(135[12],135[18])"*/
    
    wire test_N_194, n8263, n372;
    wire [1:0]Adder_Start_1__N_113;
    wire [1:0]Scaler_Start_1__N_127;
    
    wire n19, n72, n11461, n7, n10226, n8_2, n85, _30, n9, 
        n7209;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(56[12],56[30])"*/
    
    wire n11454, n7_adj_1260, n10817, n8654, n10815, o_Freq_Too_High_N_390, 
        n7075, _52, n7674, n7641, n10380, n28, n10388, _32;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n6074, n7191, SM_ADC_In, CS_Stable, n10409, n13, n13_adj_1261, 
        n10831, n4, n17_2, n16, n15, n7216, n4803, n12, n30, 
        n23, n10855, n7203, n79, _34, n46, n45, n44, n43, 
        n42, n41, n40, n39;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n3, n4_adj_1262, n5, n6, n7_adj_1263, n8_adj_1264, n9_adj_1265, 
        n10, n11, n12_adj_1266, n13_adj_1267, n14, n15_adj_1268, 
        n16_adj_1269, n17_adj_1270, n18, n19_adj_1271, n20, n21, 
        n22, n23_adj_1272, n11367, _51, _25, _22, _15, n10385, 
        n21_adj_1273, n6070, _46, _57, n41_adj_1274, n10378, n10371, 
        n6855, n6851, _63, n10377, n3_adj_1275, n4_adj_1276, n5_adj_1277, 
        n6_adj_1278, n7_adj_1279, n8_adj_1280, n9_adj_1281, n10_adj_1282, 
        n11_adj_1283, n12_adj_1284, n13_adj_1285, n14_adj_1286, n15_adj_1287, 
        n16_adj_1288, n17_adj_1289, n18_adj_1290, n19_adj_1291, n20_adj_1292, 
        n21_adj_1293, n22_adj_1294, n23_adj_1295, n6850, n2131, n3698, 
        n2387, n14_adj_1296, n12_adj_1297, n10_adj_1298, _62, n8_adj_1299, 
        n6_adj_1300, _2, n4_adj_1301, _49, _53, _55, _14, _24, 
        n81;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(17[13],17[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1302;
    wire [4:0]SM_Sample_Output;   /* synthesis lineinfo="@7(32[12],32[28])"*/
    
    wire _26, n82, n9103, n9101, n9086, n6814, n3692, n84, n9099, 
        n9097, n9084, n9094, n8607, n13599, n7553, n7552, n9092, 
        n7551, n9082, n7550, n7549, n7548, n7547, _50, n7546, 
        n7545, n9090, n9080, n7544, n7543, _48, n7123, _56, 
        _59, _58, _64, _54, _60, n31, n7542, n7541, n7540, 
        Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n7539, n7538, n7537, _17, n7536, n7535, n7534, n2091, 
        n13596, n15_adj_1303, n7530, n2098, _31, n78, n9_adj_1304, 
        n9088, n13593, _61, n7524, n10088, n10120, n75, n7521, 
        n3743, n3741, n7520, n7519, n7518, n3694, n12_adj_1305, 
        n13734, n7517, n7516, n7515, n12_adj_1306, n7514, n7513, 
        n13590, n10184, n7512, n7511, n7510, n7509, n7508, n7507, 
        n7506, n7505, n13731, n13728, n7504, n7503, n3056, n7502, 
        n7501, n13725, n3690, n3224, n3223, n3222, n3221, n3220, 
        n3219, n3218, n3217, n7494, n7493, n13722, n4_adj_1307, 
        n8_adj_1308, n7492, _21, _19, n13719, n8621, _23, n13716, 
        n13713, _16, n13710, _33, n80, n77, n76, n71, n73, 
        n86, n7486, n7485, n83, n13530, _28, _18, n74, n11300, 
        n11293, n7484, _47, _27, _29, n8639, n8641, n7718, \<NoName> , 
        _20, n10007;
    
    VHI i2 (.Z(VCC_net));
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i0 (.D(test_N_194), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [0]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n11454), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n3224), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .\Adder_Mult[1] ({\Adder_Mult[1] }), .Main_Clock(Main_Clock), 
            .Scaler_Reset(Scaler_Reset), .\Scaler_Start[1] (Scaler_Start[1]), 
            .\Scaler_Ready[1] (Scaler_Ready[1]), .\Scale_Initial[1] ({\Scale_Initial[1] }), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i7993_3_lut (.A(n8_2), .B(n12), 
            .C(Sample_Timer[3]), .Z(n11454));
    defparam i7993_3_lut.INIT = "0x4040";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_195), 
            .B(o_Freq_Too_High_N_390), .C(n10817), .D(SM_Sample_Position[2]), 
            .Z(n10088));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i1_4_lut.INIT = "0xaeaf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4667_3_lut (.A(_53), 
            .B(n11_adj_1283), .C(n3694), .Z(n7512));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4667_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))+!A (B (C (D)))))" *) LUT4 i489_4_lut (.A(reset_n_c), 
            .B(n6070), .C(Clock_Counter), .D(n10380), .Z(n2091));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i489_4_lut.INIT = "0x35f5";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4666_3_lut (.A(_54), 
            .B(n12_adj_1284), .C(n3694), .Z(n7511));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4666_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4665_3_lut (.A(_55), 
            .B(n13_adj_1285), .C(n3694), .Z(n7510));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4665_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!((D)+!C))+!A (B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_488 (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n19));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i1_4_lut_adj_488.INIT = "0x2317";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i4647_3_lut_4_lut (.A(Output_Data[17]), 
            .B(n9), .C(DAC_Ready), .D(n6851), .Z(n7492));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i4647_3_lut_4_lut.INIT = "0x30aa";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    Sample_Output sample_output (.\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .\SM_Sample_Output[1] (SM_Sample_Output[1]), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .GND_net(GND_net), .VCC_net(VCC_net), .n3743(n3743), .Main_Clock(Main_Clock), 
            .reset_n_N_195(reset_n_N_195), .\r_Adder_Total[0] ({\r_Adder_Total[0] }), 
            .n3741(n3741), .\r_Adder_Total[1] ({\r_Adder_Total[1] }), .n6851(n6851), 
            .n9(n9), .DAC_Ready(DAC_Ready), .n4(n4), .\SM_Sample_Output[3] (SM_Sample_Output[3]), 
            .DAC_Send(DAC_Send), .reset_n_c(reset_n_c), .n10815(n10815), 
            .n10226(n10226), .DAC_Send_adj_1(DAC_Send_adj_1302), .n10855(n10855), 
            .n21(n21_adj_1273), .n10007(n10007), .n8639(n8639), .n7492(n7492), 
            .\Output_Data[17] (Output_Data[17]), .\SM_DAC_Out[2] (SM_DAC_Out[2]), 
            .\SM_DAC_Out[1] (SM_DAC_Out[1]), .n2098(n2098), .n10380(n10380), 
            .Clock_Counter(Clock_Counter), .n6074(n6074), .n2091(n2091), 
            .n7209(n7209), .\SM_DAC_Out[0] (SM_DAC_Out[0]), .n2131(n2131), 
            .n8641(n8641), .\SM_DAC_Out[3] (SM_DAC_Out[3]), .n3056(n3056), 
            .n4_adj_2(n4_adj_1307), .n8621(n8621), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n7524(n7524), .n10120(n10120), .n7718(n7718), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n7485(n7485), .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@11(113[16],123[3])"*/
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i5508_4_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .Z(Scaler_Start_1__N_127[0]));
    defparam i5508_4_lut_3_lut.INIT = "0x0404";
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@11(5[15],5[20])"*/
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4664_3_lut (.A(_56), 
            .B(n14_adj_1286), .C(n3694), .Z(n7509));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4664_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i7958_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n11293));
    defparam i7958_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i8277_4_lut (.A(SM_Sample_Output[3]), 
            .B(reset_n_c), .C(n10855), .D(n4), .Z(n3741));
    defparam i8277_4_lut.INIT = "0x3373";
    (* lut_function="(A+(B (C)))" *) LUT4 i7318_2_lut_3_lut (.A(SM_Sample_Output[3]), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n10815));
    defparam i7318_2_lut_3_lut.INIT = "0xeaea";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[1]), .D(SM_Top[2]), .Z(n10409));
    defparam i1_3_lut_4_lut.INIT = "0x70ff";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(n10371));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C (D)+!C !(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_489 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[1]), .D(SM_Top[0]), .Z(n10388));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i1_3_lut_4_lut_adj_489.INIT = "0x0220";
    (* lut_function="(A (B (C)))" *) LUT4 i7854_3_lut_3_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1302), .C(Clock_Counter), .Z(n11367));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7854_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_490 (.A(SM_Top[1]), 
            .B(n10377), .C(SM_Top[2]), .D(n10385), .Z(n10378));
    defparam i1_4_lut_adj_490.INIT = "0x8c0c";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_491 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n10377));
    defparam i1_4_lut_adj_491.INIT = "0xa0a2";
    (* lut_function="(A (B+(C))+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_492 (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(Harmonic[0]), .Z(n13_adj_1261));
    defparam i1_2_lut_3_lut_adj_492.INIT = "0xf9f9";
    (* lut_function="(A (B+!(C))+!A !(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_493 (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(Harmonic[0]), .Z(n13));
    defparam i1_2_lut_3_lut_adj_493.INIT = "0x9f9f";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n10385));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))))" *) LUT4 i1_3_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Output[3]), .C(n19), .Z(n10226));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i1_3_lut_3_lut.INIT = "0x7575";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i3234_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1302), .C(n2131), .D(SM_DAC_Out[1]), .Z(n6074));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3234_4_lut_4_lut.INIT = "0x5088";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i8606_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Output[3]), .C(n41_adj_1274), .D(n10007), .Z(n21_adj_1273));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i8606_4_lut.INIT = "0x575f";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i45_4_lut (.A(n28), 
            .B(n11461), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n41_adj_1274));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i45_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i7987_3_lut (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .Z(n11461));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i7987_3_lut.INIT = "0x1212";
    FD1P3XZ Next_Sample_c (.D(n7123), .SP(n7075), .CK(Main_Clock), .SR(n10371), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i28_4_lut (.A(n14_adj_1296), 
            .B(Freq_Too_High), .C(Harmonic[7]), .D(Harmonic_Count[7]), 
            .Z(n372));   /* synthesis lineinfo="@11(207[17],207[62])"*/
    defparam i28_4_lut.INIT = "0xecfe";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i8286_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8607), .D(SM_Top[1]), .Z(n7203));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i8286_4_lut.INIT = "0x7333";
    (* lut_function="(A+(B))" *) LUT4 i7320_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n10817));
    defparam i7320_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i3230_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1302), .C(n2131), .D(SM_DAC_Out[1]), .Z(n6070));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3230_3_lut_4_lut.INIT = "0x0522";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i8283_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1260));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i8283_4_lut.INIT = "0x575f";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i5809_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n372), .Z(n8654));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i5809_4_lut.INIT = "0x3373";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2387), .SP(n6814), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i14_3_lut (.A(n12_adj_1297), 
            .B(Harmonic[6]), .C(Harmonic_Count[6]), .Z(n14_adj_1296));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i12_3_lut (.A(n10_adj_1298), 
            .B(Harmonic[5]), .C(Harmonic_Count[5]), .Z(n12_adj_1297));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i12_3_lut.INIT = "0x8e8e";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4663_3_lut (.A(_57), 
            .B(n15_adj_1287), .C(n3694), .Z(n7508));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4663_3_lut.INIT = "0xcaca";
    FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i64  (.D(\Adder_Total[1] [31]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [31]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i64 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i64 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4662_3_lut (.A(_58), 
            .B(n16_adj_1288), .C(n3694), .Z(n7507));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4662_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7), 
            .Z(n6855));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i10_3_lut (.A(n8_adj_1299), 
            .B(Harmonic[4]), .C(Harmonic_Count[4]), .Z(n10_adj_1298));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i8_3_lut (.A(n6_adj_1300), 
            .B(Harmonic[3]), .C(Harmonic_Count[3]), .Z(n8_adj_1299));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i8_3_lut.INIT = "0x8e8e";
    FD1P3XZ \r_Adder_Total[0]__i63  (.D(\Adder_Total[1] [30]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [30]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i63 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i63 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i62  (.D(\Adder_Total[1] [29]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [29]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i62 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i62 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i61  (.D(\Adder_Total[1] [28]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [28]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i61 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i61 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i60  (.D(\Adder_Total[1] [27]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [27]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i60 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i60 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i59  (.D(\Adder_Total[1] [26]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [26]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i59 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i59 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i58  (.D(\Adder_Total[1] [25]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [25]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i58 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i58 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i57  (.D(\Adder_Total[1] [24]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [24]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i57 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 test_I_106_1_lut (.A(test_c), .Z(test_N_194));   /* synthesis lineinfo="@11(146[11],146[16])"*/
    defparam test_I_106_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i8318_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n7674));
    defparam i8318_4_lut.INIT = "0x3373";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i6_3_lut (.A(n4_adj_1301), 
            .B(Harmonic[2]), .C(Harmonic_Count[2]), .Z(n6_adj_1300));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .D(reset_n_c), .Z(n3692));
    defparam i3_4_lut.INIT = "0x2000";
    FD1P3XZ \r_Adder_Total[0]__i56  (.D(\Adder_Total[1] [23]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [23]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i56 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i56 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i55  (.D(\Adder_Total[1] [22]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [22]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i55 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i55 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i54  (.D(\Adder_Total[1] [21]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [21]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i54 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i54 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i53  (.D(\Adder_Total[1] [20]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [20]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i53 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i52  (.D(\Adder_Total[1] [19]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [19]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i52 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i52 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i51  (.D(\Adder_Total[1] [18]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [18]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i51 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i51 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i50  (.D(\Adder_Total[1] [17]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i50 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i50 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i49  (.D(\Adder_Total[1] [16]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i49 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i49 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i48  (.D(\Adder_Total[1] [15]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i48 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i48 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4661_3_lut (.A(_59), 
            .B(n17_adj_1289), .C(n3694), .Z(n7506));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4661_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n3217), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n3218), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n3219), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n3220), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i47  (.D(\Adder_Total[1] [14]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i47 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i47 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n3221), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i46  (.D(\Adder_Total[1] [13]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i46 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i46 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n3222), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n3223), .SP(n3698), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i45  (.D(\Adder_Total[1] [12]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i45 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i45 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i44  (.D(\Adder_Total[1] [11]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i44 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i44 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i43  (.D(\Adder_Total[1] [10]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i43 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i43 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i42  (.D(\Adder_Total[1] [9]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i42 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i42 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i41  (.D(\Adder_Total[1] [8]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i41 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4660_3_lut (.A(_60), 
            .B(n18_adj_1290), .C(n3694), .Z(n7505));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4660_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [7]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [6]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i4714_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n7641));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4714_3_lut_4_lut.INIT = "0x3733";
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [5]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [4]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [3]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [2]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i34  (.D(\Adder_Total[1] [1]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i34 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_26_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4_adj_1301));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i4_4_lut.INIT = "0x8ecf";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)))" *) LUT4 i4639_4_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(ADC_Data_Received), .D(n8263), .Z(n7484));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4639_4_lut_4_lut.INIT = "0xe0e2";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4659_3_lut (.A(_61), 
            .B(n19_adj_1291), .C(n3694), .Z(n7504));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4659_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i4346_4_lut (.A(n372), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n7191));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i4346_4_lut.INIT = "0x23cf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4658_3_lut (.A(_62), 
            .B(n20_adj_1292), .C(n3694), .Z(n7503));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4658_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i33  (.D(\Adder_Total[1] [0]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i33 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i33 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i32  (.D(\Adder_Total[0] [31]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [31]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i32 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i32 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i31  (.D(\Adder_Total[0] [30]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [30]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i31 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i31 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i30  (.D(\Adder_Total[0] [29]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [29]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i30 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i30 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i29  (.D(\Adder_Total[0] [28]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [28]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i29 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i29 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i28  (.D(\Adder_Total[0] [27]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [27]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i28 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i28 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i27  (.D(\Adder_Total[0] [26]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [26]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i27 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i27 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i26  (.D(\Adder_Total[0] [25]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [25]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i26 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[0] [24]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [24]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[0] [23]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [23]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[0] [22]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [22]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[0] [21]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[0] [20]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [19]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [18]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [17]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [16]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [15]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [14]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [13]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [12]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [11]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [10]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [9]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [8]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FA2 add_25_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n9103), .CI0(n9103), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13599), .CI1(n13599), .CO0(n13599), .S0(n39));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_9.INIT0 = "0xc33c";
    defparam add_25_add_5_9.INIT1 = "0xc33c";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [1]), .SP(n3692), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    FA2 add_25_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n9101), .CI0(n9101), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n13596), .CI1(n13596), .CO0(n13596), .CO1(n9103), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_7.INIT0 = "0xc33c";
    defparam add_25_add_5_7.INIT1 = "0xc33c";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FA2 add_25_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n9099), .CI0(n9099), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n13593), .CI1(n13593), .CO0(n13593), .CO1(n9101), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_5.INIT0 = "0xc33c";
    defparam add_25_add_5_5.INIT1 = "0xc33c";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4657_3_lut (.A(_63), 
            .B(n21_adj_1293), .C(n3694), .Z(n7502));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4657_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5505_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n3224));
    defparam i5505_2_lut.INIT = "0x2222";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i8303_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8607), .D(SM_Top[1]), .Z(n3698));
    defparam i8303_4_lut.INIT = "0x73f3";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n10378), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4656_3_lut (.A(_64), 
            .B(n22_adj_1294), .C(n3694), .Z(n7501));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4656_3_lut.INIT = "0xcaca";
    FA2 add_25_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n9097), .CI0(n9097), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n13590), .CI1(n13590), .CO0(n13590), .CO1(n9099), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_3.INIT0 = "0xc33c";
    defparam add_25_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i6_3_lut (.A(Sample_Timer[3]), 
            .B(n12), .C(n8_2), .Z(n31));
    defparam i6_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B))" *) LUT4 i5762_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n8607));
    defparam i5762_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4649_3_lut (.A(_33), 
            .B(n23_adj_1272), .C(n3690), .Z(n7494));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4649_3_lut.INIT = "0xcaca";
    FA2 add_25_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n13530), .CI1(n13530), .CO0(n13530), 
        .CO1(n9097), .S1(n46));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_1.INIT0 = "0xc33c";
    defparam add_25_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4648_4_lut (.A(Scaler_Start[0]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13), .D(n10388), .Z(n7493));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i4648_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_494 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1304), .D(Clock_Counter), .Z(n10120));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_494.INIT = "0xa0a8";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_495 (.A(n8621), 
            .B(n11367), .C(n8641), .D(SM_DAC_Out[1]), .Z(n9_adj_1304));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_495.INIT = "0x0544";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i4685_3_lut (.A(n7216), 
            .B(Receive_Byte[0]), .C(n6850), .Z(n7530));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4685_3_lut.INIT = "0x1414";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4641_3_lut (.A(\<NoName> ), 
            .B(n23_adj_1295), .C(n3694), .Z(n7486));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4641_3_lut.INIT = "0xcaca";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n9094), .CI0(n9094), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13734), .CI1(n13734), .CO0(n13734), .S0(n71));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n9092), .CI0(n9092), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n13731), .CI1(n13731), .CO0(n13731), .CO1(n9094), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n9090), .CI0(n9090), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n13728), .CI1(n13728), .CO0(n13728), .CO1(n9092), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n9088), .CI0(n9088), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n13725), .CI1(n13725), .CO0(n13725), .CO1(n9090), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0x8000";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n9086), .CI0(n9086), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n13722), .CI1(n13722), .CO0(n13722), .CO1(n9088), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n9084), .CI0(n9084), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n13719), .CI1(n13719), .CO0(n13719), .CO1(n9086), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut_adj_496 (.A(n17_2), 
            .B(Sample_Timer[9]), .C(n15), .D(n16), .Z(n8_2));
    defparam i1_4_lut_adj_496.INIT = "0xfffb";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n9082), .CI0(n9082), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n13716), .CI1(n13716), .CO0(n13716), .CO1(n9084), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_2));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n9080), .CI0(n9080), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n13713), .CI1(n13713), .CO0(n13713), .CO1(n9082), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[12]), 
            .Z(n15));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i5_2_lut.INIT = "0xeeee";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n13710), .CI1(n13710), 
        .CO0(n13710), .CO1(n9080), .S1(n86));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4640_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n7485));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4640_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n7191), .SP(n6814), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n10184), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Clear));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5739_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n3217));
    defparam i5739_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n10831), .C(n10409), .D(n10377), .Z(n10184));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(A (C (D))+!A (B (C (D)+!C !(D))+!B (C+!(D))))" *) LUT4 i47_3_lut_4_lut (.A(SM_Sample_Output[3]), 
            .B(DAC_Send), .C(DAC_Ready), .D(SM_Sample_Output[2]), .Z(n28));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i47_3_lut_4_lut.INIT = "0xf015";
    (* lut_function="(!((B)+!A))" *) LUT4 i5738_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n3218));
    defparam i5738_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i5737_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n3219));
    defparam i5737_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_195), .B(n8_adj_1308), 
            .C(n4_adj_1307), .Z(n7718));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4708_3_lut (.A(_2), 
            .B(n3), .C(n3690), .Z(n7553));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4708_3_lut.INIT = "0xcaca";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n6855), .CK(Main_Clock), .SR(reset_n_N_195), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7203), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5736_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n3220));
    defparam i5736_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4707_3_lut (.A(_14), 
            .B(n4_adj_1262), .C(n3690), .Z(n7552));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4707_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4706_3_lut (.A(_15), 
            .B(n5), .C(n3690), .Z(n7551));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4706_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i21_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n3056), .Z(n8_adj_1308));
    defparam i21_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+!(B))" *) LUT4 i5630_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n7123));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i5630_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i8280_4_lut (.A(SM_Sample_Output[0]), 
            .B(reset_n_c), .C(n8639), .D(SM_Sample_Output[3]), .Z(n3743));
    defparam i8280_4_lut.INIT = "0x3373";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4705_3_lut (.A(_16), 
            .B(n6), .C(n3690), .Z(n7550));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4705_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5735_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n3221));
    defparam i5735_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4704_3_lut (.A(_17), 
            .B(n7_adj_1263), .C(n3690), .Z(n7549));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4704_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4703_3_lut (.A(_18), 
            .B(n8_adj_1264), .C(n3690), .Z(n7548));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4703_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4702_3_lut (.A(_19), 
            .B(n9_adj_1265), .C(n3690), .Z(n7547));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4702_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5734_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n3222));
    defparam i5734_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4701_3_lut (.A(_20), 
            .B(n10), .C(n3690), .Z(n7546));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4701_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4700_3_lut (.A(_21), 
            .B(n11), .C(n3690), .Z(n7545));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4700_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4699_3_lut (.A(_22), 
            .B(n12_adj_1266), .C(n3690), .Z(n7544));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4699_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5733_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n3223));
    defparam i5733_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4698_3_lut (.A(_23), 
            .B(n13_adj_1267), .C(n3690), .Z(n7543));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4698_3_lut.INIT = "0xcaca";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n7521), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4697_3_lut (.A(_24), 
            .B(n14), .C(n3690), .Z(n7542));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4697_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4696_3_lut (.A(_25), 
            .B(n15_adj_1268), .C(n3690), .Z(n7541));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4696_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4695_3_lut (.A(_26), 
            .B(n16_adj_1269), .C(n3690), .Z(n7540));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4695_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4676_4_lut (.A(Scaler_Start[1]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13_adj_1261), .D(n10388), 
            .Z(n7521));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i4676_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n8654), .SP(n6814), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_497 (.A(reset_n_c), 
            .B(n10831), .C(n11293), .D(SM_Top[1]), .Z(n7075));
    defparam i1_4_lut_adj_497.INIT = "0xa088";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_498 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1305), .D(n15_adj_1303), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_498.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n11300), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1305));
    defparam i32_4_lut.INIT = "0xea0a";
    (* lut_function="(A (B))" *) LUT4 i7956_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n11300));
    defparam i7956_2_lut.INIT = "0x8888";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_499 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1306), .D(n15_adj_1303), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_499.INIT = "0xdc50";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n7493), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4694_3_lut (.A(_27), 
            .B(n17_adj_1270), .C(n3690), .Z(n7539));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4694_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4693_3_lut (.A(_28), 
            .B(n18), .C(n3690), .Z(n7538));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4693_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_500 (.A(Adder_Start[0]), 
            .B(n4803), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1306));
    defparam i32_4_lut_adj_500.INIT = "0xba0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1303));
    defparam i30_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4692_3_lut (.A(_29), 
            .B(n19_adj_1271), .C(n3690), .Z(n7537));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4692_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4691_3_lut (.A(_30), 
            .B(n20), .C(n3690), .Z(n7536));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4691_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4690_3_lut (.A(_31), 
            .B(n21), .C(n3690), .Z(n7535));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4690_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i1983_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4803));   /* synthesis lineinfo="@11(191[7],194[10])"*/
    defparam i1983_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4689_3_lut (.A(_32), 
            .B(n22), .C(n3690), .Z(n7534));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4689_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i4679_4_lut (.A(n7209), 
            .B(SM_DAC_Out[3]), .C(n2098), .D(n2091), .Z(n7524));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4679_4_lut.INIT = "0x0544";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4675_3_lut (.A(_34), 
            .B(n3_adj_1275), .C(n3694), .Z(n7520));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4675_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i7334_2_lut (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n10831));
    defparam i7334_2_lut.INIT = "0xdddd";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4674_3_lut (.A(_46), 
            .B(n4_adj_1276), .C(n3694), .Z(n7519));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4674_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4673_3_lut (.A(_47), 
            .B(n5_adj_1277), .C(n3694), .Z(n7518));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4673_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4672_3_lut (.A(_48), 
            .B(n6_adj_1278), .C(n3694), .Z(n7517));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4672_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4671_3_lut (.A(_49), 
            .B(n7_adj_1279), .C(n3694), .Z(n7516));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4671_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C)+!B !((D)+!C))))" *) LUT4 mux_575_Mux_2_i7_4_lut (.A(SM_Top[1]), 
            .B(n372), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n2387));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam mux_575_Mux_2_i7_4_lut.INIT = "0x4af0";
    \Adder(DIVISOR_BITS=11)_U1  \genadder[0].adder  (.\SM_Adder[0] (SM_Adder[0]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .reset_n_c(reset_n_c), 
            .GND_net(GND_net), .\Adder_Total[0] ({\Adder_Total[0] }), ._2(_2), 
            ._14(_14), ._16(_16), ._15(_15), ._18(_18), ._17(_17), 
            ._20(_20), ._19(_19), ._22(_22), ._21(_21), ._24(_24), 
            ._23(_23), ._26(_26), ._25(_25), ._28(_28), ._27(_27), 
            .\Adder_Start[0] (Adder_Start[0]), ._30(_30), ._29(_29), ._32(_32), 
            ._31(_31), ._33(_33), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Sample_Value({Sample_Value}), .n23(n23_adj_1272), .n22(n22), 
            .n21(n21), .n20(n20), .n19(n19_adj_1271), .n18(n18), .n17(n17_adj_1270), 
            .n16(n16_adj_1269), .n15(n15_adj_1268), .n14(n14), .n13(n13_adj_1267), 
            .n12(n12_adj_1266), .n11(n11), .n10(n10), .n9(n9_adj_1265), 
            .n8(n8_adj_1264), .n7(n7_adj_1263), .n6(n6), .n5(n5), .n4(n4_adj_1262), 
            .n3(n3), .n7553(n7553), .n7552(n7552), .n7551(n7551), .n7550(n7550), 
            .n7549(n7549), .n7548(n7548), .n7547(n7547), .n7546(n7546), 
            .n7545(n7545), .n7544(n7544), .n7543(n7543), .n7542(n7542), 
            .n7541(n7541), .n7540(n7540), .n7539(n7539), .n7538(n7538), 
            .n7537(n7537), .n7536(n7536), .n7535(n7535), .n7534(n7534), 
            .n7494(n7494));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    Scale_Mult_U0 \genscaler[0].scaler  (.\Scale_Initial[0] ({\Scale_Initial[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Scaler_Start[0] (Scaler_Start[0]), 
            .\Scaler_Ready[0] (Scaler_Ready[0]), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    \Adder(DIVISOR_BITS=11)  \genadder[1].adder  (.reset_n_c(reset_n_c), .GND_net(GND_net), 
            .\Adder_Total[1] ({\Adder_Total[1] }), ._34(_34), .Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), ._46(_46), ._48(_48), ._47(_47), 
            ._50(_50), ._49(_49), ._52(_52), ._51(_51), ._54(_54), 
            ._53(_53), ._56(_56), ._55(_55), ._58(_58), ._57(_57), 
            ._60(_60), ._59(_59), ._62(_62), ._61(_61), ._64(_64), 
            ._63(_63), .\<NoName> (\<NoName> ), .\SM_Adder[0] (SM_Adder[0]), 
            .Adder_Start({Adder_Start}), .n3690(n3690), .n3694(n3694), 
            .\Adder_Mult[1] ({\Adder_Mult[1] }), .Sample_Value({Sample_Value}), 
            .n23(n23_adj_1295), .n22(n22_adj_1294), .n21(n21_adj_1293), 
            .n20(n20_adj_1292), .n19(n19_adj_1291), .n18(n18_adj_1290), 
            .n17(n17_adj_1289), .n16(n16_adj_1288), .n15(n15_adj_1287), 
            .n14(n14_adj_1286), .n13(n13_adj_1285), .n12(n12_adj_1284), 
            .n11(n11_adj_1283), .n10(n10_adj_1282), .n9(n9_adj_1281), 
            .n8(n8_adj_1280), .n7(n7_adj_1279), .n6(n6_adj_1278), .n5(n5_adj_1277), 
            .n4(n4_adj_1276), .n3(n3_adj_1275), .n7520(n7520), .n7519(n7519), 
            .n7518(n7518), .n7517(n7517), .n7516(n7516), .n7515(n7515), 
            .n7514(n7514), .n7513(n7513), .n7512(n7512), .n7511(n7511), 
            .n7510(n7510), .n7509(n7509), .n7508(n7508), .n7507(n7507), 
            .n7506(n7506), .n7505(n7505), .n7504(n7504), .n7503(n7503), 
            .n7502(n7502), .n7501(n7501), .n7486(n7486));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    Sample_Position sample_position (.n7674(n7674), .Main_Clock(Main_Clock), 
            .reset_n_N_195(reset_n_N_195), .SM_Sample_Position({SM_Sample_Position}), 
            .n7641(n7641), .o_Freq_Too_High_N_390(o_Freq_Too_High_N_390), 
            .Frequency({Frequency}), .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), 
            .reset_n_c(reset_n_c), .n10088(n10088), .Freq_Too_High(Freq_Too_High), 
            .n7(n7_adj_1260), .Harmonic({Harmonic}), .GND_net(GND_net), 
            .VCC_net(VCC_net), .Sample_Ready(Sample_Ready), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(35[18],45[3])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4670_3_lut (.A(_50), 
            .B(n8_adj_1280), .C(n3694), .Z(n7515));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4670_3_lut.INIT = "0xcaca";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_4_lut (.A(n23), .B(SM_Top[1]), 
            .C(n30), .D(reset_n_c), .Z(n6814));
    defparam i2_4_lut.INIT = "0xfbff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4669_3_lut (.A(_51), 
            .B(n9_adj_1281), .C(n3694), .Z(n7514));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4669_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4668_3_lut (.A(_52), 
            .B(n10_adj_1282), .C(n3694), .Z(n7513));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4668_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_501 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23));
    defparam i1_4_lut_adj_501.INIT = "0x5044";
    ADC_SPI_In adc (.\Receive_Byte[0] (Receive_Byte[0]), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[4][3] (\ADC_Data[4] [3]), .\ADC_Data[4][4] (\ADC_Data[4] [4]), 
            .\ADC_Data[4][5] (\ADC_Data[4] [5]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .\ADC_Data[4][8] (\ADC_Data[4] [8]), .\ADC_Data[4][9] (\ADC_Data[4] [9]), 
            .CS_Stable(CS_Stable), .Main_Clock(Main_Clock), .reset_n_N_195(reset_n_N_195), 
            .\ADC_Data[4][10] (\ADC_Data[4] [10]), .\ADC_Data[5] ({\ADC_Data[5] }), 
            .SM_ADC_In(SM_ADC_In), .reset_n_c(reset_n_c), .\ADC_Data[3][8] (\ADC_Data[3] [8]), 
            .\ADC_Data[3][9] (\ADC_Data[3] [9]), .\ADC_Data[3][10] (\ADC_Data[3] [10]), 
            .i_ADC_Data_c(i_ADC_Data_c), .n6850(n6850), .i_ADC_CS(i_ADC_CS), 
            .\ADC_Data[6][0] (\ADC_Data[6] [0]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[6][1] (\ADC_Data[6] [1]), .\ADC_Data[6][2] (\ADC_Data[6] [2]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[6][4] (\ADC_Data[6] [4]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[6][6] (\ADC_Data[6] [6]), 
            .\ADC_Data[6][7] (\ADC_Data[6] [7]), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[1][9] (\ADC_Data[1] [9]), 
            .\ADC_Data[1][10] (\ADC_Data[1] [10]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .n7484(n7484), .ADC_Data_Received(ADC_Data_Received), 
            .n7216(n7216), .\ADC_Data[2][9] (\ADC_Data[2] [9]), .\ADC_Data[2][10] (\ADC_Data[2] [10]), 
            .\ADC_Data[3][0] (\ADC_Data[3] [0]), .\ADC_Data[3][1] (\ADC_Data[3] [1]), 
            .\ADC_Data[3][2] (\ADC_Data[3] [2]), .n7530(n7530), .\ADC_Data[3][3] (\ADC_Data[3] [3]), 
            .n8263(n8263), .\ADC_Data[4][0] (\ADC_Data[4] [0]), .\ADC_Data[3][4] (\ADC_Data[3] [4]));   /* synthesis lineinfo="@11(50[13],64[3])"*/
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input [10:0]\Harmonic_Scale[1] , output [10:0]\Adder_Mult[1] , 
            input Main_Clock, input Scaler_Reset, input \Scaler_Start[1] , 
            output \Scaler_Ready[1] , input [10:0]\Scale_Initial[1] , input GND_net, 
            input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]n1;
    wire [10:0]o_Mult_10__N_825;
    
    wire n6874;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n10304, n7497;
    wire [11:0]n67;
    
    wire cout, n9114, n13479, n9112, n13476, n9110, n13473, n9108, 
        n13470, n9106, n13467, n13464, GND_net_c, VCC_net_c;
    
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .D(\Scaler_Ready[1] ), 
            .Z(n10304));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4652_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n7497));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4652_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7497), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n6874));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    FA2 add_1723_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n9114), .CI0(n9114), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13479), .CI1(n13479), .CO0(n13479), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1723_12.INIT0 = "0xc33c";
    defparam add_1723_12.INIT1 = "0xc33c";
    FA2 add_1723_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n9112), .CI0(n9112), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n13476), .CI1(n13476), .CO0(n13476), .CO1(n9114), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1723_10.INIT0 = "0xc33c";
    defparam add_1723_10.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    FA2 add_1723_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n9110), .CI0(n9110), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n13473), .CI1(n13473), .CO0(n13473), .CO1(n9112), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1723_8.INIT0 = "0xc33c";
    defparam add_1723_8.INIT1 = "0xc33c";
    FA2 add_1723_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n9108), .CI0(n9108), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n13470), .CI1(n13470), .CO0(n13470), .CO1(n9110), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1723_6.INIT0 = "0xc33c";
    defparam add_1723_6.INIT1 = "0xc33c";
    FA2 add_1723_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n9106), .CI0(n9106), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n13467), .CI1(n13467), .CO0(n13467), .CO1(n9108), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1723_4.INIT0 = "0xc33c";
    defparam add_1723_4.INIT1 = "0xc33c";
    FA2 add_1723_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n13464), .CI1(n13464), .CO0(n13464), .CO1(n9106), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1723_2.INIT0 = "0xc33c";
    defparam add_1723_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n10304), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n6874), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (output \SM_Sample_Output[2] , output \SM_Sample_Output[1] , 
            output \SM_Sample_Output[0] , input GND_net, input VCC_net, 
            input n3743, input Main_Clock, output reset_n_N_195, input [31:0]\r_Adder_Total[0] , 
            input n3741, input [31:0]\r_Adder_Total[1] , output n6851, 
            output n9, output DAC_Ready, output n4, output \SM_Sample_Output[3] , 
            input DAC_Send, input reset_n_c, input n10815, input n10226, 
            output DAC_Send_adj_1, output n10855, input n21, output n10007, 
            output n8639, input n7492, output \Output_Data[17] , output \SM_DAC_Out[2] , 
            output \SM_DAC_Out[1] , output n2098, output n10380, output Clock_Counter, 
            input n6074, input n2091, output n7209, output \SM_DAC_Out[0] , 
            output n2131, output n8641, output \SM_DAC_Out[3] , output n3056, 
            output n4_adj_2, output n8621, output o_DAC_SCK_c, input n7524, 
            input n10120, input n7718, output o_DAC_MOSI_c, input n7485, 
            output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n11331;
    wire [31:0]n167;
    
    wire n4702;
    wire [31:0]n2928;
    
    wire n11333;
    wire [31:0]n3100;
    wire [31:0]n167_adj_1259;
    wire [31:0]n3137;
    wire [0:0]n2777;
    
    wire n11335, n9014, n13482;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(15[20],15[30])"*/
    
    wire n9016;
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@7(16[20],16[30])"*/
    
    wire n13443, n11337, n113, n6, n11339, n1101, n4862, n11351, 
        n3413;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(17[13],17[24])"*/
    
    wire n7491, n7487, n11427;
    wire [19:0]n4639;
    
    wire n7243, n11425;
    wire [31:0]n114;
    
    wire n11423, n11421;
    wire [4:0]SM_Sample_Output_4__N_1014;
    
    wire n11456, n11419, n11349, n25, n23, n24, n22, n10178, 
        n31, n10036, n32, n9_adj_1213, n4852, n6593, n11457, n49, 
        n28, n20, n26, n22_adj_1214, n29, n26_adj_1215;
    wire [4:0]n2846;
    
    wire n11417, n11415, n33, n24_adj_1216, n18, n20_adj_1217, n11321, 
        n11307, n11341, n11343, n11345, n11347, n25_adj_1222, n11327, 
        n11329, n11443, n10852, n7183, n11441, n11439, n9077, 
        n13434, n9075, n13431, n9073, n13428, n11437, n9071, n13425, 
        n9069, n13422, n9067, n13419, n9065, n13416, n9063, n13413, 
        n9061, n13410, n9059, n13407, n9057, n13404, n9055, n13401, 
        n9053, n13398, n9051, n13395, n9049, n13392, n9047, n13389, 
        n13386, n9044, n13527, n9042, n13524, n9040, n13521, n9038, 
        n13518, n9036, n13515, n9034, n13512, n9032, n13509, n9030, 
        n13506, n9028, n13503, n9026, n13500, n9024, n13497, n9022, 
        n13494, n9020, n13491, n9018, n13488, n13485, n11435, 
        n11365, n8347, n10398, n3440, n25_adj_1253, n26_adj_1254, 
        n22_adj_1255, n24_adj_1256, n18_adj_1257, n11323, n11325, 
        n11433, n11431, n11429, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i12_4_lut (.A(n11331), 
            .B(n167[11]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[11]));
    defparam mux_687_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i11_4_lut (.A(n11333), 
            .B(n167[10]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[10]));
    defparam mux_687_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i20_3_lut (.A(n3100[19]), 
            .B(n167_adj_1259[19]), .C(\SM_Sample_Output[1] ), .Z(n3137[19]));
    defparam mux_750_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5585_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n2777[0]));   /* synthesis lineinfo="@7(43[4],126[11])"*/
    defparam i5585_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i10_4_lut (.A(n11335), 
            .B(n167[9]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[9]));
    defparam mux_687_i10_4_lut.INIT = "0xcac0";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(VCC_net), 
        .D0(n9014), .CI0(n9014), .A1(GND_net), .B1(r_Sample_L[2]), .C1(VCC_net), 
        .D1(n13482), .CI1(n13482), .CO0(n13482), .CO1(n9016), .S0(n167_adj_1259[1]), 
        .S1(n167_adj_1259[2]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i30 (.D(n2928[30]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[30]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i30.REGSET = "RESET";
    defparam r_Sample_R__i30.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i29 (.D(n2928[29]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[29]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i29.REGSET = "RESET";
    defparam r_Sample_R__i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i28 (.D(n2928[28]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[28]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i28.REGSET = "RESET";
    defparam r_Sample_R__i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i27 (.D(n2928[27]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[27]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i27.REGSET = "RESET";
    defparam r_Sample_R__i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i26 (.D(n2928[26]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[26]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i26.REGSET = "RESET";
    defparam r_Sample_R__i26.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(VCC_net), .D1(n13443), .CI1(n13443), 
        .CO0(n13443), .CO1(n9014), .S1(n167_adj_1259[0]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i25 (.D(n2928[25]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[25]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i25.REGSET = "RESET";
    defparam r_Sample_R__i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i24 (.D(n2928[24]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[24]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i24.REGSET = "RESET";
    defparam r_Sample_R__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i23 (.D(n2928[23]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[23]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i23.REGSET = "RESET";
    defparam r_Sample_R__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i22 (.D(n2928[22]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[22]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i22.REGSET = "RESET";
    defparam r_Sample_R__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i21 (.D(n2928[21]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[21]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i21.REGSET = "RESET";
    defparam r_Sample_R__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i20 (.D(n2928[20]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[20]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i20.REGSET = "RESET";
    defparam r_Sample_R__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i19 (.D(n2928[19]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i18 (.D(n2928[18]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[18]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i17 (.D(n2928[17]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i16 (.D(n2928[16]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i15 (.D(n2928[15]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i14 (.D(n2928[14]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i13 (.D(n2928[13]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i12 (.D(n2928[12]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i9_4_lut (.A(n11337), 
            .B(n167[8]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[8]));
    defparam mux_687_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i20_4_lut (.A(\r_Adder_Total[0] [19]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[19]));
    defparam mux_745_i20_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i8_4_lut (.A(n11339), 
            .B(n167[7]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[7]));
    defparam mux_687_i8_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i11 (.D(n2928[11]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i10 (.D(n2928[10]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i9 (.D(n2928[9]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i8 (.D(n2928[8]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i7 (.D(n2928[7]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i0 (.D(n3137[0]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i0 (.D(n2928[0]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i6 (.D(n2928[6]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i5 (.D(n2928[5]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(C))" *) LUT4 i2065_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(n4702), .Z(n4862));
    defparam i2065_2_lut_3_lut.INIT = "0x8f8f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i4 (.D(n2928[4]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i3 (.D(n2928[3]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i2 (.D(n2928[2]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i1 (.D(n2928[1]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i31 (.D(n3137[31]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[31]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i31.REGSET = "RESET";
    defparam r_Sample_L__i31.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i30 (.D(n3137[30]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[30]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i30.REGSET = "RESET";
    defparam r_Sample_L__i30.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7924_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [1]), .Z(n11351));
    defparam i7924_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4646_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3413), .C(n6851), .D(Output_Data[20]), .Z(n7491));
    defparam i4646_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4642_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3413), .C(n6851), .D(Output_Data[21]), .Z(n7487));
    defparam i4642_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i19_3_lut (.A(n3100[18]), 
            .B(n167_adj_1259[18]), .C(\SM_Sample_Output[1] ), .Z(n3137[18]));
    defparam mux_750_i19_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i29 (.D(n3137[29]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[29]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i29.REGSET = "RESET";
    defparam r_Sample_L__i29.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i8_4_lut (.A(n11427), 
            .B(r_Sample_R[9]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[7]));
    defparam mux_1841_i8_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i28 (.D(n3137[28]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[28]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i28.REGSET = "RESET";
    defparam r_Sample_L__i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i27 (.D(n3137[27]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[27]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i27.REGSET = "RESET";
    defparam r_Sample_L__i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i26 (.D(n3137[26]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[26]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i26.REGSET = "RESET";
    defparam r_Sample_L__i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i25 (.D(n3137[25]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[25]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i25.REGSET = "RESET";
    defparam r_Sample_L__i25.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i4398_2_lut_3_lut (.A(n6851), 
            .B(n9), .C(DAC_Ready), .Z(n7243));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i4398_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B))" *) LUT4 i7871_2_lut (.A(r_Sample_L[9]), .B(\SM_Sample_Output[0] ), 
            .Z(n11427));
    defparam i7871_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i24 (.D(n3137[24]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[24]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i24.REGSET = "RESET";
    defparam r_Sample_L__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i1_3_lut (.A(n3100[0]), 
            .B(n167_adj_1259[0]), .C(\SM_Sample_Output[1] ), .Z(n3137[0]));
    defparam mux_750_i1_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i23 (.D(n3137[23]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[23]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i23.REGSET = "RESET";
    defparam r_Sample_L__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i22 (.D(n3137[22]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[22]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i22.REGSET = "RESET";
    defparam r_Sample_L__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i21 (.D(n3137[21]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[21]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i21.REGSET = "RESET";
    defparam r_Sample_L__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i20 (.D(n3137[20]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[20]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i20.REGSET = "RESET";
    defparam r_Sample_L__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i19 (.D(n3137[19]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i18 (.D(n3137[18]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i7_4_lut (.A(n11425), 
            .B(r_Sample_R[8]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[6]));
    defparam mux_1841_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7870_2_lut (.A(r_Sample_L[8]), .B(\SM_Sample_Output[0] ), 
            .Z(n11425));
    defparam i7870_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i17 (.D(n3137[17]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i16 (.D(n3137[16]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i15 (.D(n3137[15]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i14 (.D(n3137[14]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i1_4_lut (.A(\r_Adder_Total[0] [0]), 
            .B(n114[0]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[0]));
    defparam mux_745_i1_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i13 (.D(n3137[13]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i12 (.D(n3137[12]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i11 (.D(n3137[11]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i10 (.D(n3137[10]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i9 (.D(n3137[9]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i8 (.D(n3137[8]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i7 (.D(n3137[7]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i19_4_lut (.A(\r_Adder_Total[0] [18]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[18]));
    defparam mux_745_i19_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i6 (.D(n3137[6]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i5 (.D(n3137[5]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i4 (.D(n3137[4]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i3 (.D(n3137[3]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i2 (.D(n3137[2]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i1 (.D(n3137[1]), 
            .SP(n3741), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i0 (.D(n4639[0]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C (D)+!C !(D)))+!A (B (C (D))+!B !(C+(D)))))" *) LUT4 i1_4_lut (.A(n114[0]), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[2] ), 
            .Z(n4));
    defparam i1_4_lut.INIT = "0x1ffc";
    (* lut_function="(A+(B))" *) LUT4 i5456_2_lut (.A(n114[12]), .B(n113), 
            .Z(n114[0]));   /* synthesis lineinfo="@7(63[6],65[9])"*/
    defparam i5456_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ DAC_Send_c (.D(n2777[0]), 
            .SP(n10226), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i6_4_lut (.A(n11423), 
            .B(r_Sample_R[7]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[5]));
    defparam mux_1841_i6_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7869_2_lut (.A(r_Sample_L[7]), .B(\SM_Sample_Output[0] ), 
            .Z(n11423));
    defparam i7869_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i5_4_lut (.A(n11421), 
            .B(r_Sample_R[6]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[4]));
    defparam mux_1841_i5_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A ((C)+!B)+!A (B (C)+!B !(C+(D)))))" *) LUT4 i24_4_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[1] ), .D(\SM_Sample_Output[3] ), 
            .Z(SM_Sample_Output_4__N_1014[1]));   /* synthesis lineinfo="@7(43[4],126[11])"*/
    defparam i24_4_lut_4_lut.INIT = "0x1d1c";
    (* lut_function="(A (B))" *) LUT4 i7868_2_lut (.A(r_Sample_L[6]), .B(\SM_Sample_Output[0] ), 
            .Z(n11421));
    defparam i7868_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A (B (C)+!B (C+(D)))))" *) LUT4 i7929_4_lut_4_lut (.A(DAC_Send), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n11456));
    defparam i7929_4_lut_4_lut.INIT = "0x0c07";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i4_4_lut (.A(n11419), 
            .B(r_Sample_R[5]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[3]));
    defparam mux_1841_i4_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7923_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [2]), .Z(n11349));
    defparam i7923_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))" *) LUT4 i5633_4_lut (.A(n25), 
            .B(r_Sample_L[31]), .C(n23), .D(n24), .Z(n114[12]));   /* synthesis lineinfo="@7(63[6],65[9])"*/
    defparam i5633_4_lut.INIT = "0x3332";
    (* lut_function="(A+(B+(C)))" *) LUT4 i11_3_lut (.A(r_Sample_L[28]), .B(n22), 
            .C(r_Sample_L[20]), .Z(n25));
    defparam i11_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(r_Sample_L[23]), 
            .B(r_Sample_L[26]), .C(r_Sample_L[25]), .D(r_Sample_L[29]), 
            .Z(n23));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_477 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[1] ), 
            .Z(n10178));   /* synthesis lineinfo="@7(43[4],126[11])"*/
    defparam i1_4_lut_adj_477.INIT = "0xdccc";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(r_Sample_L[30]), 
            .B(r_Sample_L[22]), .C(r_Sample_L[21]), .D(r_Sample_L[24]), 
            .Z(n24));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(r_Sample_L[19]), 
            .B(r_Sample_L[17]), .C(r_Sample_L[27]), .D(r_Sample_L[18]), 
            .Z(n22));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((C)+!B)+!A ((C (D))+!B)))" *) LUT4 i1859_4_lut (.A(n31), 
            .B(r_Sample_L[31]), .C(n10036), .D(n32), .Z(n113));
    defparam i1859_4_lut.INIT = "0x0c4c";
    (* lut_function="(!(A (B)))" *) LUT4 i8300_2_lut (.A(n9_adj_1213), .B(reset_n_c), 
            .Z(n4852));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam i8300_2_lut.INIT = "0x7777";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i53_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n6593), .C(\SM_Sample_Output[3] ), .D(n11457), .Z(n49));   /* synthesis lineinfo="@7(102[4],102[16])"*/
    defparam i53_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B))" *) LUT4 i7867_2_lut (.A(r_Sample_L[5]), .B(\SM_Sample_Output[0] ), 
            .Z(n11419));
    defparam i7867_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(r_Sample_L[2]), 
            .B(n28), .C(n20), .D(r_Sample_L[9]), .Z(n31));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i13_4_lut (.A(r_Sample_L[25]), 
            .B(n26), .C(n22_adj_1214), .D(r_Sample_L[24]), .Z(n10036));
    defparam i13_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(n29), .B(r_Sample_L[12]), 
            .C(n26_adj_1215), .D(r_Sample_L[3]), .Z(n32));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (B)))" *) LUT4 i4319_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .C(\SM_Sample_Output[1] ), .Z(n2846[2]));   /* synthesis lineinfo="@7(43[4],126[11])"*/
    defparam i4319_3_lut.INIT = "0x3939";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i3_4_lut (.A(n11417), 
            .B(r_Sample_R[4]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[2]));
    defparam mux_1841_i3_4_lut.INIT = "0x0aca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_L[16]), .C(r_Sample_L[14]), .D(r_Sample_L[5]), 
            .Z(n28));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i7866_2_lut (.A(r_Sample_L[4]), .B(\SM_Sample_Output[0] ), 
            .Z(n11417));
    defparam i7866_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i2_4_lut (.A(n11415), 
            .B(r_Sample_R[3]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[1]));
    defparam mux_1841_i2_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7840_2_lut (.A(r_Sample_L[3]), .B(\SM_Sample_Output[0] ), 
            .Z(n11415));
    defparam i7840_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i18_3_lut (.A(n3100[17]), 
            .B(n167_adj_1259[17]), .C(\SM_Sample_Output[1] ), .Z(n3137[17]));
    defparam mux_750_i18_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(r_Sample_L[13]), .B(r_Sample_L[15]), 
            .Z(n20));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+(C+(D)))+!A !(B (D)+!B !(C+(D)))))" *) LUT4 i52_4_lut_4_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[1] ), .C(n10815), .D(\SM_Sample_Output[0] ), 
            .Z(n33));
    defparam i52_4_lut_4_lut.INIT = "0x4403";
    (* lut_function="(A (B (C (D))))" *) LUT4 i12_4_lut (.A(r_Sample_L[30]), 
            .B(n24_adj_1216), .C(n18), .D(r_Sample_L[19]), .Z(n26));
    defparam i12_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i8_4_lut_adj_478 (.A(r_Sample_L[22]), 
            .B(r_Sample_L[17]), .C(r_Sample_L[23]), .D(r_Sample_L[20]), 
            .Z(n22_adj_1214));
    defparam i8_4_lut_adj_478.INIT = "0x8000";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[3] ), .Z(n20_adj_1217));
    defparam i1_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(A (B (C (D))))" *) LUT4 i10_4_lut_adj_479 (.A(r_Sample_L[29]), 
            .B(r_Sample_L[28]), .C(r_Sample_L[26]), .D(r_Sample_L[18]), 
            .Z(n24_adj_1216));
    defparam i10_4_lut_adj_479.INIT = "0x8000";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i1 (.D(SM_Sample_Output_4__N_1014[1]), 
            .SP(n25_adj_1222), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(r_Sample_L[21]), .B(r_Sample_L[27]), 
            .Z(n18));
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut_adj_480 (.A(r_Sample_L[7]), 
            .B(r_Sample_L[6]), .C(r_Sample_L[11]), .D(r_Sample_L[8]), 
            .Z(n29));
    defparam i12_4_lut_adj_480.INIT = "0xfffe";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7906_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [16]), .Z(n11321));
    defparam i7906_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i9_3_lut (.A(r_Sample_L[4]), .B(r_Sample_L[0]), 
            .C(r_Sample_L[1]), .Z(n26_adj_1215));
    defparam i9_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (C+(D)))" *) LUT4 i7357_3_lut_4_lut (.A(DAC_Send), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .D(\SM_Sample_Output[0] ), 
            .Z(n10855));
    defparam i7357_3_lut_4_lut.INIT = "0xfff8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i1_4_lut (.A(n11307), 
            .B(n167[0]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[0]));
    defparam mux_687_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i7_4_lut (.A(n11341), 
            .B(n167[6]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[6]));
    defparam mux_687_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i18_4_lut (.A(\r_Adder_Total[0] [17]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[17]));
    defparam mux_745_i18_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i6_4_lut (.A(n11343), 
            .B(n167[5]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[5]));
    defparam mux_687_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i2_4_lut (.A(n11351), 
            .B(n167[1]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[1]));
    defparam mux_687_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i5_4_lut (.A(n11345), 
            .B(n167[4]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[4]));
    defparam mux_687_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8313_2_lut_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .Z(SM_Sample_Output_4__N_1014[0]));
    defparam i8313_2_lut_3_lut_4_lut_4_lut.INIT = "0x0101";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i17_3_lut (.A(n3100[16]), 
            .B(n167_adj_1259[16]), .C(\SM_Sample_Output[1] ), .Z(n3137[16]));
    defparam mux_750_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i4_4_lut (.A(n11347), 
            .B(n167[3]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[3]));
    defparam mux_687_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i17_4_lut (.A(\r_Adder_Total[0] [16]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[16]));
    defparam mux_745_i17_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i3_4_lut (.A(n11349), 
            .B(n167[2]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[2]));
    defparam mux_687_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7922_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [3]), .Z(n11347));
    defparam i7922_2_lut_3_lut.INIT = "0xf8f8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i15 (.D(n4639[15]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i13_4_lut (.A(\r_Adder_Total[0] [12]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[12]));
    defparam mux_745_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i12_3_lut (.A(n3100[11]), 
            .B(n167_adj_1259[11]), .C(\SM_Sample_Output[1] ), .Z(n3137[11]));
    defparam mux_750_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i12_4_lut (.A(\r_Adder_Total[0] [11]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[11]));
    defparam mux_745_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i11_3_lut (.A(n3100[10]), 
            .B(n167_adj_1259[10]), .C(\SM_Sample_Output[1] ), .Z(n3137[10]));
    defparam mux_750_i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i14 (.D(n4639[14]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7921_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [4]), .Z(n11345));
    defparam i7921_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i11_4_lut (.A(\r_Adder_Total[0] [10]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[10]));
    defparam mux_745_i11_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i13 (.D(n4639[13]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i12 (.D(n4639[12]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i11 (.D(n4639[11]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i10 (.D(n4639[10]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i9 (.D(n4639[9]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i8 (.D(n4639[8]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i7 (.D(n4639[7]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i6 (.D(n4639[6]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i5 (.D(n4639[5]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i4 (.D(n4639[4]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i3 (.D(n4639[3]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i2 (.D(n4639[2]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i1 (.D(n4639[1]), 
            .SP(n6851), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n6851), .CK(Main_Clock), .SR(n7243), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i10_3_lut (.A(n3100[9]), 
            .B(n167_adj_1259[9]), .C(\SM_Sample_Output[1] ), .Z(n3137[9]));
    defparam mux_750_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7910_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [13]), .Z(n11327));
    defparam i7910_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i10_4_lut (.A(\r_Adder_Total[0] [9]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[9]));
    defparam mux_745_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i16_3_lut (.A(n3100[15]), 
            .B(n167_adj_1259[15]), .C(\SM_Sample_Output[1] ), .Z(n3137[15]));
    defparam mux_750_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1877_3_lut_4_lut (.A(DAC_Send), 
            .B(DAC_Ready), .C(n1101), .D(\SM_Sample_Output[1] ), .Z(n4702));
    defparam i1877_3_lut_4_lut.INIT = "0xf088";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n9));   /* synthesis lineinfo="@7(113[4],113[13])"*/
    defparam i2_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i9_3_lut (.A(n3100[8]), 
            .B(n167_adj_1259[8]), .C(\SM_Sample_Output[1] ), .Z(n3137[8]));
    defparam mux_750_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i9_4_lut (.A(\r_Adder_Total[0] [8]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[8]));
    defparam mux_745_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i8_3_lut (.A(n3100[7]), 
            .B(n167_adj_1259[7]), .C(\SM_Sample_Output[1] ), .Z(n3137[7]));
    defparam mux_750_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i5750_1_lut (.A(reset_n_c), .Z(reset_n_N_195));
    defparam i5750_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i8_4_lut (.A(\r_Adder_Total[0] [7]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[7]));
    defparam mux_745_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7911_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [12]), .Z(n11329));
    defparam i7911_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i7_3_lut (.A(n3100[6]), 
            .B(n167_adj_1259[6]), .C(\SM_Sample_Output[1] ), .Z(n3137[6]));
    defparam mux_750_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i16_4_lut (.A(\r_Adder_Total[0] [15]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[15]));
    defparam mux_745_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i7_4_lut (.A(\r_Adder_Total[0] [6]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[6]));
    defparam mux_745_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i6_3_lut (.A(n3100[5]), 
            .B(n167_adj_1259[5]), .C(\SM_Sample_Output[1] ), .Z(n3137[5]));
    defparam mux_750_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i6_4_lut (.A(\r_Adder_Total[0] [5]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[5]));
    defparam mux_745_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i5_3_lut (.A(n3100[4]), 
            .B(n167_adj_1259[4]), .C(\SM_Sample_Output[1] ), .Z(n3137[4]));
    defparam mux_750_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i5_4_lut (.A(\r_Adder_Total[0] [4]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[4]));
    defparam mux_745_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i4_3_lut (.A(n3100[3]), 
            .B(n167_adj_1259[3]), .C(\SM_Sample_Output[1] ), .Z(n3137[3]));
    defparam mux_750_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i4_4_lut (.A(\r_Adder_Total[0] [3]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[3]));
    defparam mux_745_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i3_3_lut (.A(n3100[2]), 
            .B(n167_adj_1259[2]), .C(\SM_Sample_Output[1] ), .Z(n3137[2]));
    defparam mux_750_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i3_4_lut (.A(\r_Adder_Total[0] [2]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[2]));
    defparam mux_745_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i32_3_lut (.A(n3100[31]), 
            .B(n167_adj_1259[31]), .C(\SM_Sample_Output[1] ), .Z(n3137[31]));
    defparam mux_750_i32_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i2_3_lut (.A(n3100[1]), 
            .B(n167_adj_1259[1]), .C(\SM_Sample_Output[1] ), .Z(n3137[1]));
    defparam mux_750_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i2_4_lut (.A(\r_Adder_Total[0] [1]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[1]));
    defparam mux_745_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7912_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [11]), .Z(n11331));
    defparam i7912_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i32_4_lut (.A(\r_Adder_Total[0] [31]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[31]));
    defparam mux_745_i32_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i16_4_lut (.A(n11443), 
            .B(r_Sample_R[17]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[15]));
    defparam mux_1841_i16_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7880_2_lut (.A(r_Sample_L[17]), .B(\SM_Sample_Output[0] ), 
            .Z(n11443));
    defparam i7880_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7915_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [10]), .Z(n11333));
    defparam i7915_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i8289_4_lut (.A(reset_n_c), 
            .B(\SM_Sample_Output[0] ), .C(n10852), .D(n20_adj_1217), .Z(n7183));
    defparam i8289_4_lut.INIT = "0x575f";
    (* lut_function="(A+(B (C+(D))+!B !((D)+!C)))" *) LUT4 i7354_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(n11456), .D(\SM_Sample_Output[3] ), 
            .Z(n10852));
    defparam i7354_4_lut.INIT = "0xeefa";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i15_4_lut (.A(n11441), 
            .B(r_Sample_R[16]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[14]));
    defparam mux_1841_i15_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i15_3_lut (.A(n3100[14]), 
            .B(n167_adj_1259[14]), .C(\SM_Sample_Output[1] ), .Z(n3137[14]));
    defparam mux_750_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i7879_2_lut (.A(r_Sample_L[16]), .B(\SM_Sample_Output[0] ), 
            .Z(n11441));
    defparam i7879_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7916_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [9]), .Z(n11335));
    defparam i7916_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i15_4_lut (.A(\r_Adder_Total[0] [14]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[14]));
    defparam mux_745_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i14_3_lut (.A(n3100[13]), 
            .B(n167_adj_1259[13]), .C(\SM_Sample_Output[1] ), .Z(n3137[13]));
    defparam mux_750_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7917_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [8]), .Z(n11337));
    defparam i7917_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i14_4_lut (.A(n11439), 
            .B(r_Sample_R[15]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[13]));
    defparam mux_1841_i14_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7878_2_lut (.A(r_Sample_L[15]), .B(\SM_Sample_Output[0] ), 
            .Z(n11439));
    defparam i7878_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i3 (.D(n10178), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n4852), .Q(\SM_Sample_Output[3] ));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam SM_Sample_Output__i3.REGSET = "RESET";
    defparam SM_Sample_Output__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7918_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [7]), .Z(n11339));
    defparam i7918_2_lut_3_lut.INIT = "0xf8f8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i2 (.D(n2846[2]), 
            .SP(n21), .CK(Main_Clock), .SR(n4852), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B (C+(D)))))" *) LUT4 i8603_4_lut (.A(reset_n_c), 
            .B(\SM_Sample_Output[2] ), .C(n49), .D(n33), .Z(n25_adj_1222));
    defparam i8603_4_lut.INIT = "0x5d5f";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i0 (.D(SM_Sample_Output_4__N_1014[0]), 
            .SP(n7183), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_18_add_5_33 (.A0(GND_net), .B0(r_Sample_R[31]), .C0(GND_net), 
        .D0(n9077), .CI0(n9077), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13434), .CI1(n13434), .CO0(n13434), .S0(n167[31]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_33.INIT0 = "0xc33c";
    defparam add_18_add_5_33.INIT1 = "0xc33c";
    FA2 add_18_add_5_31 (.A0(GND_net), .B0(r_Sample_R[29]), .C0(GND_net), 
        .D0(n9075), .CI0(n9075), .A1(GND_net), .B1(r_Sample_R[30]), 
        .C1(GND_net), .D1(n13431), .CI1(n13431), .CO0(n13431), .CO1(n9077), 
        .S0(n167[29]), .S1(n167[30]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_31.INIT0 = "0xc33c";
    defparam add_18_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7887_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [0]), .Z(n11307));
    defparam i7887_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i31_3_lut (.A(n3100[30]), 
            .B(n167_adj_1259[30]), .C(\SM_Sample_Output[1] ), .Z(n3137[30]));
    defparam mux_750_i31_3_lut.INIT = "0xcaca";
    FA2 add_18_add_5_29 (.A0(GND_net), .B0(r_Sample_R[27]), .C0(GND_net), 
        .D0(n9073), .CI0(n9073), .A1(GND_net), .B1(r_Sample_R[28]), 
        .C1(GND_net), .D1(n13428), .CI1(n13428), .CO0(n13428), .CO1(n9075), 
        .S0(n167[27]), .S1(n167[28]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_29.INIT0 = "0xc33c";
    defparam add_18_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i13_4_lut (.A(n11437), 
            .B(r_Sample_R[14]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[12]));
    defparam mux_1841_i13_4_lut.INIT = "0x0aca";
    FA2 add_18_add_5_27 (.A0(GND_net), .B0(r_Sample_R[25]), .C0(GND_net), 
        .D0(n9071), .CI0(n9071), .A1(GND_net), .B1(r_Sample_R[26]), 
        .C1(GND_net), .D1(n13425), .CI1(n13425), .CO0(n13425), .CO1(n9073), 
        .S0(n167[25]), .S1(n167[26]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_27.INIT0 = "0xc33c";
    defparam add_18_add_5_27.INIT1 = "0xc33c";
    FA2 add_18_add_5_25 (.A0(GND_net), .B0(r_Sample_R[23]), .C0(GND_net), 
        .D0(n9069), .CI0(n9069), .A1(GND_net), .B1(r_Sample_R[24]), 
        .C1(GND_net), .D1(n13422), .CI1(n13422), .CO0(n13422), .CO1(n9071), 
        .S0(n167[23]), .S1(n167[24]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_25.INIT0 = "0xc33c";
    defparam add_18_add_5_25.INIT1 = "0xc33c";
    FA2 add_18_add_5_23 (.A0(GND_net), .B0(r_Sample_R[21]), .C0(GND_net), 
        .D0(n9067), .CI0(n9067), .A1(GND_net), .B1(r_Sample_R[22]), 
        .C1(GND_net), .D1(n13419), .CI1(n13419), .CO0(n13419), .CO1(n9069), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_23.INIT0 = "0xc33c";
    defparam add_18_add_5_23.INIT1 = "0xc33c";
    FA2 add_18_add_5_21 (.A0(GND_net), .B0(r_Sample_R[19]), .C0(GND_net), 
        .D0(n9065), .CI0(n9065), .A1(GND_net), .B1(r_Sample_R[20]), 
        .C1(GND_net), .D1(n13416), .CI1(n13416), .CO0(n13416), .CO1(n9067), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_21.INIT0 = "0xc33c";
    defparam add_18_add_5_21.INIT1 = "0xc33c";
    FA2 add_18_add_5_19 (.A0(GND_net), .B0(r_Sample_R[17]), .C0(GND_net), 
        .D0(n9063), .CI0(n9063), .A1(GND_net), .B1(r_Sample_R[18]), 
        .C1(GND_net), .D1(n13413), .CI1(n13413), .CO0(n13413), .CO1(n9065), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_19.INIT0 = "0xc33c";
    defparam add_18_add_5_19.INIT1 = "0xc33c";
    FA2 add_18_add_5_17 (.A0(GND_net), .B0(r_Sample_R[15]), .C0(VCC_net), 
        .D0(n9061), .CI0(n9061), .A1(GND_net), .B1(r_Sample_R[16]), 
        .C1(VCC_net), .D1(n13410), .CI1(n13410), .CO0(n13410), .CO1(n9063), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_17.INIT0 = "0xc33c";
    defparam add_18_add_5_17.INIT1 = "0xc33c";
    FA2 add_18_add_5_15 (.A0(GND_net), .B0(r_Sample_R[13]), .C0(VCC_net), 
        .D0(n9059), .CI0(n9059), .A1(GND_net), .B1(r_Sample_R[14]), 
        .C1(VCC_net), .D1(n13407), .CI1(n13407), .CO0(n13407), .CO1(n9061), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_15.INIT0 = "0xc33c";
    defparam add_18_add_5_15.INIT1 = "0xc33c";
    FA2 add_18_add_5_13 (.A0(GND_net), .B0(r_Sample_R[11]), .C0(VCC_net), 
        .D0(n9057), .CI0(n9057), .A1(GND_net), .B1(r_Sample_R[12]), 
        .C1(VCC_net), .D1(n13404), .CI1(n13404), .CO0(n13404), .CO1(n9059), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_13.INIT0 = "0xc33c";
    defparam add_18_add_5_13.INIT1 = "0xc33c";
    FA2 add_18_add_5_11 (.A0(GND_net), .B0(r_Sample_R[9]), .C0(VCC_net), 
        .D0(n9055), .CI0(n9055), .A1(GND_net), .B1(r_Sample_R[10]), 
        .C1(VCC_net), .D1(n13401), .CI1(n13401), .CO0(n13401), .CO1(n9057), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_11.INIT0 = "0xc33c";
    defparam add_18_add_5_11.INIT1 = "0xc33c";
    FA2 add_18_add_5_9 (.A0(GND_net), .B0(r_Sample_R[7]), .C0(VCC_net), 
        .D0(n9053), .CI0(n9053), .A1(GND_net), .B1(r_Sample_R[8]), .C1(VCC_net), 
        .D1(n13398), .CI1(n13398), .CO0(n13398), .CO1(n9055), .S0(n167[7]), 
        .S1(n167[8]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_9.INIT0 = "0xc33c";
    defparam add_18_add_5_9.INIT1 = "0xc33c";
    FA2 add_18_add_5_7 (.A0(GND_net), .B0(r_Sample_R[5]), .C0(VCC_net), 
        .D0(n9051), .CI0(n9051), .A1(GND_net), .B1(r_Sample_R[6]), .C1(VCC_net), 
        .D1(n13395), .CI1(n13395), .CO0(n13395), .CO1(n9053), .S0(n167[5]), 
        .S1(n167[6]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_7.INIT0 = "0xc33c";
    defparam add_18_add_5_7.INIT1 = "0xc33c";
    FA2 add_18_add_5_5 (.A0(GND_net), .B0(r_Sample_R[3]), .C0(VCC_net), 
        .D0(n9049), .CI0(n9049), .A1(GND_net), .B1(r_Sample_R[4]), .C1(VCC_net), 
        .D1(n13392), .CI1(n13392), .CO0(n13392), .CO1(n9051), .S0(n167[3]), 
        .S1(n167[4]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_5.INIT0 = "0xc33c";
    defparam add_18_add_5_5.INIT1 = "0xc33c";
    FA2 add_18_add_5_3 (.A0(GND_net), .B0(r_Sample_R[1]), .C0(VCC_net), 
        .D0(n9047), .CI0(n9047), .A1(GND_net), .B1(r_Sample_R[2]), .C1(VCC_net), 
        .D1(n13389), .CI1(n13389), .CO0(n13389), .CO1(n9049), .S0(n167[1]), 
        .S1(n167[2]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_3.INIT0 = "0xc33c";
    defparam add_18_add_5_3.INIT1 = "0xc33c";
    FA2 add_18_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_R[0]), .C1(VCC_net), .D1(n13386), .CI1(n13386), 
        .CO0(n13386), .CO1(n9047), .S1(n167[0]));   /* synthesis lineinfo="@7(98[20],98[46])"*/
    defparam add_18_add_5_1.INIT0 = "0xc33c";
    defparam add_18_add_5_1.INIT1 = "0xc33c";
    FA2 add_11_add_5_33 (.A0(GND_net), .B0(r_Sample_L[31]), .C0(GND_net), 
        .D0(n9044), .CI0(n9044), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13527), .CI1(n13527), .CO0(n13527), .S0(n167_adj_1259[31]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_33.INIT0 = "0xc33c";
    defparam add_11_add_5_33.INIT1 = "0xc33c";
    FA2 add_11_add_5_31 (.A0(GND_net), .B0(r_Sample_L[29]), .C0(GND_net), 
        .D0(n9042), .CI0(n9042), .A1(GND_net), .B1(r_Sample_L[30]), 
        .C1(GND_net), .D1(n13524), .CI1(n13524), .CO0(n13524), .CO1(n9044), 
        .S0(n167_adj_1259[29]), .S1(n167_adj_1259[30]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_31.INIT0 = "0xc33c";
    defparam add_11_add_5_31.INIT1 = "0xc33c";
    FA2 add_11_add_5_29 (.A0(GND_net), .B0(r_Sample_L[27]), .C0(GND_net), 
        .D0(n9040), .CI0(n9040), .A1(GND_net), .B1(r_Sample_L[28]), 
        .C1(GND_net), .D1(n13521), .CI1(n13521), .CO0(n13521), .CO1(n9042), 
        .S0(n167_adj_1259[27]), .S1(n167_adj_1259[28]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_29.INIT0 = "0xc33c";
    defparam add_11_add_5_29.INIT1 = "0xc33c";
    FA2 add_11_add_5_27 (.A0(GND_net), .B0(r_Sample_L[25]), .C0(GND_net), 
        .D0(n9038), .CI0(n9038), .A1(GND_net), .B1(r_Sample_L[26]), 
        .C1(GND_net), .D1(n13518), .CI1(n13518), .CO0(n13518), .CO1(n9040), 
        .S0(n167_adj_1259[25]), .S1(n167_adj_1259[26]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_27.INIT0 = "0xc33c";
    defparam add_11_add_5_27.INIT1 = "0xc33c";
    FA2 add_11_add_5_25 (.A0(GND_net), .B0(r_Sample_L[23]), .C0(GND_net), 
        .D0(n9036), .CI0(n9036), .A1(GND_net), .B1(r_Sample_L[24]), 
        .C1(GND_net), .D1(n13515), .CI1(n13515), .CO0(n13515), .CO1(n9038), 
        .S0(n167_adj_1259[23]), .S1(n167_adj_1259[24]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_25.INIT0 = "0xc33c";
    defparam add_11_add_5_25.INIT1 = "0xc33c";
    FA2 add_11_add_5_23 (.A0(GND_net), .B0(r_Sample_L[21]), .C0(GND_net), 
        .D0(n9034), .CI0(n9034), .A1(GND_net), .B1(r_Sample_L[22]), 
        .C1(GND_net), .D1(n13512), .CI1(n13512), .CO0(n13512), .CO1(n9036), 
        .S0(n167_adj_1259[21]), .S1(n167_adj_1259[22]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_23.INIT0 = "0xc33c";
    defparam add_11_add_5_23.INIT1 = "0xc33c";
    FA2 add_11_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(GND_net), 
        .D0(n9032), .CI0(n9032), .A1(GND_net), .B1(r_Sample_L[20]), 
        .C1(GND_net), .D1(n13509), .CI1(n13509), .CO0(n13509), .CO1(n9034), 
        .S0(n167_adj_1259[19]), .S1(n167_adj_1259[20]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_21.INIT0 = "0xc33c";
    defparam add_11_add_5_21.INIT1 = "0xc33c";
    FA2 add_11_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(GND_net), 
        .D0(n9030), .CI0(n9030), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(GND_net), .D1(n13506), .CI1(n13506), .CO0(n13506), .CO1(n9032), 
        .S0(n167_adj_1259[17]), .S1(n167_adj_1259[18]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_19.INIT0 = "0xc33c";
    defparam add_11_add_5_19.INIT1 = "0xc33c";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(VCC_net), 
        .D0(n9028), .CI0(n9028), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(VCC_net), .D1(n13503), .CI1(n13503), .CO0(n13503), .CO1(n9030), 
        .S0(n167_adj_1259[15]), .S1(n167_adj_1259[16]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(VCC_net), 
        .D0(n9026), .CI0(n9026), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(VCC_net), .D1(n13500), .CI1(n13500), .CO0(n13500), .CO1(n9028), 
        .S0(n167_adj_1259[13]), .S1(n167_adj_1259[14]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(VCC_net), 
        .D0(n9024), .CI0(n9024), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(VCC_net), .D1(n13497), .CI1(n13497), .CO0(n13497), .CO1(n9026), 
        .S0(n167_adj_1259[11]), .S1(n167_adj_1259[12]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(VCC_net), 
        .D0(n9022), .CI0(n9022), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(VCC_net), .D1(n13494), .CI1(n13494), .CO0(n13494), .CO1(n9024), 
        .S0(n167_adj_1259[9]), .S1(n167_adj_1259[10]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(VCC_net), 
        .D0(n9020), .CI0(n9020), .A1(GND_net), .B1(r_Sample_L[8]), .C1(VCC_net), 
        .D1(n13491), .CI1(n13491), .CO0(n13491), .CO1(n9022), .S0(n167_adj_1259[7]), 
        .S1(n167_adj_1259[8]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(VCC_net), 
        .D0(n9018), .CI0(n9018), .A1(GND_net), .B1(r_Sample_L[6]), .C1(VCC_net), 
        .D1(n13488), .CI1(n13488), .CO0(n13488), .CO1(n9020), .S0(n167_adj_1259[5]), 
        .S1(n167_adj_1259[6]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(VCC_net), 
        .D0(n9016), .CI0(n9016), .A1(GND_net), .B1(r_Sample_L[4]), .C1(VCC_net), 
        .D1(n13485), .CI1(n13485), .CO0(n13485), .CO1(n9018), .S0(n167_adj_1259[3]), 
        .S1(n167_adj_1259[4]));   /* synthesis lineinfo="@7(73[20],73[46])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i7877_2_lut (.A(r_Sample_L[14]), .B(\SM_Sample_Output[0] ), 
            .Z(n11437));
    defparam i7877_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i31_4_lut (.A(\r_Adder_Total[0] [30]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[30]));
    defparam mux_745_i31_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A ((C+(D))+!B)+!A (((D)+!C)+!B)))" *) LUT4 i7996_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .D(\SM_Sample_Output[0] ), 
            .Z(n11457));
    defparam i7996_4_lut.INIT = "0x0048";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_2_lut_3_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .Z(n10007));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[3] ), 
            .Z(n9_adj_1213));   /* synthesis lineinfo="@7(102[4],102[16])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i12_4_lut (.A(n11435), 
            .B(r_Sample_R[13]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[11]));
    defparam mux_1841_i12_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i1_4_lut (.A(n11365), 
            .B(r_Sample_R[2]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[0]));
    defparam mux_1841_i1_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7954_2_lut (.A(r_Sample_L[2]), .B(\SM_Sample_Output[0] ), 
            .Z(n11365));
    defparam i7954_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+(D))+!A (B+((D)+!C))))" *) LUT4 i8315_4_lut (.A(n8347), 
            .B(reset_n_N_195), .C(n10398), .D(n3440), .Z(n6851));
    defparam i8315_4_lut.INIT = "0x0032";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i32_4_lut (.A(\r_Adder_Total[1] [31]), 
            .B(n167[31]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[31]));
    defparam mux_687_i32_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (B+((D)+!C)))" *) LUT4 i1876_4_lut (.A(DAC_Ready), 
            .B(n6593), .C(n9), .D(\SM_Sample_Output[3] ), .Z(n3440));
    defparam i1876_4_lut.INIT = "0xf5c5";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[2] ), .Z(n6593));   /* synthesis lineinfo="@7(102[4],102[16])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5836_3_lut (.A(n4702), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n8639));
    defparam i5836_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i5502_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n8347));
    defparam i5502_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B (C)+!B (C+!(D)))))" *) LUT4 i2_4_lut (.A(r_Sample_R[31]), 
            .B(n25_adj_1253), .C(DAC_Ready), .D(n26_adj_1254), .Z(n1101));   /* synthesis lineinfo="@7(87[5],94[8])"*/
    defparam i2_4_lut.INIT = "0x0504";
    (* lut_function="(A+(B+(C)))" *) LUT4 i11_3_lut_adj_481 (.A(r_Sample_R[28]), 
            .B(n22_adj_1255), .C(r_Sample_R[20]), .Z(n25_adj_1253));
    defparam i11_3_lut_adj_481.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_482 (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[3] ), .Z(n10398));   /* synthesis lineinfo="@7(113[4],113[13])"*/
    defparam i1_2_lut_adj_482.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut_adj_483 (.A(r_Sample_R[23]), 
            .B(n24_adj_1256), .C(n18_adj_1257), .D(r_Sample_R[25]), .Z(n26_adj_1254));
    defparam i12_4_lut_adj_483.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut_adj_484 (.A(r_Sample_R[19]), 
            .B(r_Sample_R[17]), .C(r_Sample_R[27]), .D(r_Sample_R[18]), 
            .Z(n22_adj_1255));
    defparam i8_4_lut_adj_484.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut_adj_485 (.A(r_Sample_R[30]), 
            .B(r_Sample_R[22]), .C(r_Sample_R[21]), .D(r_Sample_R[24]), 
            .Z(n24_adj_1256));
    defparam i10_4_lut_adj_485.INIT = "0xfffe";
    (* lut_function="(!(A+!(B)))" *) LUT4 i923_2_lut (.A(n9), .B(DAC_Ready), 
            .Z(n3413));
    defparam i923_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i4_2_lut_adj_486 (.A(r_Sample_R[26]), 
            .B(r_Sample_R[29]), .Z(n18_adj_1257));
    defparam i4_2_lut_adj_486.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut_adj_487 (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(49[10],49[30])"*/
    defparam i4_2_lut_adj_487.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i31_4_lut (.A(\r_Adder_Total[1] [30]), 
            .B(n167[30]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[30]));
    defparam mux_687_i31_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i30_4_lut (.A(\r_Adder_Total[1] [29]), 
            .B(n167[29]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[29]));
    defparam mux_687_i30_4_lut.INIT = "0xc0ca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i17 (.D(n7492), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i29_4_lut (.A(\r_Adder_Total[1] [28]), 
            .B(n167[28]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[28]));
    defparam mux_687_i29_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B))" *) LUT4 i7874_2_lut (.A(r_Sample_L[13]), .B(\SM_Sample_Output[0] ), 
            .Z(n11435));
    defparam i7874_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i28_4_lut (.A(\r_Adder_Total[1] [27]), 
            .B(n167[27]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[27]));
    defparam mux_687_i28_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i27_4_lut (.A(\r_Adder_Total[1] [26]), 
            .B(n167[26]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[26]));
    defparam mux_687_i27_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i26_4_lut (.A(\r_Adder_Total[1] [25]), 
            .B(n167[25]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[25]));
    defparam mux_687_i26_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i30_3_lut (.A(n3100[29]), 
            .B(n167_adj_1259[29]), .C(\SM_Sample_Output[1] ), .Z(n3137[29]));
    defparam mux_750_i30_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i25_4_lut (.A(\r_Adder_Total[1] [24]), 
            .B(n167[24]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[24]));
    defparam mux_687_i25_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i24_4_lut (.A(\r_Adder_Total[1] [23]), 
            .B(n167[23]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[23]));
    defparam mux_687_i24_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i23_4_lut (.A(\r_Adder_Total[1] [22]), 
            .B(n167[22]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[22]));
    defparam mux_687_i23_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i22_4_lut (.A(\r_Adder_Total[1] [21]), 
            .B(n167[21]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[21]));
    defparam mux_687_i22_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i21_4_lut (.A(\r_Adder_Total[1] [20]), 
            .B(n167[20]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[20]));
    defparam mux_687_i21_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i30_4_lut (.A(\r_Adder_Total[0] [29]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[29]));
    defparam mux_745_i30_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i20_4_lut (.A(\r_Adder_Total[1] [19]), 
            .B(n167[19]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[19]));
    defparam mux_687_i20_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i19_4_lut (.A(\r_Adder_Total[1] [18]), 
            .B(n167[18]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[18]));
    defparam mux_687_i19_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_687_i18_4_lut (.A(\r_Adder_Total[1] [17]), 
            .B(n167[17]), .C(\SM_Sample_Output[2] ), .D(n4862), .Z(n2928[17]));
    defparam mux_687_i18_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i29_3_lut (.A(n3100[28]), 
            .B(n167_adj_1259[28]), .C(\SM_Sample_Output[1] ), .Z(n3137[28]));
    defparam mux_750_i29_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i17_4_lut (.A(n11321), 
            .B(n167[16]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[16]));
    defparam mux_687_i17_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i16_4_lut (.A(n11323), 
            .B(n167[15]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[15]));
    defparam mux_687_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i15_4_lut (.A(n11325), 
            .B(n167[14]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[14]));
    defparam mux_687_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i14_4_lut (.A(n11327), 
            .B(n167[13]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[13]));
    defparam mux_687_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_687_i13_4_lut (.A(n11329), 
            .B(n167[12]), .C(\SM_Sample_Output[2] ), .D(n4702), .Z(n2928[12]));
    defparam mux_687_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i29_4_lut (.A(\r_Adder_Total[0] [28]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[28]));
    defparam mux_745_i29_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i28_3_lut (.A(n3100[27]), 
            .B(n167_adj_1259[27]), .C(\SM_Sample_Output[1] ), .Z(n3137[27]));
    defparam mux_750_i28_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i28_4_lut (.A(\r_Adder_Total[0] [27]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[27]));
    defparam mux_745_i28_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i27_3_lut (.A(n3100[26]), 
            .B(n167_adj_1259[26]), .C(\SM_Sample_Output[1] ), .Z(n3137[26]));
    defparam mux_750_i27_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i27_4_lut (.A(\r_Adder_Total[0] [26]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[26]));
    defparam mux_745_i27_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i26_3_lut (.A(n3100[25]), 
            .B(n167_adj_1259[25]), .C(\SM_Sample_Output[1] ), .Z(n3137[25]));
    defparam mux_750_i26_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i26_4_lut (.A(\r_Adder_Total[0] [25]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[25]));
    defparam mux_745_i26_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7919_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [6]), .Z(n11341));
    defparam i7919_2_lut_3_lut.INIT = "0xf8f8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i20 (.D(n7491), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i21 (.D(n7487), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i11_4_lut (.A(n11433), 
            .B(r_Sample_R[12]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[10]));
    defparam mux_1841_i11_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7920_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [5]), .Z(n11343));
    defparam i7920_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i25_3_lut (.A(n3100[24]), 
            .B(n167_adj_1259[24]), .C(\SM_Sample_Output[1] ), .Z(n3137[24]));
    defparam mux_750_i25_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i14_4_lut (.A(\r_Adder_Total[0] [13]), 
            .B(n114[12]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[13]));
    defparam mux_745_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i25_4_lut (.A(\r_Adder_Total[0] [24]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[24]));
    defparam mux_745_i25_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i24_3_lut (.A(n3100[23]), 
            .B(n167_adj_1259[23]), .C(\SM_Sample_Output[1] ), .Z(n3137[23]));
    defparam mux_750_i24_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i7875_2_lut (.A(r_Sample_L[12]), .B(\SM_Sample_Output[0] ), 
            .Z(n11433));
    defparam i7875_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i24_4_lut (.A(\r_Adder_Total[0] [23]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[23]));
    defparam mux_745_i24_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i23_3_lut (.A(n3100[22]), 
            .B(n167_adj_1259[22]), .C(\SM_Sample_Output[1] ), .Z(n3137[22]));
    defparam mux_750_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i23_4_lut (.A(\r_Adder_Total[0] [22]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[22]));
    defparam mux_745_i23_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i22_3_lut (.A(n3100[21]), 
            .B(n167_adj_1259[21]), .C(\SM_Sample_Output[1] ), .Z(n3137[21]));
    defparam mux_750_i22_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i13_3_lut (.A(n3100[12]), 
            .B(n167_adj_1259[12]), .C(\SM_Sample_Output[1] ), .Z(n3137[12]));
    defparam mux_750_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i22_4_lut (.A(\r_Adder_Total[0] [21]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[21]));
    defparam mux_745_i22_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i10_4_lut (.A(n11431), 
            .B(r_Sample_R[11]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[9]));
    defparam mux_1841_i10_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_750_i21_3_lut (.A(n3100[20]), 
            .B(n167_adj_1259[20]), .C(\SM_Sample_Output[1] ), .Z(n3137[20]));
    defparam mux_750_i21_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_745_i21_4_lut (.A(\r_Adder_Total[0] [20]), 
            .B(n113), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3100[20]));
    defparam mux_745_i21_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7909_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [14]), .Z(n11325));
    defparam i7909_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B))" *) LUT4 i7873_2_lut (.A(r_Sample_L[11]), .B(\SM_Sample_Output[0] ), 
            .Z(n11431));
    defparam i7873_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i7907_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(n1101), .C(\r_Adder_Total[1] [15]), .Z(n11323));
    defparam i7907_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_1841_i9_4_lut (.A(n11429), 
            .B(r_Sample_R[10]), .C(n3413), .D(r_Sample_R[31]), .Z(n4639[8]));
    defparam mux_1841_i9_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i7872_2_lut (.A(r_Sample_L[10]), .B(\SM_Sample_Output[0] ), 
            .Z(n11429));
    defparam i7872_2_lut.INIT = "0x8888";
    DAC_SPI_Out dac (.\SM_DAC_Out[2] (\SM_DAC_Out[2] ), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .n2098(n2098), .n10380(n10380), .Clock_Counter(Clock_Counter), 
            .n6074(n6074), .n2091(n2091), .n7209(n7209), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .DAC_Send(DAC_Send_adj_1), .reset_n_c(reset_n_c), .n2131(n2131), 
            .n8641(n8641), .\Output_Data[0] (Output_Data[0]), .Main_Clock(Main_Clock), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .n3056(n3056), .n4(n4_adj_2), 
            .n8621(n8621), .reset_n_N_195(reset_n_N_195), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n7524(n7524), .DAC_Ready(DAC_Ready), 
            .n10120(n10120), .n7718(n7718), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n7485(n7485), .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@7(21[14],21[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i31 (.D(n2928[31]), 
            .SP(n3743), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[31]));   /* synthesis lineinfo="@7(34[9],128[5])"*/
    defparam r_Sample_R__i31.REGSET = "RESET";
    defparam r_Sample_R__i31.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , output n2098, 
            output n10380, output Clock_Counter, input n6074, input n2091, 
            output n7209, output \SM_DAC_Out[0] , input DAC_Send, input reset_n_c, 
            output n2131, output n8641, input \Output_Data[0] , input Main_Clock, 
            output \SM_DAC_Out[3] , output n3056, output n4, output n8621, 
            input reset_n_N_195, input \Output_Data[21] , input \Output_Data[20] , 
            input \Output_Data[17] , input \Output_Data[16] , input \Output_Data[15] , 
            input \Output_Data[14] , input \Output_Data[13] , input \Output_Data[12] , 
            input \Output_Data[11] , input \Output_Data[10] , input \Output_Data[9] , 
            input \Output_Data[8] , input \Output_Data[7] , input \Output_Data[6] , 
            input \Output_Data[5] , input \Output_Data[4] , input \Output_Data[3] , 
            input \Output_Data[2] , input \Output_Data[1] , output o_DAC_SCK_c, 
            input n7524, output DAC_Ready, input n10120, input n7718, 
            output o_DAC_MOSI_c, input n7485, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n8633, n6584, n6068, n8322, n15, n4_c, n7070;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n8879;
    wire [4:0]n25;
    
    wire n12374, n11277, n11276, n12377, n3696;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n11285, n11286, n6, n12380, n12383, n24, o_Ready_N_1152;
    wire [0:0]n3034;
    
    wire n10354, n6841, n11288, n11289, n12, n7094, n7476, n22, 
        n6_adj_1211, n11283, n11282, n8, n6591, n8273, o_SPI_Data_N_1150, 
        n10050, n15_adj_1212, n12371, n10871, n10853, n12368, GND_net, 
        VCC_net;
    
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i8310_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n8633), .D(n6584), .Z(n2098));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i8310_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4364_2_lut_4_lut (.A(n10380), 
            .B(Clock_Counter), .C(n6074), .D(n2091), .Z(n7209));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4364_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(\SM_DAC_Out[0] ), .B(DAC_Send), 
            .Z(n6068));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A !(D)))" *) LUT4 i8294_2_lut_4_lut (.A(n10380), 
            .B(Clock_Counter), .C(n6074), .D(n2091), .Z(n8322));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i8294_2_lut_4_lut.INIT = "0x7f00";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_c), .Z(n7070));
    defparam i1_4_lut_4_lut.INIT = "0xd555";
    (* lut_function="(A (B (C)))" *) LUT4 i6024_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n8879));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6024_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i6021_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6021_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i6028_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6028_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n12374_bdd_4_lut (.A(n12374), 
            .B(n11277), .C(n11276), .D(Current_Bit[2]), .Z(n12377));
    defparam n12374_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))" *) LUT4 i5796_2_lut (.A(\SM_DAC_Out[0] ), .B(n2131), 
            .Z(n8641));
    defparam i5796_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n11285), .C(n11286), .D(Current_Bit[2]), .Z(n12374));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2131));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n12380_bdd_4_lut (.A(n12380), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[2]), .D(Current_Bit[0]), 
            .Z(n12383));
    defparam n12380_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[2]_bdd_4_lut  (.A(Current_Bit[2]), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[7]), .D(Current_Bit[0]), 
            .Z(n12380));
    defparam \Current_Bit[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_466 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_466.INIT = "0x8888";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n3056));
    defparam i1_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_467 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_467.INIT = "0x0116";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .Z(n10380));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n4), .C(n6068), .D(n3056), .Z(o_Ready_N_1152));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(A+(B))" *) LUT4 i5776_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n8621));
    defparam i5776_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i5788_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n8633));
    defparam i5788_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut_adj_468 (.A(reset_n_N_195), 
            .B(DAC_Send), .C(n3034[0]), .D(n10354), .Z(n6841));
    defparam i2_4_lut_adj_468.INIT = "0xeeef";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1137__i0 (.D(n12), .SP(n7094), .CK(Main_Clock), 
            .SR(n7476), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1137__i0.REGSET = "RESET";
    defparam Current_Bit_1137__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6035_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n8879), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6035_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7659_3_lut (.A(r_Data_To_Send[17]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[2]), .Z(n11288));
    defparam i7659_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_469 (.A(\SM_DAC_Out[0] ), 
            .B(n3056), .C(n24), .D(Clock_Counter), .Z(n10354));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut_adj_469.INIT = "0x4fff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7660_3_lut (.A(r_Data_To_Send[19]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[2]), .Z(n11289));
    defparam i7660_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_470 (.A(\SM_DAC_Out[0] ), 
            .B(n3056), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_c));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_470.INIT = "0xb080";
    FD1P3XZ Current_Bit_1137__i4 (.D(n25[4]), .SP(n7094), .CK(Main_Clock), 
            .SR(n7476), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1137__i4.REGSET = "RESET";
    defparam Current_Bit_1137__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="(!((B)+!A))" *) LUT4 i5500_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n3056), .Z(n3034[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i5500_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_471 (.A(Clock_Counter), 
            .B(n24), .Z(n4));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut_adj_471.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 i12_1_lut (.A(Current_Bit[0]), .Z(n12));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i6014_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6014_2_lut.INIT = "0x6666";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut_adj_472 (.A(reset_n_c), 
            .B(\SM_DAC_Out[2] ), .C(Clock_Counter), .D(n6_adj_1211), .Z(n7094));
    defparam i4_4_lut_adj_472.INIT = "0x2000";
    FD1P3XZ Current_Bit_1137__i3 (.D(n25[3]), .SP(n7094), .CK(Main_Clock), 
            .SR(n7476), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1137__i3.REGSET = "RESET";
    defparam Current_Bit_1137__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !(C (D)))))" *) LUT4 i1_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[0] ), .D(DAC_Send), .Z(n6_adj_1211));
    defparam i1_4_lut.INIT = "0x1404";
    FD1P3XZ Current_Bit_1137__i2 (.D(n25[2]), .SP(n7094), .CK(Main_Clock), 
            .SR(n7476), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1137__i2.REGSET = "RESET";
    defparam Current_Bit_1137__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1137__i1 (.D(n25[1]), .SP(n7094), .CK(Main_Clock), 
            .SR(n7476), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1137__i1.REGSET = "RESET";
    defparam Current_Bit_1137__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i3 (.D(n7524), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7654_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[22]), .C(Current_Bit[2]), .Z(n11283));
    defparam i7654_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7653_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[20]), .C(Current_Bit[2]), .Z(n11282));
    defparam i7653_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i4631_4_lut (.A(n7094), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n7476));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4631_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_74_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_74_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(n6591), .C(n6584), .D(n8273), .Z(n3696));
    defparam i3_4_lut.INIT = "0x0040";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_473 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n6591));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_473.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_474 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6584));
    defparam i1_2_lut_adj_474.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i5428_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n8273));
    defparam i5428_2_lut.INIT = "0xeeee";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(n3056), .B(o_SPI_Data_N_1150), 
            .C(\SM_DAC_Out[0] ), .Z(n10050));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1212), 
            .B(n12371), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1150));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n12383), 
            .B(n12377), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1212));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut_adj_475 (.A(Clock_Counter), 
            .B(n10871), .C(n22), .D(n10853), .Z(o_DAC_SCK_c));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i1_4_lut_adj_475.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7373_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n10871));
    defparam i7373_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i7355_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n10853));
    defparam i7355_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2091), .CK(Main_Clock), .SR(n8322), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2098), 
            .SP(n2091), .CK(Main_Clock), .SR(n7209), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ o_Ready (.D(o_Ready_N_1152), 
            .SP(n6841), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i1 (.D(n10120), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n12368_bdd_4_lut (.A(n12368), 
            .B(n11283), .C(n11282), .D(Current_Bit[0]), .Z(n12371));
    defparam n12368_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ o_SPI_Data (.D(n10050), 
            .SP(n7718), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ Clock_Counter_c (.D(n7485), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_125  (.A(Current_Bit[1]), 
            .B(n11288), .C(n11289), .D(Current_Bit[0]), .Z(n12368));
    defparam \Current_Bit[1]_bdd_4_lut_125 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7648_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n11277));
    defparam i7648_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7647_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n11276));
    defparam i7647_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7656_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n11285));
    defparam i7656_3_lut.INIT = "0xcaca";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ o_SPI_CS (.D(n3034[0]), 
            .SP(n7070), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7657_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n11286));
    defparam i7657_3_lut.INIT = "0xcaca";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_476 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n3056), .Z(n15));
    defparam i2_3_lut_adj_476.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3696), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11)_U1 
//

module \Adder(DIVISOR_BITS=11)_U1  (output \SM_Adder[0] , input Main_Clock, 
            input Adder_Clear, input reset_n_c, input GND_net, output [31:0]\Adder_Total[0] , 
            output _2, output _14, output _16, output _15, output _18, 
            output _17, output _20, output _19, output _22, output _21, 
            output _24, output _23, output _26, output _25, output _28, 
            output _27, input \Adder_Start[0] , output _30, output _29, 
            output _32, output _31, output _33, input [10:0]\Adder_Mult[0] , 
            input [15:0]Sample_Value, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6, 
            output n5, output n4, output n3, input n7553, input n7552, 
            input n7551, input n7550, input n7549, input n7548, input n7547, 
            input n7546, input n7545, input n7544, input n7543, input n7542, 
            input n7541, input n7540, input n7539, input n7538, input n7537, 
            input n7536, input n7535, input n7534, input n7494);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [1:0]n8_c;
    wire [31:0]n167;
    
    wire n7466, n7424, n7468, n8978, n13704, n8976, n13701, n8974, 
        n13698, n8972, n13695, n8970, n13692, n8968, n13689, n8966, 
        n13686, n7414, n8964, n13683, n8962, n13680, n8960, n13677, 
        n8958, n13674, n8956, n13671, n8954, n13668, n7416, n7418, 
        n7464, n3725, n8952, n13665, n8950, n13662, n7412, n8948, 
        n13647, n13644, n7462, n7472, n7470, n7460, n7458, n7456, 
        n7454, n7218, n7420, n7452, n7450, n7448, n7446, n7444, 
        n7422, n7442, n7440, n7438, n7426, n7436, n7434, n7432, 
        n7430, n7428, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n7412), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5707_2_lut (.A(n167[28]), .B(reset_n_c), 
            .Z(n7466));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5707_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5686_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7424));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5686_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5708_2_lut (.A(n167[29]), .B(reset_n_c), 
            .Z(n7468));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5708_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_33 (.A0(GND_net), .B0(\Adder_Total[0] [31]), .C0(_2), 
        .D0(n8978), .CI0(n8978), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13704), .CI1(n13704), .CO0(n13704), .S0(n167[31]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_33.INIT0 = "0xc33c";
    defparam add_7_add_5_33.INIT1 = "0xc33c";
    FA2 add_7_add_5_31 (.A0(GND_net), .B0(\Adder_Total[0] [29]), .C0(_2), 
        .D0(n8976), .CI0(n8976), .A1(GND_net), .B1(\Adder_Total[0] [30]), 
        .C1(_2), .D1(n13701), .CI1(n13701), .CO0(n13701), .CO1(n8978), 
        .S0(n167[29]), .S1(n167[30]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_31.INIT0 = "0xc33c";
    defparam add_7_add_5_31.INIT1 = "0xc33c";
    FA2 add_7_add_5_29 (.A0(GND_net), .B0(\Adder_Total[0] [27]), .C0(_2), 
        .D0(n8974), .CI0(n8974), .A1(GND_net), .B1(\Adder_Total[0] [28]), 
        .C1(_2), .D1(n13698), .CI1(n13698), .CO0(n13698), .CO1(n8976), 
        .S0(n167[27]), .S1(n167[28]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_29.INIT0 = "0xc33c";
    defparam add_7_add_5_29.INIT1 = "0xc33c";
    FA2 add_7_add_5_27 (.A0(GND_net), .B0(\Adder_Total[0] [25]), .C0(_2), 
        .D0(n8972), .CI0(n8972), .A1(GND_net), .B1(\Adder_Total[0] [26]), 
        .C1(_2), .D1(n13695), .CI1(n13695), .CO0(n13695), .CO1(n8974), 
        .S0(n167[25]), .S1(n167[26]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_27.INIT0 = "0xc33c";
    defparam add_7_add_5_27.INIT1 = "0xc33c";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[0] [23]), .C0(_2), 
        .D0(n8970), .CI0(n8970), .A1(GND_net), .B1(\Adder_Total[0] [24]), 
        .C1(_2), .D1(n13692), .CI1(n13692), .CO0(n13692), .CO1(n8972), 
        .S0(n167[23]), .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0] [21]), .C0(_2), 
        .D0(n8968), .CI0(n8968), .A1(GND_net), .B1(\Adder_Total[0] [22]), 
        .C1(_2), .D1(n13689), .CI1(n13689), .CO0(n13689), .CO1(n8970), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0] [19]), .C0(_14), 
        .D0(n8966), .CI0(n8966), .A1(GND_net), .B1(\Adder_Total[0] [20]), 
        .C1(_2), .D1(n13686), .CI1(n13686), .CO0(n13686), .CO1(n8968), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5681_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7414));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5681_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0] [17]), .C0(_16), 
        .D0(n8964), .CI0(n8964), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(_15), .D1(n13683), .CI1(n13683), .CO0(n13683), .CO1(n8966), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0] [15]), .C0(_18), 
        .D0(n8962), .CI0(n8962), .A1(GND_net), .B1(\Adder_Total[0] [16]), 
        .C1(_17), .D1(n13680), .CI1(n13680), .CO0(n13680), .CO1(n8964), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0] [13]), .C0(_20), 
        .D0(n8960), .CI0(n8960), .A1(GND_net), .B1(\Adder_Total[0] [14]), 
        .C1(_19), .D1(n13677), .CI1(n13677), .CO0(n13677), .CO1(n8962), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0] [11]), .C0(_22), 
        .D0(n8958), .CI0(n8958), .A1(GND_net), .B1(\Adder_Total[0] [12]), 
        .C1(_21), .D1(n13674), .CI1(n13674), .CO0(n13674), .CO1(n8960), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0] [9]), .C0(_24), 
        .D0(n8956), .CI0(n8956), .A1(GND_net), .B1(\Adder_Total[0] [10]), 
        .C1(_23), .D1(n13671), .CI1(n13671), .CO0(n13671), .CO1(n8958), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0] [7]), .C0(_26), 
        .D0(n8954), .CI0(n8954), .A1(GND_net), .B1(\Adder_Total[0] [8]), 
        .C1(_25), .D1(n13668), .CI1(n13668), .CO0(n13668), .CO1(n8956), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5682_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7416));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5682_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5683_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7418));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5683_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5706_2_lut (.A(n167[27]), .B(reset_n_c), 
            .Z(n7464));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5706_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i2995_2_lut (.A(\SM_Adder[0] ), .B(reset_n_c), 
            .Z(n3725));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i2995_2_lut.INIT = "0xbbbb";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0] [5]), .C0(_28), 
        .D0(n8952), .CI0(n8952), .A1(GND_net), .B1(\Adder_Total[0] [6]), 
        .C1(_27), .D1(n13665), .CI1(n13665), .CO0(n13665), .CO1(n8954), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i5491_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5491_3_lut_3_lut.INIT = "0x4040";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0] [3]), .C0(_30), 
        .D0(n8950), .CI0(n8950), .A1(GND_net), .B1(\Adder_Total[0] [4]), 
        .C1(_29), .D1(n13662), .CI1(n13662), .CO0(n13662), .CO1(n8952), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5678_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7412));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5678_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(_32), 
        .D0(n8948), .CI0(n8948), .A1(GND_net), .B1(\Adder_Total[0] [2]), 
        .C1(_31), .D1(n13647), .CI1(n13647), .CO0(n13647), .CO1(n8950), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(_33), .D1(n13644), .CI1(n13644), 
        .CO0(n13644), .CO1(n8948), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[0] [10]), .A9(\Adder_Mult[0] [9]), 
          .A8(\Adder_Mult[0] [8]), .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), 
          .A5(\Adder_Mult[0] [5]), .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), 
          .A2(\Adder_Mult[0] [2]), .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i5705_2_lut (.A(n167[26]), .B(reset_n_c), 
            .Z(n7462));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5705_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i31 (.D(n7472), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [31]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i31.REGSET = "RESET";
    defparam o_Accumulator__i31.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i30 (.D(n7470), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [30]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i30.REGSET = "RESET";
    defparam o_Accumulator__i30.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i29 (.D(n7468), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [29]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i29.REGSET = "RESET";
    defparam o_Accumulator__i29.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n7414), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [2]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n7416), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [3]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n7418), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [4]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res3__i21 (.D(n7553), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_2));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i21.REGSET = "RESET";
    defparam Working_Total_res1_res3__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5704_2_lut (.A(n167[25]), .B(reset_n_c), 
            .Z(n7460));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5704_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5703_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7458));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5703_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5702_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7456));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5702_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i20 (.D(n7552), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_14));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i20.REGSET = "RESET";
    defparam Working_Total_res1_res3__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i19 (.D(n7551), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_15));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i19.REGSET = "RESET";
    defparam Working_Total_res1_res3__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i18 (.D(n7550), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_16));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i18.REGSET = "RESET";
    defparam Working_Total_res1_res3__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i17 (.D(n7549), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_17));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i17.REGSET = "RESET";
    defparam Working_Total_res1_res3__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i16 (.D(n7548), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_18));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i16.REGSET = "RESET";
    defparam Working_Total_res1_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i15 (.D(n7547), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_19));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i15.REGSET = "RESET";
    defparam Working_Total_res1_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i14 (.D(n7546), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_20));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i14.REGSET = "RESET";
    defparam Working_Total_res1_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i13 (.D(n7545), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_21));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i13.REGSET = "RESET";
    defparam Working_Total_res1_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i12 (.D(n7544), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_22));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i12.REGSET = "RESET";
    defparam Working_Total_res1_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i11 (.D(n7543), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_23));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i11.REGSET = "RESET";
    defparam Working_Total_res1_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i10 (.D(n7542), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_24));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i10.REGSET = "RESET";
    defparam Working_Total_res1_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i9 (.D(n7541), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_25));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i9.REGSET = "RESET";
    defparam Working_Total_res1_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i8 (.D(n7540), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_26));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i8.REGSET = "RESET";
    defparam Working_Total_res1_res3__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n7218), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5701_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7454));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5701_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n7420), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [5]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res3__i7 (.D(n7539), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_27));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i7.REGSET = "RESET";
    defparam Working_Total_res1_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i6 (.D(n7538), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_28));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i6.REGSET = "RESET";
    defparam Working_Total_res1_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i5 (.D(n7537), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_29));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i5.REGSET = "RESET";
    defparam Working_Total_res1_res3__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i4 (.D(n7536), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_30));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i4.REGSET = "RESET";
    defparam Working_Total_res1_res3__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5700_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7452));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5700_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5699_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7450));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5699_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i3 (.D(n7535), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_31));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i3.REGSET = "RESET";
    defparam Working_Total_res1_res3__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i2 (.D(n7534), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_32));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i2.REGSET = "RESET";
    defparam Working_Total_res1_res3__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n7422), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [6]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5698_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7448));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5698_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5697_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7446));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5697_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5696_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7444));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5696_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5685_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7422));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5685_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i28 (.D(n7466), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [28]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i28.REGSET = "RESET";
    defparam o_Accumulator__i28.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5695_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7442));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5695_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5494_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7218));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5494_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n7424), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [7]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i27 (.D(n7464), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [27]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i27.REGSET = "RESET";
    defparam o_Accumulator__i27.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i26 (.D(n7462), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [26]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i26.REGSET = "RESET";
    defparam o_Accumulator__i26.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5684_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7420));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5684_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i1 (.D(n7494), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_33));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i1.REGSET = "RESET";
    defparam Working_Total_res1_res3__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5694_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7440));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5694_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5693_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7438));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5693_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5710_2_lut (.A(n167[31]), .B(reset_n_c), 
            .Z(n7472));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5710_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5687_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7426));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5687_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i25 (.D(n7460), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [25]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i25.REGSET = "RESET";
    defparam o_Accumulator__i25.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5692_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7436));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5692_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5691_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7434));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5691_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5709_2_lut (.A(n167[30]), .B(reset_n_c), 
            .Z(n7470));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5709_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i24 (.D(n7458), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [24]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i23 (.D(n7456), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [23]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i22 (.D(n7454), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [22]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5690_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7432));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5690_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i21 (.D(n7452), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [21]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i20 (.D(n7450), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [20]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i19 (.D(n7448), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [19]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n7446), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n7444), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [17]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n7442), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [16]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n7440), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [15]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n7438), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [14]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n7436), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [13]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n7434), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [12]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n7432), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [11]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n7430), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [10]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n7428), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [9]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n7426), 
            .SP(n3725), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [8]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5689_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7430));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5689_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5688_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7428));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5688_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (input [10:0]\Scale_Initial[0] , input Scaler_Reset, 
            output [10:0]\Adder_Mult[0] , input Main_Clock, input \Scaler_Start[0] , 
            output \Scaler_Ready[0] , input [10:0]\Harmonic_Scale[0] , input GND_net, 
            input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_825;
    
    wire n7015;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n10334, n7500;
    wire [10:0]n1;
    
    wire n9125, n13461, n9123, n13458, n9121, n13455, n9119, n13452, 
        n9117, n13449, n13446, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .D(\Scaler_Ready[0] ), 
            .Z(n10334));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4655_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n7500));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4655_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n7015));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    FA2 add_1722_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n9125), .CI0(n9125), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13461), .CI1(n13461), .CO0(n13461), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1722_12.INIT0 = "0xc33c";
    defparam add_1722_12.INIT1 = "0xc33c";
    FA2 add_1722_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n9123), .CI0(n9123), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n13458), .CI1(n13458), .CO0(n13458), .CO1(n9125), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1722_10.INIT0 = "0xc33c";
    defparam add_1722_10.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 add_1722_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n9121), .CI0(n9121), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n13455), .CI1(n13455), .CO0(n13455), .CO1(n9123), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1722_8.INIT0 = "0xc33c";
    defparam add_1722_8.INIT1 = "0xc33c";
    FA2 add_1722_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n9119), .CI0(n9119), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n13452), .CI1(n13452), .CO0(n13452), .CO1(n9121), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1722_6.INIT0 = "0xc33c";
    defparam add_1722_6.INIT1 = "0xc33c";
    FA2 add_1722_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n9117), .CI0(n9117), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n13449), .CI1(n13449), .CO0(n13449), .CO1(n9119), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1722_4.INIT0 = "0xc33c";
    defparam add_1722_4.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    FA2 add_1722_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n13446), .CI1(n13446), .CO0(n13446), .CO1(n9117), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1722_2.INIT0 = "0xc33c";
    defparam add_1722_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7500), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n10334), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n7015), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11) 
//

module \Adder(DIVISOR_BITS=11)  (input reset_n_c, input GND_net, output [31:0]\Adder_Total[1] , 
            output _34, input Main_Clock, input Adder_Clear, output _46, 
            output _48, output _47, output _50, output _49, output _52, 
            output _51, output _54, output _53, output _56, output _55, 
            output _58, output _57, output _60, output _59, output _62, 
            output _61, output _64, output _63, output \<NoName> , input \SM_Adder[0] , 
            input [1:0]Adder_Start, output n3690, output n3694, input [10:0]\Adder_Mult[1] , 
            input [15:0]Sample_Value, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6, 
            output n5, output n4, output n3, input n7520, input n7519, 
            input n7518, input n7517, input n7516, input n7515, input n7514, 
            input n7513, input n7512, input n7511, input n7510, input n7509, 
            input n7508, input n7507, input n7506, input n7505, input n7504, 
            input n7503, input n7502, input n7501, input n7486);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n7352, n9011, n13629, n9009, n13626, n9007, n13623, n7350;
    wire [1:0]n8_c;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n9005, n13617, n9003, n13605, n7348, n9001, n13602, n7404, 
        n3730, n8999, n13584, n7346, n8997, n13581, n7406, n8995, 
        n13578, n8993, n13575, n7394, n8991, n13569, n8989, n13542, 
        n8987, n13539, n8985, n13536, n8983, n13533, n8981, n13440, 
        n13437, n7402, n7400, n7398, n7356, n7354, n7372, n7396, 
        n7370, n7368, n7392, n7390, n7388, n7386, n7384, n7382, 
        n7380, n7378, n7376, n7374, n7366, n7364, n7362, n7360, 
        n7358, n7206, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5638_2_lut (.A(n167[28]), .B(reset_n_c), 
            .Z(n7352));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5638_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_33 (.A0(GND_net), .B0(\Adder_Total[1] [31]), .C0(_34), 
        .D0(n9011), .CI0(n9011), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13629), .CI1(n13629), .CO0(n13629), .S0(n167[31]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_33.INIT0 = "0xc33c";
    defparam add_7_add_5_33.INIT1 = "0xc33c";
    FA2 add_7_add_5_31 (.A0(GND_net), .B0(\Adder_Total[1] [29]), .C0(_34), 
        .D0(n9009), .CI0(n9009), .A1(GND_net), .B1(\Adder_Total[1] [30]), 
        .C1(_34), .D1(n13626), .CI1(n13626), .CO0(n13626), .CO1(n9011), 
        .S0(n167[29]), .S1(n167[30]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_31.INIT0 = "0xc33c";
    defparam add_7_add_5_31.INIT1 = "0xc33c";
    FA2 add_7_add_5_29 (.A0(GND_net), .B0(\Adder_Total[1] [27]), .C0(_34), 
        .D0(n9007), .CI0(n9007), .A1(GND_net), .B1(\Adder_Total[1] [28]), 
        .C1(_34), .D1(n13623), .CI1(n13623), .CO0(n13623), .CO1(n9009), 
        .S0(n167[27]), .S1(n167[28]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_29.INIT0 = "0xc33c";
    defparam add_7_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5637_2_lut (.A(n167[29]), .B(reset_n_c), 
            .Z(n7350));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5637_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n7404), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [2]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    FA2 add_7_add_5_27 (.A0(GND_net), .B0(\Adder_Total[1] [25]), .C0(_34), 
        .D0(n9005), .CI0(n9005), .A1(GND_net), .B1(\Adder_Total[1] [26]), 
        .C1(_34), .D1(n13617), .CI1(n13617), .CO0(n13617), .CO1(n9007), 
        .S0(n167[25]), .S1(n167[26]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_27.INIT0 = "0xc33c";
    defparam add_7_add_5_27.INIT1 = "0xc33c";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[1] [23]), .C0(_34), 
        .D0(n9003), .CI0(n9003), .A1(GND_net), .B1(\Adder_Total[1] [24]), 
        .C1(_34), .D1(n13605), .CI1(n13605), .CO0(n13605), .CO1(n9005), 
        .S0(n167[23]), .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5636_2_lut (.A(n167[30]), .B(reset_n_c), 
            .Z(n7348));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5636_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1] [21]), .C0(_34), 
        .D0(n9001), .CI0(n9001), .A1(GND_net), .B1(\Adder_Total[1] [22]), 
        .C1(_34), .D1(n13602), .CI1(n13602), .CO0(n13602), .CO1(n9003), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n7406), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1] [19]), .C0(_46), 
        .D0(n8999), .CI0(n8999), .A1(GND_net), .B1(\Adder_Total[1] [20]), 
        .C1(_34), .D1(n13584), .CI1(n13584), .CO0(n13584), .CO1(n9001), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5631_2_lut (.A(n167[31]), .B(reset_n_c), 
            .Z(n7346));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5631_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1] [17]), .C0(_48), 
        .D0(n8997), .CI0(n8997), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(_47), .D1(n13581), .CI1(n13581), .CO0(n13581), .CO1(n8999), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n7402), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [3]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5666_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7404));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5666_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1] [15]), .C0(_50), 
        .D0(n8995), .CI0(n8995), .A1(GND_net), .B1(\Adder_Total[1] [16]), 
        .C1(_49), .D1(n13578), .CI1(n13578), .CO0(n13578), .CO1(n8997), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1] [13]), .C0(_52), 
        .D0(n8993), .CI0(n8993), .A1(GND_net), .B1(\Adder_Total[1] [14]), 
        .C1(_51), .D1(n13575), .CI1(n13575), .CO0(n13575), .CO1(n8995), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5661_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7394));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5661_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1] [11]), .C0(_54), 
        .D0(n8991), .CI0(n8991), .A1(GND_net), .B1(\Adder_Total[1] [12]), 
        .C1(_53), .D1(n13569), .CI1(n13569), .CO0(n13569), .CO1(n8993), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1] [9]), .C0(_56), 
        .D0(n8989), .CI0(n8989), .A1(GND_net), .B1(\Adder_Total[1] [10]), 
        .C1(_55), .D1(n13542), .CI1(n13542), .CO0(n13542), .CO1(n8991), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1] [7]), .C0(_58), 
        .D0(n8987), .CI0(n8987), .A1(GND_net), .B1(\Adder_Total[1] [8]), 
        .C1(_57), .D1(n13539), .CI1(n13539), .CO0(n13539), .CO1(n8989), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1] [5]), .C0(_60), 
        .D0(n8985), .CI0(n8985), .A1(GND_net), .B1(\Adder_Total[1] [6]), 
        .C1(_59), .D1(n13536), .CI1(n13536), .CO0(n13536), .CO1(n8987), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1] [3]), .C0(_62), 
        .D0(n8983), .CI0(n8983), .A1(GND_net), .B1(\Adder_Total[1] [4]), 
        .C1(_61), .D1(n13533), .CI1(n13533), .CO0(n13533), .CO1(n8985), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(_64), 
        .D0(n8981), .CI0(n8981), .A1(GND_net), .B1(\Adder_Total[1] [2]), 
        .C1(_63), .D1(n13440), .CI1(n13440), .CO0(n13440), .CO1(n8983), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(\<NoName> ), .D1(n13437), .CI1(n13437), 
        .CO0(n13437), .CO1(n8981), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n7400), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [4]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n7398), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [5]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n7396), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [6]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5640_2_lut (.A(n167[26]), .B(reset_n_c), 
            .Z(n7356));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5640_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5639_2_lut (.A(n167[27]), .B(reset_n_c), 
            .Z(n7354));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5639_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5648_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7372));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5648_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n7394), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [7]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n7392), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [8]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n3690));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_465 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n3694));
    defparam i2_3_lut_4_lut_adj_465.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i5647_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7370));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5647_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5646_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7368));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5646_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n7390), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [9]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n7388), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [10]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5667_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7406));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5667_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n7386), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [11]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n7384), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [12]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n7382), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [13]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))" *) LUT4 i1177_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3730));
    defparam i1177_2_lut_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n7380), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [14]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i5493_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5493_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n7378), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [15]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n7376), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [16]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5660_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7392));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5660_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n7374), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [17]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n7372), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5659_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7390));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5659_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i19 (.D(n7370), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [19]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i20 (.D(n7368), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [20]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i21 (.D(n7366), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [21]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5658_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7388));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5658_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i22 (.D(n7364), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [22]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i23 (.D(n7362), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [23]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i24 (.D(n7360), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [24]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i25 (.D(n7358), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [25]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i25.REGSET = "RESET";
    defparam o_Accumulator__i25.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i26 (.D(n7356), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [26]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i26.REGSET = "RESET";
    defparam o_Accumulator__i26.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5657_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7386));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5657_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5656_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7384));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5656_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5651_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7378));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5651_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5650_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7376));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5650_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i27 (.D(n7354), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [27]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i27.REGSET = "RESET";
    defparam o_Accumulator__i27.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i28 (.D(n7352), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [28]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i28.REGSET = "RESET";
    defparam o_Accumulator__i28.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i29 (.D(n7350), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [29]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i29.REGSET = "RESET";
    defparam o_Accumulator__i29.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i30 (.D(n7348), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [30]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i30.REGSET = "RESET";
    defparam o_Accumulator__i30.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i31 (.D(n7346), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [31]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i31.REGSET = "RESET";
    defparam o_Accumulator__i31.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n7206), 
            .SP(n3730), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5475_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7206));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5475_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5655_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7382));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5655_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5654_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7380));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5654_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[1] [10]), .A9(\Adder_Mult[1] [9]), 
          .A8(\Adder_Mult[1] [8]), .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), 
          .A5(\Adder_Mult[1] [5]), .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), 
          .A2(\Adder_Mult[1] [2]), .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i5645_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7366));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5645_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i21 (.D(n7520), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_34));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i21.REGSET = "RESET";
    defparam Working_Total_res2_res4__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5665_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7402));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5665_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5664_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7400));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5664_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5644_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7364));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5644_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5663_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7398));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5663_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5643_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7362));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5643_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i20 (.D(n7519), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i20.REGSET = "RESET";
    defparam Working_Total_res2_res4__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i19 (.D(n7518), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i19.REGSET = "RESET";
    defparam Working_Total_res2_res4__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i18 (.D(n7517), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i18.REGSET = "RESET";
    defparam Working_Total_res2_res4__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i17 (.D(n7516), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i17.REGSET = "RESET";
    defparam Working_Total_res2_res4__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i16 (.D(n7515), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i16.REGSET = "RESET";
    defparam Working_Total_res2_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i15 (.D(n7514), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i15.REGSET = "RESET";
    defparam Working_Total_res2_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i14 (.D(n7513), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i14.REGSET = "RESET";
    defparam Working_Total_res2_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i13 (.D(n7512), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i13.REGSET = "RESET";
    defparam Working_Total_res2_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i12 (.D(n7511), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i12.REGSET = "RESET";
    defparam Working_Total_res2_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i11 (.D(n7510), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i11.REGSET = "RESET";
    defparam Working_Total_res2_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i10 (.D(n7509), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i10.REGSET = "RESET";
    defparam Working_Total_res2_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i9 (.D(n7508), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i9.REGSET = "RESET";
    defparam Working_Total_res2_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i8 (.D(n7507), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_58));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i8.REGSET = "RESET";
    defparam Working_Total_res2_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i7 (.D(n7506), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_59));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i7.REGSET = "RESET";
    defparam Working_Total_res2_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i6 (.D(n7505), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_60));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i6.REGSET = "RESET";
    defparam Working_Total_res2_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i5 (.D(n7504), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_61));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i5.REGSET = "RESET";
    defparam Working_Total_res2_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i4 (.D(n7503), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_62));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i4.REGSET = "RESET";
    defparam Working_Total_res2_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i3 (.D(n7502), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_63));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i3.REGSET = "RESET";
    defparam Working_Total_res2_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i2 (.D(n7501), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_64));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i2.REGSET = "RESET";
    defparam Working_Total_res2_res4__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5642_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7360));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5642_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5662_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7396));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5662_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i1 (.D(n7486), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(\<NoName> ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i1.REGSET = "RESET";
    defparam Working_Total_res2_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5641_2_lut (.A(n167[25]), .B(reset_n_c), 
            .Z(n7358));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5641_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5649_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7374));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5649_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n7674, input Main_Clock, input reset_n_N_195, 
            output [2:0]SM_Sample_Position, input n7641, output o_Freq_Too_High_N_390, 
            input [15:0]Frequency, input [15:0]Freq_Scale, input Next_Sample, 
            input reset_n_c, input n10088, output Freq_Too_High, input n7, 
            input [7:0]Harmonic, input GND_net, input VCC_net, output Sample_Ready, 
            output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    wire [2:0]SM_Sample_Position_2__N_331;
    wire [15:0]n87;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(47[13],47[34])"*/
    
    wire n4;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@8(49[20],49[38])"*/
    
    wire n8823, n7_c, n8824, n8821, n10025, n6, n8822, n12;
    wire [15:0]n2231;
    
    wire n8, n6932, n2, n6809, n8827, n4_adj_1168, Sample_Pos_WE, 
        n8828;
    wire [15:0]n5251;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(48[13],48[36])"*/
    wire [17:0]n89;
    
    wire n8825;
    wire [17:0]n1;
    
    wire n8826, n10374, n6807, n10250;
    wire [15:0]n87_adj_1206;
    
    wire n7247, n9142, n13746, n9140, n13743, n9138, n13740, n9136, 
        n13737, n9134, n13707, n9132, n13659, n9130, n13656, n9128, 
        n13653, n13650;
    wire [15:0]n69;
    
    wire n6939, n8907, n13560;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n8909, n6596, n10328, n8945, n13641, n8943, n13638, n8803, 
        n6556, n8831, n5868, n7229, n8804, n8941, n13635, n8939, 
        n13632, n8807, n8808, n11303, n8832, n10865, n10867, n8829, 
        n8805, n8806, n8811, n8812, n8809, n8830, n8937, n13620, 
        n8935, n13614, n8810, n8815, n8816, n8813, n8933, n13611, 
        n8931, n13608, n13572, n8814, n8819, n8820, n8817, n8818, 
        n8928, n13770, n8926, n13767, n8924, n13764, n8922, n13761, 
        n8920, n13758, n8905, n13557, n8897, n13545, n8899, n13563, 
        n8911, n13548, n8901, n13383, n8903, n13554, n8833, n8918, 
        n13755, n8916, n13752, n8834, n8914, n13749, n13587, n13566, 
        n13551, VCC_net_c, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_331[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n10088), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1233_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4), .Z(o_Freq_Too_High_N_390));
    defparam i1233_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6332_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n8823));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6332_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6330_2_lut (.A(Accumulated_Frequency[5]), 
            .B(n7_c), .Z(n8824));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6330_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6335_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n8821));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6335_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut (.A(Accumulated_Frequency[12]), 
            .B(n10025), .C(n6), .D(Accumulated_Frequency[10]), .Z(n4));
    defparam i1_4_lut.INIT = "0xeaaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i6333_2_lut (.A(Accumulated_Frequency[6]), 
            .B(n7_c), .Z(n8822));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6333_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12), .B(Accumulated_Frequency[8]), 
            .C(Accumulated_Frequency[7]), .D(Accumulated_Frequency[6]), 
            .Z(n10025));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i5550_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2231[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5550_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5560_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2231[13]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5560_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1238_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8), .D(Accumulated_Frequency[0]), 
            .Z(n12));
    defparam i1238_4_lut.INIT = "0xccc8";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .Z(n6932));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B))" *) LUT4 i5557_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2231[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5557_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_462 (.A(reset_n_N_195), 
            .B(SM_Sample_Position[0]), .C(n2), .D(SM_Sample_Position[2]), 
            .Z(n6809));
    defparam i1_4_lut_adj_462.INIT = "0xbabb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6326_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n8827));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6326_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Pos_WE_c (.D(n4_adj_1168), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(SM_Sample_Position[1]), 
            .B(Next_Sample), .Z(n2));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!((B)+!A))" *) LUT4 i6324_2_lut (.A(Accumulated_Frequency[3]), 
            .B(n7_c), .Z(n8828));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6324_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n5251[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6329_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n8825));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6329_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n5251[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i6327_2_lut (.A(Accumulated_Frequency[4]), 
            .B(n7_c), .Z(n8826));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6327_2_lut.INIT = "0x2222";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n10374), .C(SM_Sample_Position[2]), .D(reset_n_N_195), 
            .Z(n6807));
    defparam i2_3_lut_4_lut.INIT = "0xff4f";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n10374), .C(reset_n_N_195), .D(SM_Sample_Position[2]), 
            .Z(n10250));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n5251[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n5251[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n5251[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n5251[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n7641), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_331[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1206[0]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n5251[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n5251[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i0 (.D(n69[0]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_463 (.A(Next_Sample), 
            .B(SM_Sample_Position[0]), .Z(n10374));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i1_2_lut_adj_463.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_331[1]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5566_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2231[7]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5566_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5565_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2231[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5565_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    FA2 add_2429_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n9142), 
        .CI0(n9142), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n13746), 
        .CI1(n13746), .CO0(n13746), .S0(n5251[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_17.INIT0 = "0xc33c";
    defparam add_2429_17.INIT1 = "0xc33c";
    FA2 add_2429_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n9140), 
        .CI0(n9140), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n13743), 
        .CI1(n13743), .CO0(n13743), .CO1(n9142), .S0(n5251[13]), .S1(n5251[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_15.INIT0 = "0xc33c";
    defparam add_2429_15.INIT1 = "0xc33c";
    FA2 add_2429_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n9138), 
        .CI0(n9138), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n13740), 
        .CI1(n13740), .CO0(n13740), .CO1(n9140), .S0(n5251[11]), .S1(n5251[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_13.INIT0 = "0xc33c";
    defparam add_2429_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5568_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2231[5]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5568_2_lut.INIT = "0x8888";
    FA2 add_2429_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n9136), 
        .CI0(n9136), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n13737), 
        .CI1(n13737), .CO0(n13737), .CO1(n9138), .S0(n5251[9]), .S1(n5251[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_11.INIT0 = "0xc33c";
    defparam add_2429_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5567_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2231[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5567_2_lut.INIT = "0x8888";
    FA2 add_2429_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n9134), 
        .CI0(n9134), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n13707), 
        .CI1(n13707), .CO0(n13707), .CO1(n9136), .S0(n5251[7]), .S1(n5251[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_9.INIT0 = "0xc33c";
    defparam add_2429_9.INIT1 = "0xc33c";
    FA2 add_2429_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n9132), 
        .CI0(n9132), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n13659), 
        .CI1(n13659), .CO0(n13659), .CO1(n9134), .S0(n5251[5]), .S1(n5251[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_7.INIT0 = "0xc33c";
    defparam add_2429_7.INIT1 = "0xc33c";
    FA2 add_2429_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n9130), 
        .CI0(n9130), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n13656), 
        .CI1(n13656), .CO0(n13656), .CO1(n9132), .S0(n5251[3]), .S1(n5251[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_5.INIT0 = "0xc33c";
    defparam add_2429_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    FA2 add_2429_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n9128), 
        .CI0(n9128), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n13653), 
        .CI1(n13653), .CO0(n13653), .CO1(n9130), .S0(n5251[1]), .S1(n5251[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_3.INIT0 = "0xc33c";
    defparam add_2429_3.INIT1 = "0xc33c";
    FA2 add_2429_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n13650), .CI1(n13650), .CO0(n13650), 
        .CO1(n9128), .S1(n5251[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2429_1.INIT0 = "0xc33c";
    defparam add_2429_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1206[1]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n8907), .CI0(n8907), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n13560), .CI1(n13560), .CO0(n13560), 
        .CO1(n8909), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1206[2]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1206[3]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1206[4]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1206[5]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1206[6]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1206[7]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i8550_4_lut (.A(SM_Sample_Position[2]), 
            .B(n6596), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6939));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i8550_4_lut.INIT = "0x1131";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n6596));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1206[8]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(n10374), 
            .Z(n10328));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0x7757";
    (* lut_function="(A (B))" *) LUT4 i5574_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2231[3]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5574_2_lut.INIT = "0x8888";
    FA2 add_511_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2231[15]), .D0(n8945), .CI0(n8945), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n13641), .CI1(n13641), .CO0(n13641), .S0(n87_adj_1206[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_17.INIT0 = "0xc33c";
    defparam add_511_add_5_17.INIT1 = "0xc33c";
    FA2 add_511_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2231[13]), .D0(n8943), .CI0(n8943), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2231[14]), .D1(n13638), .CI1(n13638), .CO0(n13638), .CO1(n8945), 
        .S0(n87_adj_1206[13]), .S1(n87_adj_1206[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_15.INIT0 = "0xc33c";
    defparam add_511_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5573_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2231[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5573_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1206[9]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1206[10]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5576_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2231[1]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5576_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n5251[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1206[11]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5575_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2231[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5575_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5423_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2231[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5423_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1206[12]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1206[13]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6312_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n8803));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6312_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1206[14]), 
            .SP(n6932), .CK(Main_Clock), .SR(n7247), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1206[15]), 
            .SP(n6556), .CK(Main_Clock), .SR(n7_c), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6320_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n8831));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6320_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6303_2_lut (.A(Accumulated_Frequency[15]), 
            .B(n7_c), .Z(n8804));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6303_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    FA2 add_511_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2231[11]), .D0(n8941), .CI0(n8941), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2231[12]), .D1(n13635), .CI1(n13635), .CO0(n13635), .CO1(n8943), 
        .S0(n87_adj_1206[11]), .S1(n87_adj_1206[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_13.INIT0 = "0xc33c";
    defparam add_511_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    FA2 add_511_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2231[9]), .D0(n8939), .CI0(n8939), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2231[10]), .D1(n13632), .CI1(n13632), .CO0(n13632), .CO1(n8941), 
        .S0(n87_adj_1206[9]), .S1(n87_adj_1206[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_11.INIT0 = "0xc33c";
    defparam add_511_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6314_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n8807));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6314_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6308_2_lut (.A(Accumulated_Frequency[13]), 
            .B(n7_c), .Z(n8808));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6308_2_lut.INIT = "0x2222";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i33_4_lut (.A(SM_Sample_Position[0]), 
            .B(n11303), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_331[0]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i33_4_lut.INIT = "0xb5a5";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut (.A(reset_n_c), .B(SM_Sample_Position[2]), 
            .C(SM_Sample_Position[1]), .Z(n5868));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(!((B)+!A))" *) LUT4 i6318_2_lut (.A(Accumulated_Frequency[1]), 
            .B(n7_c), .Z(n8832));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6318_2_lut.INIT = "0x2222";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i8003_4_lut (.A(Harmonic[0]), 
            .B(SM_Sample_Position[1]), .C(n10865), .D(n10867), .Z(n11303));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i8003_4_lut.INIT = "0xcccd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6323_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n8829));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6323_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7367_3_lut (.A(Harmonic[7]), .B(Harmonic[6]), 
            .C(Harmonic[2]), .Z(n10865));
    defparam i7367_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6310_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n8805));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6310_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6305_2_lut (.A(Accumulated_Frequency[14]), 
            .B(n7_c), .Z(n8806));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6305_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6350_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n8811));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6350_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6348_2_lut (.A(Accumulated_Frequency[11]), 
            .B(n7_c), .Z(n8812));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6348_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7369_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[3]), .D(Harmonic[1]), .Z(n10867));
    defparam i7369_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n6807), .CK(Main_Clock), .SR(n10328), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6307_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n8809));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6307_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i1 (.D(n69[1]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6321_2_lut (.A(Accumulated_Frequency[2]), 
            .B(n7_c), .Z(n8830));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6321_2_lut.INIT = "0x2222";
    FA2 add_511_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2231[7]), .D0(n8937), .CI0(n8937), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2231[8]), .D1(n13620), .CI1(n13620), .CO0(n13620), .CO1(n8939), 
        .S0(n87_adj_1206[7]), .S1(n87_adj_1206[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_9.INIT0 = "0xc33c";
    defparam add_511_add_5_9.INIT1 = "0xc33c";
    FA2 add_511_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2231[5]), .D0(n8935), .CI0(n8935), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2231[6]), .D1(n13614), .CI1(n13614), .CO0(n13614), .CO1(n8937), 
        .S0(n87_adj_1206[5]), .S1(n87_adj_1206[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_7.INIT0 = "0xc33c";
    defparam add_511_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i6304_2_lut (.A(Accumulated_Frequency[12]), 
            .B(n7_c), .Z(n8810));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6304_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6344_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n8815));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6344_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6342_2_lut (.A(Accumulated_Frequency[9]), 
            .B(n7_c), .Z(n8816));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6342_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6347_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n8813));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6347_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4397_2_lut (.A(n5868), .B(SM_Sample_Position[0]), 
            .Z(n7229));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4397_2_lut.INIT = "0x2222";
    FA2 add_511_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2231[3]), .D0(n8933), .CI0(n8933), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2231[4]), .D1(n13611), .CI1(n13611), .CO0(n13611), .CO1(n8935), 
        .S0(n87_adj_1206[3]), .S1(n87_adj_1206[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_5.INIT0 = "0xc33c";
    defparam add_511_add_5_5.INIT1 = "0xc33c";
    FA2 add_511_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2231[1]), .D0(n8931), .CI0(n8931), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2231[2]), .D1(n13608), .CI1(n13608), .CO0(n13608), .CO1(n8933), 
        .S0(n87_adj_1206[1]), .S1(n87_adj_1206[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_3.INIT0 = "0xc33c";
    defparam add_511_add_5_3.INIT1 = "0xc33c";
    FA2 add_511_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2231[0]), .D1(n13572), .CI1(n13572), 
        .CO0(n13572), .CO1(n8931), .S1(n87_adj_1206[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_511_add_5_1.INIT0 = "0xc33c";
    defparam add_511_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i6345_2_lut (.A(Accumulated_Frequency[10]), 
            .B(n7_c), .Z(n8814));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6345_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6338_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n8819));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6338_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6336_2_lut (.A(Accumulated_Frequency[7]), 
            .B(n7_c), .Z(n8820));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6336_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6341_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n8817));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6341_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6339_2_lut (.A(Accumulated_Frequency[8]), 
            .B(n7_c), .Z(n8818));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6339_2_lut.INIT = "0x2222";
    FA2 Accumulated_Frequency_1136_add_4_17 (.A0(GND_net), .B0(n8803), .C0(n8804), 
        .D0(n8928), .CI0(n8928), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13770), .CI1(n13770), .CO0(n13770), .S0(n69[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i4414_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n7247));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4414_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i8328_2_lut_3_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n6556));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i8328_2_lut_3_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8598_2_lut_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[1]), .C(reset_n_c), .D(SM_Sample_Position[0]), 
            .Z(n7_c));
    defparam i8598_2_lut_3_lut_4_lut.INIT = "0x0010";
    FA2 Accumulated_Frequency_1136_add_4_15 (.A0(GND_net), .B0(n8807), .C0(n8808), 
        .D0(n8926), .CI0(n8926), .A1(GND_net), .B1(n8805), .C1(n8806), 
        .D1(n13767), .CI1(n13767), .CO0(n13767), .CO1(n8928), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1136_add_4_13 (.A0(GND_net), .B0(n8811), .C0(n8812), 
        .D0(n8924), .CI0(n8924), .A1(GND_net), .B1(n8809), .C1(n8810), 
        .D1(n13764), .CI1(n13764), .CO0(n13764), .CO1(n8926), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1136_add_4_11 (.A0(GND_net), .B0(n8815), .C0(n8816), 
        .D0(n8922), .CI0(n8922), .A1(GND_net), .B1(n8813), .C1(n8814), 
        .D1(n13761), .CI1(n13761), .CO0(n13761), .CO1(n8924), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1136_add_4_9 (.A0(GND_net), .B0(n8819), .C0(n8820), 
        .D0(n8920), .CI0(n8920), .A1(GND_net), .B1(n8817), .C1(n8818), 
        .D1(n13758), .CI1(n13758), .CO0(n13758), .CO1(n8922), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_464 (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n4_adj_1168));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i1_2_lut_adj_464.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n5251[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i2 (.D(n69[2]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i3 (.D(n69[3]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i4 (.D(n69[4]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i5 (.D(n69[5]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i6 (.D(n69[6]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i7 (.D(n69[7]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i8 (.D(n69[8]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i9 (.D(n69[9]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i10 (.D(n69[10]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i11 (.D(n69[11]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i12 (.D(n69[12]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i13 (.D(n69[13]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i14 (.D(n69[14]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1136__i15 (.D(n69[15]), 
            .SP(n6939), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_1136__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n6809), .CK(Main_Clock), .SR(n10250), .Q(Sample_Ready));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n8905), .CI0(n8905), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n13557), .CI1(n13557), .CO0(n13557), 
        .CO1(n8907), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n8897), .CI0(n8897), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n13545), .CI1(n13545), .CO0(n13545), 
        .CO1(n8899), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n8909), .CI0(n8909), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n13563), .CI1(n13563), .CO0(n13563), 
        .CO1(n8911), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n8899), .CI0(n8899), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n13548), .CI1(n13548), .CO0(n13548), 
        .CO1(n8901), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n13383), 
        .CI1(n13383), .CO0(n13383), .CO1(n8897), .S1(n87[0]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n8903), .CI0(n8903), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n13554), .CI1(n13554), .CO0(n13554), 
        .CO1(n8905), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6317_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n8833));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6317_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1136_add_4_7 (.A0(GND_net), .B0(n8823), .C0(n8824), 
        .D0(n8918), .CI0(n8918), .A1(GND_net), .B1(n8821), .C1(n8822), 
        .D1(n13755), .CI1(n13755), .CO0(n13755), .CO1(n8920), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1136_add_4_5 (.A0(GND_net), .B0(n8827), .C0(n8828), 
        .D0(n8916), .CI0(n8916), .A1(GND_net), .B1(n8825), .C1(n8826), 
        .D1(n13752), .CI1(n13752), .CO0(n13752), .CO1(n8918), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i6315_2_lut (.A(Accumulated_Frequency[0]), 
            .B(n7_c), .Z(n8834));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6315_2_lut.INIT = "0x2222";
    FA2 Accumulated_Frequency_1136_add_4_3 (.A0(GND_net), .B0(n8831), .C0(n8832), 
        .D0(n8914), .CI0(n8914), .A1(GND_net), .B1(n8829), .C1(n8830), 
        .D1(n13749), .CI1(n13749), .CO0(n13749), .CO1(n8916), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5562_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2231[11]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5562_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5561_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2231[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5561_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_1136_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(n8833), .C1(n8834), .D1(n13587), 
        .CI1(n13587), .CO0(n13587), .CO1(n8914), .S1(n69[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1136_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1136_add_4_1.INIT1 = "0xc33c";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n8911), .CI0(n8911), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13566), .CI1(n13566), .CO0(n13566), .S0(n87[15]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n8901), .CI0(n8901), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n13551), .CI1(n13551), .CO0(n13551), 
        .CO1(n8903), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n5251[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n5251[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n5868), .CK(Main_Clock), .SR(n7229), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n5251[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n5251[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n5251[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5564_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2231[9]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5564_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5563_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2231[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5563_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n5251[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7674), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_394;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_394));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_394), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \Receive_Byte[0] , output \ADC_Data[3][5] , output \ADC_Data[3][6] , 
            output \ADC_Data[4][2] , output \ADC_Data[4][3] , output \ADC_Data[4][4] , 
            output \ADC_Data[4][5] , output \ADC_Data[3][7] , output \ADC_Data[4][6] , 
            output \ADC_Data[4][7] , output \ADC_Data[4][8] , output \ADC_Data[4][9] , 
            output CS_Stable, input Main_Clock, input reset_n_N_195, output \ADC_Data[4][10] , 
            output [15:0]\ADC_Data[5] , output SM_ADC_In, input reset_n_c, 
            output \ADC_Data[3][8] , output \ADC_Data[3][9] , output \ADC_Data[3][10] , 
            input i_ADC_Data_c, output n6850, input i_ADC_CS, output \ADC_Data[6][0] , 
            output \ADC_Data[4][1] , output \ADC_Data[6][1] , output \ADC_Data[6][2] , 
            output \ADC_Data[6][3] , output \ADC_Data[6][4] , output \ADC_Data[6][5] , 
            output \ADC_Data[6][6] , output \ADC_Data[6][7] , output [15:0]\ADC_Data[0] , 
            output \ADC_Data[1][0] , output \ADC_Data[1][1] , output \ADC_Data[1][2] , 
            output \ADC_Data[1][3] , output \ADC_Data[1][4] , output \ADC_Data[1][5] , 
            output \ADC_Data[1][6] , output \ADC_Data[1][7] , output \ADC_Data[1][8] , 
            output \ADC_Data[1][9] , output \ADC_Data[1][10] , output \ADC_Data[2][0] , 
            output \ADC_Data[2][1] , output \ADC_Data[2][2] , output \ADC_Data[2][3] , 
            output \ADC_Data[2][4] , output \ADC_Data[2][5] , input i_ADC_Clock_c, 
            output \ADC_Data[2][6] , output \ADC_Data[2][7] , output \ADC_Data[2][8] , 
            input n7484, output ADC_Data_Received, output n7216, output \ADC_Data[2][9] , 
            output \ADC_Data[2][10] , output \ADC_Data[3][0] , output \ADC_Data[3][1] , 
            output \ADC_Data[3][2] , input n7530, output \ADC_Data[3][3] , 
            output n8263, output \ADC_Data[4][0] , output \ADC_Data[3][4] );
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    wire [3:0]n441;
    
    wire Data_State, n6763;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    
    wire n6599, n6723, n9, n6764, n10, n11, n6705, n6767, n6768, 
        n6769, n6765, n6770, n6771, n6719, n6733, n12, n6709, 
        i_ADC_CS_c, n10877, n6706, n6720, n7, o_Data_Received_N_663, 
        n2, n8438, n11_adj_1158, n9_adj_1159, n9_adj_1160, n6755, 
        n10839, n10365, n9_adj_1161, n6756, n9_adj_1162, n6757, 
        n6759, n6734, n6710, n6728, n12_adj_1163, n6722, n6695, 
        n6701, n6758, n6696, n6773, n6717, n6731, n6704, n6774, 
        n6775, n10_adj_1164, n11_adj_1165, n6711, n6724, n6697, 
        n6761, n6776, CS_Stable_N_682, n6762, n6742, n6741, n6740, 
        n6736, n6738, n6712, n6725, n6698, n6739, n6708, n6777, 
        n12_adj_1166, n12_adj_1167, n6703, n6714, n6730, n6721, 
        n6735, n6707, n6779, n7260;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    wire [3:0]n434;
    
    wire CS_State, CS_State_N_672, n6780, n6781, n6782, n6783, n6732, 
        n6785, n6786, n6787, n3717, n7225, n6788, n6789;
    wire [2:0]n17;
    
    wire n7475, n6751, n6753, n6715, n6744, n6713, n6752, n6727, 
        n6700, n6750, n6749, n6726, n6699, n6747, n6746, n6745, 
        n5374, n6716, n4752, Clock_State, n4750, n4732, n8265, 
        n6729, n6702, n6718, n1, GND_net, VCC_net;
    
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1312_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n441[3]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1312_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n6764), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n6599), .Z(n6723));
    defparam i2_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_1069_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1069_i9_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n6705), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_1029_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1029_i10_2_lut.INIT = "0xdddd";
    (* lut_function="(A+!(B))" *) LUT4 equal_1030_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1030_i11_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n6767), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n6768), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n6769), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n6765), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n6770), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n6771), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n6719), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(Data_State), 
            .SP(n6733), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n10877), .CK(Main_Clock), .SR(reset_n_N_195), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8409_2_lut (.A(n12), .B(n6709), 
            .Z(n6719));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8409_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(Data_State), 
            .SP(n6706), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(Data_State), 
            .SP(n6720), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(Data_State), 
            .SP(n6734), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8406_2_lut (.A(n12), .B(n6723), 
            .Z(n6733));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8406_2_lut.INIT = "0x1111";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i8600_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_663), .Z(n2));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8600_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8448_2_lut_4_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6599), .D(n9), .Z(n6764));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8448_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8445_2_lut_4_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6599), .D(n9_adj_1159), .Z(n6765));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8445_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8490_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1158), .C(n9_adj_1160), .D(n6599), .Z(n6755));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8490_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(n10839), 
            .Z(n10365));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8487_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1158), .C(n9_adj_1161), .D(n6599), .Z(n6756));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8487_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8484_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1158), .C(n9_adj_1162), .D(n6599), .Z(n6757));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8484_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8478_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1158), .C(n9_adj_1159), .D(n6599), .Z(n6759));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8478_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(Data_State), 
            .SP(n6696), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8499_2_lut_3_lut (.A(n10), .B(n11_adj_1158), 
            .C(n6709), .Z(n6710));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8499_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8496_2_lut_3_lut (.A(n10), .B(n11_adj_1158), 
            .C(n6723), .Z(n6728));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8496_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B)))" *) LUT4 i8352_2_lut (.A(n12_adj_1163), .B(n6709), 
            .Z(n6722));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8352_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8493_2_lut_3_lut (.A(n10), .B(n11_adj_1158), 
            .C(n6695), .Z(n6701));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8493_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8481_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1158), .C(n9), .D(n6599), .Z(n6758));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8481_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(Data_State), 
            .SP(n6773), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n6717), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n6731), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n6704), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(Data_State), 
            .SP(n6774), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(Data_State), 
            .SP(n6775), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(Data_State), 
            .SP(n6776), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8508_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11_adj_1165), .C(n6709), .Z(n6711));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8508_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8505_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11_adj_1165), .C(n6723), .Z(n6724));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8505_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8502_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11_adj_1165), .C(n6695), .Z(n6697));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8502_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8451_2_lut_4_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6599), .D(n9_adj_1162), .Z(n6763));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8451_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8457_2_lut_4_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6599), .D(n9_adj_1160), .Z(n6761));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8457_2_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(Data_State), 
            .SP(n6777), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_682));   /* synthesis lineinfo="@2(55[8],55[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8454_2_lut_4_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6599), .D(n9_adj_1161), .Z(n6762));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8454_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8391_2_lut_4_lut (.A(n8438), 
            .B(n11), .C(n6599), .D(n9_adj_1160), .Z(n6773));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8391_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8523_2_lut_3_lut_4_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n9_adj_1160), .D(n6599), .Z(n6742));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8523_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8520_2_lut_3_lut_4_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n9_adj_1161), .D(n6599), .Z(n6741));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8520_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8517_2_lut_3_lut_4_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n9_adj_1162), .D(n6599), .Z(n6740));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8517_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B)))" *) LUT4 i8349_2_lut (.A(n12_adj_1163), .B(n6723), 
            .Z(n6736));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8349_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8511_2_lut_3_lut_4_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n9_adj_1159), .D(n6599), .Z(n6738));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8511_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8532_2_lut_3_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n6709), .Z(n6712));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8532_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8529_2_lut_3_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n6723), .Z(n6725));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8529_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8526_2_lut_3_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n6695), .Z(n6698));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8526_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8388_2_lut_4_lut (.A(n8438), 
            .B(n11), .C(n6599), .D(n9_adj_1161), .Z(n6774));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8388_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8514_2_lut_3_lut_4_lut (.A(n8438), 
            .B(n11_adj_1165), .C(n9), .D(n6599), .Z(n6739));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8514_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8400_2_lut_3_lut (.A(n8438), 
            .B(n11), .C(n6709), .Z(n6720));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8400_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8397_2_lut_3_lut (.A(n8438), 
            .B(n11), .C(n6723), .Z(n6734));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8397_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8394_2_lut_3_lut (.A(n8438), 
            .B(n11), .C(n6695), .Z(n6696));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8394_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+(B)))" *) LUT4 i8346_2_lut (.A(n12_adj_1163), .B(n6695), 
            .Z(n6708));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8346_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(Data_State), 
            .SP(n6721), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8385_2_lut_4_lut (.A(n8438), 
            .B(n11), .C(n6599), .D(n9_adj_1162), .Z(n6775));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8385_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_1091_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1166));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1091_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8442_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11_adj_1158), .C(n6709), .Z(n6717));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8442_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8439_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11_adj_1158), .C(n6723), .Z(n6731));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8439_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8436_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11_adj_1158), .C(n6695), .Z(n6704));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8436_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 equal_1108_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1108_i12_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_1110_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1161));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1110_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_1103_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1167));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1103_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="((B+(C))+!A)" *) LUT4 equal_1061_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1162));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1061_i9_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8460_2_lut_3_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6695), .Z(n6703));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8460_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8382_2_lut_4_lut (.A(n8438), 
            .B(n11), .C(n6599), .D(n9), .Z(n6776));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8382_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8466_2_lut_3_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6709), .Z(n6714));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8466_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8379_2_lut_4_lut (.A(n8438), 
            .B(n11), .C(n6599), .D(n9_adj_1159), .Z(n6777));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8379_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8463_2_lut_3_lut (.A(n8438), 
            .B(n11_adj_1158), .C(n6723), .Z(n6730));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8463_2_lut_3_lut.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(Data_State), 
            .SP(n6735), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(Data_State), 
            .SP(n6707), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(Data_State), 
            .SP(n6779), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(Data_State), 
            .SP(n6780), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)))" *) LUT4 i8306_2_lut (.A(n10839), .B(reset_n_c), 
            .Z(n10877));
    defparam i8306_2_lut.INIT = "0x7777";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i7342_4_lut (.A(n7260), .B(Count_Stable[1]), 
            .C(Count_Stable[2]), .D(Count_Stable[0]), .Z(n10839));
    defparam i7342_4_lut.INIT = "0xfffb";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_457 (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(\Receive_Byte[0] ), .D(Receive_Byte[3]), 
            .Z(n7));
    defparam i2_3_lut_4_lut_adj_457.INIT = "0xfff7";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_663));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1276_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1276_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_672));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1283_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1283_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A+(B))" *) LUT4 equal_1119_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1165));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1119_i11_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(Data_State), 
            .SP(n6781), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(Data_State), 
            .SP(n6782), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(Data_State), 
            .SP(n6783), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_663), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n6850));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(Data_State), 
            .SP(n6722), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n6732), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(Data_State), 
            .SP(n6736), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(Data_State), 
            .SP(n6708), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(Data_State), 
            .SP(n6785), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(Data_State), 
            .SP(n6786), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(Data_State), 
            .SP(n6787), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(Data_State), 
            .SP(n6788), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1269_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1269_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i1170_1_lut (.A(CS_Stable), .Z(n3717));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1170_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i8321_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_663), .Z(n7225));
    defparam i8321_4_lut.INIT = "0x4505";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(Data_State), 
            .SP(n6789), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1135__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7475), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1135__i0.REGSET = "RESET";
    defparam Count_Stable_1135__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n6727), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8568_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1165), .C(n9_adj_1162), .D(n6599), .Z(n6751));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8568_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8574_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1165), .C(n9_adj_1160), .D(n6599), .Z(n6753));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8574_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_458 (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6599));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_adj_458.INIT = "0xbbbb";
    (* lut_function="(!(A+(B)))" *) LUT4 i8475_2_lut (.A(n12_adj_1167), .B(n6709), 
            .Z(n6715));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8475_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8538_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1166), .D(n9), .Z(n6744));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8538_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i8559_2_lut (.A(n12_adj_1166), .B(n6709), 
            .Z(n6713));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8559_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8571_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1165), .C(n9_adj_1161), .D(n6599), .Z(n6752));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8571_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8403_2_lut (.A(n12), .B(n6695), 
            .Z(n6706));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8403_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n6700), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n6753), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n6752), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n6751), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n6750), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n6749), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n6713), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n6726), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n6699), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8556_2_lut (.A(n12_adj_1166), .B(n6723), 
            .Z(n6726));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8556_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n6747), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n6746), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n6745), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n6744), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n5374), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n6712), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n6725), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n6698), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n6742), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n6741), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n6740), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8297_2_lut_3_lut (.A(n10), .B(n11_adj_1165), 
            .C(n6709), .Z(n6716));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8297_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n6739), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n6738), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n6711), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(Data_State), 
            .SP(n6724), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(Data_State), 
            .SP(n6697), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n6710), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n6728), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n6701), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n6755), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n6756), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n6757), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1135__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7475), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1135__i2.REGSET = "RESET";
    defparam Count_Stable_1135__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8541_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1166), .D(n9_adj_1162), .Z(n6745));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8541_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B))" *) LUT4 i5593_2_lut (.A(Receive_Bit[3]), .B(\Receive_Byte[0] ), 
            .Z(n8438));
    defparam i5593_2_lut.INIT = "0x8888";
    (* lut_function="((B)+!A)" *) LUT4 equal_1109_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1158));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1109_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B)))" *) LUT4 i8553_2_lut (.A(n12_adj_1166), .B(n6695), 
            .Z(n6699));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8553_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n6599), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[1]), 
            .Z(n6709));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xbfff";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_459 (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1163));
    defparam i1_2_lut_3_lut_4_lut_adj_459.INIT = "0xff7f";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_460 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n6599), .Z(n6695));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_460.INIT = "0xffbf";
    (* lut_function="(A+((C)+!B))" *) LUT4 equal_1104_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1160));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1104_i9_2_lut_3_lut.INIT = "0xfbfb";
    FD1P3XZ Count_Stable_1135__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7475), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1135__i1.REGSET = "RESET";
    defparam Count_Stable_1135__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8562_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1165), .C(n9_adj_1159), .D(n6599), .Z(n6749));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8562_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n10365), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n6758), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4752), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4750), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8331_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1163), .D(n9_adj_1159), .Z(n6789));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8331_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8424_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1160), .D(n6599), .Z(n6767));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8424_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4732), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n6759), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8580_2_lut_3_lut (.A(n10), .B(n11_adj_1165), 
            .C(n6723), .Z(n6727));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8580_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B)))" *) LUT4 i8274_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n8265));
    defparam i8274_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8577_2_lut_3_lut (.A(n10), .B(n11_adj_1165), 
            .C(n6695), .Z(n6700));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8577_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8544_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1166), .D(n9_adj_1161), .Z(n6746));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8544_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8565_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1165), .C(n9), .D(n6599), .Z(n6750));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8565_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8421_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1161), .D(n6599), .Z(n6768));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8421_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3717), .CK(Clock_Stable), .SR(n7225), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i8535_4_lut (.A(n9_adj_1159), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1166), .Z(n5374));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8535_4_lut.INIT = "0x0313";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8334_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1163), .D(n9), .Z(n6788));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8334_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8337_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1163), .D(n9_adj_1162), .Z(n6787));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8337_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A))" *) LUT4 i5990_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5990_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8340_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1163), .D(n9_adj_1161), .Z(n6786));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8340_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B))" *) LUT4 i4630_2_lut (.A(reset_n_c), .B(n7260), 
            .Z(n7475));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i4630_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8343_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1163), .D(n9_adj_1160), .Z(n6785));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8343_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3717), .CK(Clock_Stable), .SR(n7225), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3717), .CK(Clock_Stable), .SR(n7225), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n6715), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ o_Data_Received (.D(n7484), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1912_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4732));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1912_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(A+!(B))" *) LUT4 equal_1111_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10_adj_1164));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1111_i10_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1930_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4750));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1930_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8547_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1166), .D(n9_adj_1160), .Z(n6747));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8547_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5999_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5999_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n441[1]), 
            .SP(n6850), .CK(Clock_Stable), .SR(n7216), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8418_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1162), .D(n6599), .Z(n6769));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8418_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(Data_State), 
            .SP(n6729), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(Data_State), 
            .SP(n6702), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n6714), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n6730), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n441[2]), 
            .SP(n6850), .CK(Clock_Stable), .SR(n7216), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n441[3]), 
            .SP(n6850), .CK(Clock_Stable), .SR(n7216), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n6716), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n6703), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8433_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6709), .Z(n6718));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8433_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_461 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_682), .D(CS_State_N_672), 
            .Z(n7260));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i2_3_lut_4_lut_adj_461.INIT = "0xfff6";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n7530), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i5831_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i5831_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3717), .CK(Clock_Stable), .SR(n8265), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1932_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4752));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i1932_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n6761), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8367_2_lut_3_lut_4_lut (.A(n10_adj_1164), 
            .B(n11), .C(n9_adj_1160), .D(n6599), .Z(n6779));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8367_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8364_2_lut_3_lut_4_lut (.A(n10_adj_1164), 
            .B(n11), .C(n9_adj_1161), .D(n6599), .Z(n6780));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8364_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8361_2_lut_3_lut_4_lut (.A(n10_adj_1164), 
            .B(n11), .C(n9_adj_1162), .D(n6599), .Z(n6781));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8361_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1298_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n441[1]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1298_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5992_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5992_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8355_2_lut_3_lut_4_lut (.A(n10_adj_1164), 
            .B(n11), .C(n9_adj_1159), .D(n6599), .Z(n6783));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8355_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8376_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11), .C(n6709), .Z(n6721));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8376_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8373_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11), .C(n6723), .Z(n6735));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8373_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8370_2_lut_3_lut (.A(n10_adj_1164), 
            .B(n11), .C(n6695), .Z(n6707));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8370_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i4372_3_lut (.A(n6850), .B(n7), 
            .C(SM_ADC_In), .Z(n7216));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4372_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A+(B)))" *) LUT4 i8472_2_lut (.A(n12_adj_1167), .B(n6723), 
            .Z(n6729));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8472_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n6718), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8469_2_lut (.A(n12_adj_1167), .B(n6695), 
            .Z(n6702));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8469_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8358_2_lut_3_lut_4_lut (.A(n10_adj_1164), 
            .B(n11), .C(n9), .D(n6599), .Z(n6782));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8358_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8412_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1159), .D(n6599), .Z(n6771));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8412_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1305_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n441[2]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1305_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8427_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6695), .Z(n6705));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8427_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8430_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6723), .Z(n6732));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8430_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8415_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9), .D(n6599), .Z(n6770));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8415_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))" *) LUT4 i5418_2_lut (.A(n7), .B(o_Data_Received_N_663), 
            .Z(n8263));
    defparam i5418_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n6762), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_1076_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1159));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1076_i9_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n6763), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule
