Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date             : Fri Oct 30 15:16:37 2015
| Host             : zombie running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb
| Design           : xillydemo
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.024 |
| Dynamic (W)              | 1.860 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.7  |
| Junction Temperature (C) | 48.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.056 |        6 |       --- |             --- |
| Slice Logic              |     0.034 |    38402 |       --- |             --- |
|   LUT as Logic           |     0.029 |    12410 |     53200 |           23.33 |
|   LUT as Distributed RAM |     0.002 |      782 |     17400 |            4.49 |
|   Register               |     0.002 |    15405 |    106400 |           14.48 |
|   CARRY4                 |     0.001 |      555 |     13300 |            4.17 |
|   LUT as Shift Register  |    <0.001 |     2273 |     17400 |           13.06 |
|   F7/F8 Muxes            |    <0.001 |      301 |     53200 |            0.57 |
|   Others                 |     0.000 |     2004 |       --- |             --- |
| Signals                  |     0.045 |    31827 |       --- |             --- |
| Block RAM                |     0.026 |     22.5 |       140 |           16.07 |
| PLL                      |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.014 |       50 |       220 |           22.73 |
| I/O                      |     0.046 |       85 |       200 |           42.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     2.024 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.202 |       0.184 |      0.018 |
| Vccaux    |       1.800 |     0.076 |       0.055 |      0.021 |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.722 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707                 |            10.0 |
| gclk                | clk_100                                                                                     |            10.0 |
| vga_clk_ins/clk_fb  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |            40.0 |
| vga_clk_ins/clkout0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |            15.4 |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| xillydemo                                                        |     1.860 |
|   PS_GPIO_IOBUF[0]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[10]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[11]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[12]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[13]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[14]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[15]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[16]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[17]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[18]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[19]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[1]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[20]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[21]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[22]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[23]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[24]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[25]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[26]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[27]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[28]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[29]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[2]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[30]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[31]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[32]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[33]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[34]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[35]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[36]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[37]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[38]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[39]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[3]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[40]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[41]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[42]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[43]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[44]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[45]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[46]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[47]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[48]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[49]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[4]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[50]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[51]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[52]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[53]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[54]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[55]_inst                                         |    <0.001 |
|   PS_GPIO_IOBUF[5]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[6]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[7]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[8]_inst                                          |    <0.001 |
|   PS_GPIO_IOBUF[9]_inst                                          |    <0.001 |
|   audio                                                          |     0.009 |
|     playback_fifo                                                |     0.004 |
|       U0                                                         |     0.004 |
|         inst_fifo_gen                                            |     0.004 |
|           gconvfifo.rf                                           |     0.004 |
|             grf.rf                                               |     0.004 |
|               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                 grss.rsts                                        |    <0.001 |
|                   c1                                             |     0.000 |
|                   c2                                             |     0.000 |
|                 rpntr                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                 gwss.wsts                                        |    <0.001 |
|                   c0                                             |    <0.001 |
|                   c1                                             |     0.000 |
|                 wpntr                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                              |     0.004 |
|                 gbm.gbmg.gbmga.ngecc.bmg                         |     0.004 |
|                   inst_blk_mem_gen                               |     0.004 |
|                     gnativebmg.native_blk_mem_gen                |     0.004 |
|                       valid.cstr                                 |     0.004 |
|                         ramloop[0].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|                         ramloop[1].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|                         ramloop[2].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|                         ramloop[3].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|     record_fifo                                                  |     0.004 |
|       U0                                                         |     0.004 |
|         inst_fifo_gen                                            |     0.004 |
|           gconvfifo.rf                                           |     0.004 |
|             grf.rf                                               |     0.004 |
|               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                 grss.rsts                                        |    <0.001 |
|                   c1                                             |    <0.001 |
|                   c2                                             |    <0.001 |
|                 rpntr                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                 gwss.wsts                                        |    <0.001 |
|                   c0                                             |    <0.001 |
|                   c1                                             |    <0.001 |
|                 wpntr                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                              |     0.004 |
|                 gbm.gbmg.gbmga.ngecc.bmg                         |     0.004 |
|                   inst_blk_mem_gen                               |     0.004 |
|                     gnativebmg.native_blk_mem_gen                |     0.004 |
|                       valid.cstr                                 |     0.004 |
|                         ramloop[0].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|                         ramloop[1].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|                         ramloop[2].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|                         ramloop[3].ram.r                         |     0.001 |
|                           prim_noinit.ram                        |     0.001 |
|   demoarray_reg_0_31_0_0                                         |    <0.001 |
|   demoarray_reg_0_31_1_1                                         |    <0.001 |
|   demoarray_reg_0_31_2_2                                         |    <0.001 |
|   demoarray_reg_0_31_3_3                                         |    <0.001 |
|   demoarray_reg_0_31_4_4                                         |    <0.001 |
|   demoarray_reg_0_31_5_5                                         |    <0.001 |
|   demoarray_reg_0_31_6_6                                         |    <0.001 |
|   demoarray_reg_0_31_7_7                                         |    <0.001 |
|   fifo_8                                                         |     0.001 |
|     U0                                                           |     0.001 |
|       inst_fifo_gen                                              |     0.001 |
|         gconvfifo.rf                                             |     0.001 |
|           grf.rf                                                 |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|               grss.rsts                                          |    <0.001 |
|                 c1                                               |    <0.001 |
|                 c2                                               |    <0.001 |
|               rpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|               gwss.wsts                                          |    <0.001 |
|                 c0                                               |    <0.001 |
|                 c1                                               |    <0.001 |
|               wpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                 inst_blk_mem_gen                                 |    <0.001 |
|                   gnativebmg.native_blk_mem_gen                  |    <0.001 |
|                     valid.cstr                                   |    <0.001 |
|                       ramloop[0].ram.r                           |    <0.001 |
|                         prim_noinit.ram                          |    <0.001 |
|   fifo_from_function                                             |     0.004 |
|     U0                                                           |     0.004 |
|       inst_fifo_gen                                              |     0.004 |
|         gconvfifo.rf                                             |     0.004 |
|           grf.rf                                                 |     0.004 |
|             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|               grss.rsts                                          |    <0.001 |
|                 c1                                               |     0.000 |
|                 c2                                               |     0.000 |
|               rpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|               gwss.wsts                                          |    <0.001 |
|                 c0                                               |     0.000 |
|                 c1                                               |     0.000 |
|               wpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                |     0.004 |
|               gbm.gbmg.gbmga.ngecc.bmg                           |     0.004 |
|                 inst_blk_mem_gen                                 |     0.004 |
|                   gnativebmg.native_blk_mem_gen                  |     0.004 |
|                     valid.cstr                                   |     0.004 |
|                       ramloop[0].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|                       ramloop[1].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|                       ramloop[2].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|                       ramloop[3].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|   fifo_to_function                                               |     0.010 |
|     U0                                                           |     0.010 |
|       inst_fifo_gen                                              |     0.010 |
|         gconvfifo.rf                                             |     0.010 |
|           grf.rf                                                 |     0.010 |
|             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|               grss.rsts                                          |    <0.001 |
|                 c1                                               |     0.000 |
|                 c2                                               |     0.000 |
|               rpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|               gwss.wsts                                          |    <0.001 |
|                 c0                                               |    <0.001 |
|                 c1                                               |     0.000 |
|               wpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                |     0.010 |
|               gbm.gbmg.gbmga.ngecc.bmg                           |     0.010 |
|                 inst_blk_mem_gen                                 |     0.010 |
|                   gnativebmg.native_blk_mem_gen                  |     0.010 |
|                     valid.cstr                                   |     0.010 |
|                       ramloop[0].ram.r                           |     0.003 |
|                         prim_noinit.ram                          |     0.003 |
|                       ramloop[1].ram.r                           |     0.003 |
|                         prim_noinit.ram                          |     0.003 |
|                       ramloop[2].ram.r                           |     0.003 |
|                         prim_noinit.ram                          |     0.003 |
|                       ramloop[3].ram.r                           |     0.003 |
|                         prim_noinit.ram                          |     0.003 |
|   inst_0                                                         |     0.114 |
|     inst                                                         |     0.114 |
|       DCT_Loop_1_proc_U0                                         |    <0.001 |
|       DCT_Loop_2_proc_U0                                         |    <0.001 |
|       DCT_Loop_3_proc1_U0                                        |    <0.001 |
|       DCT_MAT_Multiply_1_U0                                      |     0.028 |
|         B_cached_0_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel_ram     |    <0.001 |
|         B_cached_0_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel_ram     |    <0.001 |
|         B_cached_0_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel_ram     |    <0.001 |
|         B_cached_0_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel_ram     |    <0.001 |
|         B_cached_0_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel_ram     |    <0.001 |
|         B_cached_0_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel_ram     |    <0.001 |
|         B_cached_0_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel_ram     |    <0.001 |
|         B_cached_0_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram     |    <0.001 |
|         B_cached_1_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel_ram     |    <0.001 |
|         B_cached_1_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel_ram     |    <0.001 |
|         B_cached_1_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel_ram     |    <0.001 |
|         B_cached_1_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel_ram     |    <0.001 |
|         B_cached_1_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel_ram     |    <0.001 |
|         B_cached_1_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel_ram     |    <0.001 |
|         B_cached_1_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel_ram     |    <0.001 |
|         B_cached_1_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel_ram     |    <0.001 |
|         B_cached_2_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel_ram     |    <0.001 |
|         B_cached_2_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel_ram     |    <0.001 |
|         B_cached_2_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel_ram     |    <0.001 |
|         B_cached_2_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel_ram     |    <0.001 |
|         B_cached_2_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel_ram     |    <0.001 |
|         B_cached_2_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel_ram     |    <0.001 |
|         B_cached_2_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel_ram     |    <0.001 |
|         B_cached_2_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel_ram     |    <0.001 |
|         B_cached_3_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel_ram     |    <0.001 |
|         B_cached_3_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel_ram     |    <0.001 |
|         B_cached_3_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel_ram     |    <0.001 |
|         B_cached_3_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel_ram     |    <0.001 |
|         B_cached_3_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel_ram     |    <0.001 |
|         B_cached_3_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel_ram     |    <0.001 |
|         B_cached_3_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel_ram     |    <0.001 |
|         B_cached_3_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram     |    <0.001 |
|         B_cached_4_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram     |    <0.001 |
|         B_cached_4_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel_ram     |    <0.001 |
|         B_cached_4_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel_ram     |    <0.001 |
|         B_cached_4_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel_ram     |    <0.001 |
|         B_cached_4_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel_ram     |    <0.001 |
|         B_cached_4_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel_ram     |    <0.001 |
|         B_cached_4_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel_ram     |    <0.001 |
|         B_cached_4_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel_ram     |    <0.001 |
|         B_cached_5_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel_ram     |    <0.001 |
|         B_cached_5_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel_ram     |    <0.001 |
|         B_cached_5_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel_ram     |    <0.001 |
|         B_cached_5_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel_ram     |    <0.001 |
|         B_cached_5_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel_ram     |    <0.001 |
|         B_cached_5_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel_ram     |    <0.001 |
|         B_cached_5_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel_ram     |    <0.001 |
|         B_cached_5_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel_ram     |    <0.001 |
|         B_cached_6_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel_ram     |    <0.001 |
|         B_cached_6_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel_ram     |    <0.001 |
|         B_cached_6_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel_ram     |    <0.001 |
|         B_cached_6_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel_ram     |    <0.001 |
|         B_cached_6_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel_ram     |    <0.001 |
|         B_cached_6_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel_ram     |    <0.001 |
|         B_cached_6_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel_ram     |    <0.001 |
|         B_cached_6_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel_ram     |    <0.001 |
|         B_cached_7_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel_ram     |    <0.001 |
|         B_cached_7_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel_ram     |    <0.001 |
|         B_cached_7_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel_ram     |    <0.001 |
|         B_cached_7_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel_ram     |    <0.001 |
|         B_cached_7_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram     |    <0.001 |
|         B_cached_7_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram     |    <0.001 |
|         B_cached_7_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram     |    <0.001 |
|         B_cached_7_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram     |    <0.001 |
|         DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0                    |     0.005 |
|           Tinv_U                                                 |    <0.001 |
|             DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U        |    <0.001 |
|         DCT_MAT_Multiply_1_Loop_Row_proc_U0                      |     0.016 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U183                  |     0.003 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.003 |
|               U0                                                 |     0.003 |
|                 i_synth                                          |     0.003 |
|                   ADDSUB_OP.ADDSUB                               |     0.003 |
|                     SPEED_OP.DSP.OP                              |     0.003 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.001 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U184                  |     0.006 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.003 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |     0.002 |
|                           i_pipe                                 |     0.002 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U185                   |     0.001 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |     0.001 |
|               U0                                                 |     0.001 |
|                 i_synth                                          |     0.001 |
|                   MULT.OP                                        |     0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U186                   |     0.001 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |     0.001 |
|               U0                                                 |     0.001 |
|                 i_synth                                          |     0.001 |
|                   MULT.OP                                        |     0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|       DCT_MAT_Multiply_U0                                        |     0.077 |
|         B_cached_0_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_0_channel_ram       |    <0.001 |
|         B_cached_0_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_1_channel_ram       |    <0.001 |
|         B_cached_0_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram       |    <0.001 |
|         B_cached_0_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_3_channel_ram       |    <0.001 |
|         B_cached_0_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_4_channel_ram       |    <0.001 |
|         B_cached_0_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_5_channel_ram       |    <0.001 |
|         B_cached_0_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_6_channel_ram       |    <0.001 |
|         B_cached_0_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_0_7_channel_ram       |    <0.001 |
|         B_cached_1_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_0_channel_ram       |    <0.001 |
|         B_cached_1_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_1_channel_ram       |    <0.001 |
|         B_cached_1_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_2_channel_ram       |    <0.001 |
|         B_cached_1_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_3_channel_ram       |    <0.001 |
|         B_cached_1_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_4_channel_ram       |    <0.001 |
|         B_cached_1_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_5_channel_ram       |    <0.001 |
|         B_cached_1_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_6_channel_ram       |    <0.001 |
|         B_cached_1_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_1_7_channel_ram       |    <0.001 |
|         B_cached_2_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_0_channel_ram       |    <0.001 |
|         B_cached_2_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_1_channel_ram       |    <0.001 |
|         B_cached_2_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_2_channel_ram       |    <0.001 |
|         B_cached_2_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_3_channel_ram       |    <0.001 |
|         B_cached_2_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_4_channel_ram       |    <0.001 |
|         B_cached_2_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_5_channel_ram       |    <0.001 |
|         B_cached_2_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram       |    <0.001 |
|         B_cached_2_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_2_7_channel_ram       |    <0.001 |
|         B_cached_3_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_0_channel_ram       |    <0.001 |
|         B_cached_3_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_1_channel_ram       |    <0.001 |
|         B_cached_3_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_2_channel_ram       |    <0.001 |
|         B_cached_3_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_3_channel_ram       |    <0.001 |
|         B_cached_3_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_4_channel_ram       |    <0.001 |
|         B_cached_3_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_5_channel_ram       |    <0.001 |
|         B_cached_3_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_6_channel_ram       |    <0.001 |
|         B_cached_3_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_3_7_channel_ram       |    <0.001 |
|         B_cached_4_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_0_channel_ram       |    <0.001 |
|         B_cached_4_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_1_channel_ram       |    <0.001 |
|         B_cached_4_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_2_channel_ram       |    <0.001 |
|         B_cached_4_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_3_channel_ram       |    <0.001 |
|         B_cached_4_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_4_channel_ram       |    <0.001 |
|         B_cached_4_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_5_channel_ram       |    <0.001 |
|         B_cached_4_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_6_channel_ram       |    <0.001 |
|         B_cached_4_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_4_7_channel_ram       |    <0.001 |
|         B_cached_5_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_0_channel_ram       |    <0.001 |
|         B_cached_5_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_1_channel_ram       |    <0.001 |
|         B_cached_5_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_2_channel_ram       |    <0.001 |
|         B_cached_5_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_3_channel_ram       |    <0.001 |
|         B_cached_5_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_4_channel_ram       |    <0.001 |
|         B_cached_5_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_5_channel_ram       |    <0.001 |
|         B_cached_5_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_6_channel_ram       |    <0.001 |
|         B_cached_5_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_5_7_channel_ram       |    <0.001 |
|         B_cached_6_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram       |    <0.001 |
|         B_cached_6_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_1_channel_ram       |    <0.001 |
|         B_cached_6_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_2_channel_ram       |    <0.001 |
|         B_cached_6_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_3_channel_ram       |    <0.001 |
|         B_cached_6_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram       |    <0.001 |
|         B_cached_6_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_5_channel_ram       |    <0.001 |
|         B_cached_6_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_6_channel_ram       |    <0.001 |
|         B_cached_6_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_6_7_channel_ram       |    <0.001 |
|         B_cached_7_0_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_0_channel_ram       |    <0.001 |
|         B_cached_7_1_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_1_channel_ram       |    <0.001 |
|         B_cached_7_2_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_2_channel_ram       |    <0.001 |
|         B_cached_7_3_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_3_channel_ram       |    <0.001 |
|         B_cached_7_4_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_4_channel_ram       |    <0.001 |
|         B_cached_7_5_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_5_channel_ram       |    <0.001 |
|         B_cached_7_6_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_6_channel_ram       |    <0.001 |
|         B_cached_7_7_channel_U                                   |    <0.001 |
|           U_FIFO_DCT_MAT_Multiply_B_cached_7_7_channel_ram       |    <0.001 |
|         DCT_MAT_Multiply_Loop_LoadRow_proc_U0                    |     0.005 |
|         DCT_MAT_Multiply_Loop_Row_proc_U0                        |     0.065 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U10                   |     0.005 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U11                   |     0.006 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |     0.001 |
|                           i_pipe                                 |     0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U12                   |     0.006 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |     0.001 |
|                           i_pipe                                 |     0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U5                    |     0.002 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.002 |
|               U0                                                 |     0.002 |
|                 i_synth                                          |     0.002 |
|                   ADDSUB_OP.ADDSUB                               |     0.002 |
|                     SPEED_OP.DSP.OP                              |     0.002 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |    <0.001 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U6                    |     0.005 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   ADDSUB_OP.ADDSUB                               |     0.004 |
|                     SPEED_OP.DSP.OP                              |     0.004 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U7                    |     0.005 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U8                    |     0.005 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |     0.001 |
|                           i_pipe                                 |     0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fadd_32ns_32ns_32_5_full_dsp_U9                    |     0.005 |
|             DCT_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                         LOD                                      |    <0.001 |
|                         MSBS_DELAY                               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ROUND_BIT_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_RND                                |    <0.001 |
|                       EXP                                        |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U13                    |     0.001 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U14                    |     0.002 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U15                    |     0.002 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U16                    |     0.002 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U17                    |     0.001 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U18                    |     0.002 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U19                    |     0.002 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           DCT_fmul_32ns_32ns_32_4_max_dsp_U20                    |     0.002 |
|             DCT_ap_fmul_2_max_dsp_32_u                           |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   MULT.OP                                        |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |     0.000 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |     0.000 |
|                           CARRY_ZERO_DET                         |     0.000 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       INV_OP_DEL                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|       Xbuff_U                                                    |    <0.001 |
|         DCT_Xbuff_memcore_U                                      |    <0.001 |
|           DCT_Xbuff_memcore_ram_U                                |    <0.001 |
|       Xmat_U                                                     |    <0.001 |
|         DCT_Xmat_memcore_U                                       |    <0.001 |
|           DCT_Xmat_memcore_ram_U                                 |    <0.001 |
|       Ymat_U                                                     |    <0.001 |
|         DCT_Xmat_memcore_U                                       |    <0.001 |
|           DCT_Xmat_memcore_ram_U                                 |    <0.001 |
|       opt_type_02_loc_loc_loc_channe_U                           |    <0.001 |
|         U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram            |    <0.001 |
|       temp_0_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_1_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_2_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_3_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_4_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_5_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_6_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|       temp_7_U                                                   |     0.001 |
|         gen_buffer[0].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|         gen_buffer[1].DCT_temp_0_memcore_U                       |    <0.001 |
|           DCT_temp_0_memcore_ram_U                               |    <0.001 |
|             ram_reg_0_7_0_0                                      |    <0.001 |
|             ram_reg_0_7_10_10                                    |    <0.001 |
|             ram_reg_0_7_11_11                                    |    <0.001 |
|             ram_reg_0_7_12_12                                    |    <0.001 |
|             ram_reg_0_7_13_13                                    |    <0.001 |
|             ram_reg_0_7_14_14                                    |    <0.001 |
|             ram_reg_0_7_15_15                                    |    <0.001 |
|             ram_reg_0_7_16_16                                    |    <0.001 |
|             ram_reg_0_7_17_17                                    |    <0.001 |
|             ram_reg_0_7_18_18                                    |    <0.001 |
|             ram_reg_0_7_19_19                                    |    <0.001 |
|             ram_reg_0_7_1_1                                      |    <0.001 |
|             ram_reg_0_7_20_20                                    |    <0.001 |
|             ram_reg_0_7_21_21                                    |    <0.001 |
|             ram_reg_0_7_22_22                                    |    <0.001 |
|             ram_reg_0_7_23_23                                    |    <0.001 |
|             ram_reg_0_7_24_24                                    |    <0.001 |
|             ram_reg_0_7_25_25                                    |    <0.001 |
|             ram_reg_0_7_26_26                                    |    <0.001 |
|             ram_reg_0_7_27_27                                    |    <0.001 |
|             ram_reg_0_7_28_28                                    |    <0.001 |
|             ram_reg_0_7_29_29                                    |    <0.001 |
|             ram_reg_0_7_2_2                                      |    <0.001 |
|             ram_reg_0_7_30_30                                    |    <0.001 |
|             ram_reg_0_7_31_31                                    |    <0.001 |
|             ram_reg_0_7_3_3                                      |    <0.001 |
|             ram_reg_0_7_4_4                                      |    <0.001 |
|             ram_reg_0_7_5_5                                      |    <0.001 |
|             ram_reg_0_7_6_6                                      |    <0.001 |
|             ram_reg_0_7_7_7                                      |    <0.001 |
|             ram_reg_0_7_8_8                                      |    <0.001 |
|             ram_reg_0_7_9_9                                      |    <0.001 |
|   litearray0_reg_0_31_0_0                                        |    <0.001 |
|   litearray0_reg_0_31_1_1                                        |    <0.001 |
|   litearray0_reg_0_31_2_2                                        |    <0.001 |
|   litearray0_reg_0_31_3_3                                        |    <0.001 |
|   litearray0_reg_0_31_4_4                                        |    <0.001 |
|   litearray0_reg_0_31_5_5                                        |    <0.001 |
|   litearray0_reg_0_31_6_6                                        |    <0.001 |
|   litearray0_reg_0_31_7_7                                        |    <0.001 |
|   litearray1_reg_0_31_0_0                                        |    <0.001 |
|   litearray1_reg_0_31_1_1                                        |    <0.001 |
|   litearray1_reg_0_31_2_2                                        |    <0.001 |
|   litearray1_reg_0_31_3_3                                        |    <0.001 |
|   litearray1_reg_0_31_4_4                                        |    <0.001 |
|   litearray1_reg_0_31_5_5                                        |    <0.001 |
|   litearray1_reg_0_31_6_6                                        |    <0.001 |
|   litearray1_reg_0_31_7_7                                        |    <0.001 |
|   litearray2_reg_0_31_0_0                                        |    <0.001 |
|   litearray2_reg_0_31_1_1                                        |    <0.001 |
|   litearray2_reg_0_31_2_2                                        |    <0.001 |
|   litearray2_reg_0_31_3_3                                        |    <0.001 |
|   litearray2_reg_0_31_4_4                                        |    <0.001 |
|   litearray2_reg_0_31_5_5                                        |    <0.001 |
|   litearray2_reg_0_31_6_6                                        |    <0.001 |
|   litearray2_reg_0_31_7_7                                        |    <0.001 |
|   litearray3_reg_0_31_0_0                                        |    <0.001 |
|   litearray3_reg_0_31_1_1                                        |    <0.001 |
|   litearray3_reg_0_31_2_2                                        |    <0.001 |
|   litearray3_reg_0_31_3_3                                        |    <0.001 |
|   litearray3_reg_0_31_4_4                                        |    <0.001 |
|   litearray3_reg_0_31_5_5                                        |    <0.001 |
|   litearray3_reg_0_31_6_6                                        |    <0.001 |
|   litearray3_reg_0_31_7_7                                        |    <0.001 |
|   smb_sdata_IOBUF_inst                                           |     0.000 |
|   smbus                                                          |    <0.001 |
|     fifo                                                         |    <0.001 |
|       U0                                                         |    <0.001 |
|         inst_fifo_gen                                            |    <0.001 |
|           gconvfifo.rf                                           |    <0.001 |
|             grf.rf                                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                 grss.rsts                                        |    <0.001 |
|                   c1                                             |    <0.001 |
|                   c2                                             |    <0.001 |
|                 rpntr                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                 gwss.wsts                                        |    <0.001 |
|                   c0                                             |    <0.001 |
|                   c1                                             |    <0.001 |
|                 wpntr                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                         |    <0.001 |
|                   inst_blk_mem_gen                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                |    <0.001 |
|                       valid.cstr                                 |    <0.001 |
|                         ramloop[0].ram.r                         |    <0.001 |
|                           prim_noinit.ram                        |    <0.001 |
|   xillybus_ins                                                   |     1.673 |
|     system_i                                                     |     1.651 |
|       vivado_system_i                                            |     1.651 |
|         processing_system7_0                                     |     1.536 |
|           inst                                                   |     1.536 |
|         processing_system7_0_axi_periph                          |     0.004 |
|           s00_couplers                                           |     0.003 |
|             auto_pc                                              |     0.003 |
|               inst                                               |     0.003 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s             |     0.003 |
|                   RD.ar_channel_0                                |    <0.001 |
|                     ar_cmd_fsm_0                                 |    <0.001 |
|                     cmd_translator_0                             |    <0.001 |
|                       incr_cmd_0                                 |    <0.001 |
|                       wrap_cmd_0                                 |    <0.001 |
|                   RD.r_channel_0                                 |     0.001 |
|                     rd_data_fifo_0                               |    <0.001 |
|                     transaction_fifo_0                           |    <0.001 |
|                   SI_REG                                         |     0.001 |
|                     ar_pipe                                      |    <0.001 |
|                     aw_pipe                                      |    <0.001 |
|                     b_pipe                                       |    <0.001 |
|                     r_pipe                                       |    <0.001 |
|                   WR.aw_channel_0                                |    <0.001 |
|                     aw_cmd_fsm_0                                 |    <0.001 |
|                     cmd_translator_0                             |    <0.001 |
|                       incr_cmd_0                                 |    <0.001 |
|                       wrap_cmd_0                                 |    <0.001 |
|                   WR.b_channel_0                                 |    <0.001 |
|                     bid_fifo_0                                   |    <0.001 |
|                     bresp_fifo_0                                 |    <0.001 |
|           xbar                                                   |    <0.001 |
|             inst                                                 |    <0.001 |
|               gen_sasd.crossbar_sasd_0                           |    <0.001 |
|                 addr_arbiter_inst                                |    <0.001 |
|                 gen_decerr.decerr_slave_inst                     |    <0.001 |
|                 reg_slice_r                                      |    <0.001 |
|                 splitter_ar                                      |    <0.001 |
|                 splitter_aw                                      |    <0.001 |
|         rst_processing_system7_0_100M                            |    <0.001 |
|           U0                                                     |    <0.001 |
|             EXT_LPF                                              |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|             SEQ                                                  |    <0.001 |
|               SEQ_COUNTER                                        |    <0.001 |
|         xillybus_ip_0                                            |    <0.001 |
|           inst                                                   |    <0.001 |
|         xillybus_lite_0                                          |    <0.001 |
|           inst                                                   |    <0.001 |
|         xillyvga_0                                               |     0.111 |
|           inst                                                   |     0.111 |
|             xillyvga_core_ins                                    |     0.111 |
|               vga_fifo_wrapper_ins/vga_fifo                      |     0.001 |
|                 U0                                               |     0.001 |
|                   inst_fifo_gen                                  |     0.001 |
|                     gconvfifo.rf                                 |     0.001 |
|                       grf.rf                                     |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx               |    <0.001 |
|                           gsync_stage[1].rd_stg_inst             |    <0.001 |
|                           gsync_stage[1].wr_stg_inst             |    <0.001 |
|                           gsync_stage[2].rd_stg_inst             |    <0.001 |
|                           gsync_stage[2].wr_stg_inst             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                           gras.rsts                              |    <0.001 |
|                             c0                                   |    <0.001 |
|                             c1                                   |    <0.001 |
|                           rpntr                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                           gwas.gpf.wrpf                          |    <0.001 |
|                           gwas.wsts                              |    <0.001 |
|                             c1                                   |    <0.001 |
|                             c2                                   |    <0.001 |
|                           wpntr                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                    |    <0.001 |
|                           gbm.gbmg.gbmga.ngecc.bmg               |    <0.001 |
|                             inst_blk_mem_gen                     |    <0.001 |
|                               gnativebmg.native_blk_mem_gen      |    <0.001 |
|                                 valid.cstr                       |    <0.001 |
|                                   ramloop[0].ram.r               |    <0.001 |
|                                     prim_noinit.ram              |    <0.001 |
|                         rstblk                                   |    <0.001 |
|         xlconcat_0                                               |     0.000 |
|     xillybus_core_ins                                            |     0.022 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62    |    <0.001 |
|       msg_buf_ins                                                |    <0.001 |
|         Mram_mem1                                                |    <0.001 |
|         Mram_mem2                                                |    <0.001 |
|         Mram_mem3                                                |    <0.001 |
|         Mram_mem4                                                |    <0.001 |
|         Mram_mem5                                                |    <0.001 |
|         Mram_mem61                                               |    <0.001 |
|         Mram_mem62                                               |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets10                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets11                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets12                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets13                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets14                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets15                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets16                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets17                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets18                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets19                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets20                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets3                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets4                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets5                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets6                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets7                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets8                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets9                          |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                          |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                          |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                          |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                          |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets1                          |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets21                         |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets22                         |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets23                         |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets24                         |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets1                          |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets2                          |    <0.001 |
+------------------------------------------------------------------+-----------+


