#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 20 17:41:26 2018
# Process ID: 50772
# Current directory: D:/Study/CODE/Mywork/MulCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42376 D:\Study\CODE\Mywork\MulCPU\MulCPU.xpr
# Log file: D:/Study/CODE/Mywork/MulCPU/vivado.log
# Journal file: D:/Study/CODE/Mywork/MulCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/CODE/Mywork/MulCPU/MulCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Study/DFE/Vi/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port ALUopcode [D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clk [D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim/xsim.dir/GO_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim/xsim.dir/GO_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 20 17:42:10 2018. For additional details about this file, please refer to the WebTalk help file at D:/Study/DFE/Vi/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 20 17:42:10 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 747.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 750.027 ; gain = 12.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 782.559 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clk [D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DBDataSrc [D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 782.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 801.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 801.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
 no match
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 821.043 ; gain = 16.387
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
 no match
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 823.453 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 823.453 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Study/DFE/Vi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 64e5860fc2d3465599425f15030390d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GO_behav xil_defaultlib.GO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstrutionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Sign_Zero_Extend
Compiling module xil_defaultlib.Mux_Three_To_OneReg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.Mux_Two_To_One_A
Compiling module xil_defaultlib.Mux_Two_To_One_B
Compiling module xil_defaultlib.WriteSelect
Compiling module xil_defaultlib.WriteSelect1
Compiling module xil_defaultlib.RunCPU
Compiling module xil_defaultlib.GO
Compiling module xil_defaultlib.glbl
Built simulation snapshot GO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/CODE/Mywork/MulCPU/MulCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GO_behav -key {Behavioral:sim_1:Functional:GO} -tclbatch {GO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source GO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
 no match
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 829.477 ; gain = 2.934
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 18:05:23 2018...
