Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr 26 14:49:47 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file receiver_top_control_sets_placed.rpt
| Design       : receiver_top
| Device       : xc7s25
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      6 |            1 |
|      8 |           15 |
|     10 |            1 |
|     12 |            2 |
|     14 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             164 |           24 |
| Yes          | No                    | No                     |              78 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             258 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------+----------------------------------------+------------------+----------------+
|                  Clock Signal                 |                Enable Signal                |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------+----------------------------------------+------------------+----------------+
|  SPI_SCLK_I_IBUF_BUFG                         |                                             |                                        |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[7]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[6]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[5]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[4]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[3]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[2]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[1]                     | QLINK1/RESET_O                         |                1 |              2 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/p_0_in[0]                     | QLINK1/RESET_O                         |                1 |              2 |
|  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1 |                                             |                                        |                3 |              6 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[4]                          | QLINK1/RESET_O                         |                2 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/ENCODE/sel                           | QLINK1/ENCODE/subcnt[3]_i_1__0_n_0     |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/ENCODE/nxt_bitcnt                    | QLINK1/ENCODE/nxt_bitcnt[3]_i_1__0_n_0 |                1 |              8 |
|  CLK48_O_BUFG                                 |                                             | QLINK1/DECODE/subcnt[3]_i_1_n_0        |                1 |              8 |
|  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1 |                                             | SpiTx/bitcnt[4]_i_1_n_0                |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/nxt_bitcnt                    | QLINK1/DECODE/nxt_bitcnt[3]_i_1_n_0    |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[3]                          | QLINK1/RESET_O                         |                2 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[0]                          | QLINK1/RESET_O                         |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[1]                          | QLINK1/RESET_O                         |                3 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[2]                          | QLINK1/RESET_O                         |                2 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/adr_reg[7]_0[1]               | QLINK1/RESET_O                         |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/adr_reg[7]_0[0]               | QLINK1/RESET_O                         |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[7]                          | QLINK1/RESET_O                         |                3 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[6]                          | QLINK1/RESET_O                         |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/E[5]                          | QLINK1/RESET_O                         |                1 |              8 |
|  CLK48_O_BUFG                                 | QLINK1/ENCODE/enc_wr_reg[0]                 | QLINK1/RESET_O                         |                2 |             10 |
|  CLK48_O_BUFG                                 | QLINK1/sel                                  | QLINK1/RESET_O                         |                1 |             12 |
|  CLK48_O_BUFG                                 |                                             |                                        |                5 |             12 |
|  CLK48_O_BUFG                                 | QLINK1/enc_wr                               | QLINK1/RESET_O                         |                1 |             14 |
|  CLK48_O_BUFG                                 | QLINK1/ENCODE/E[0]                          |                                        |                4 |             14 |
|  CLK48_O_BUFG                                 | QLINK1/DECODE/FSM_onehot_rx_state_reg[0][0] | QLINK1/RESET_O                         |                7 |             38 |
|  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1 | SpiTx/nxt_data                              |                                        |                5 |             64 |
|  CLK48_O_BUFG                                 | QLINK1/nxt_timestamp                        | QLINK1/RESET_O                         |                9 |             64 |
|  SPI_SCLK_I_IBUF_BUFG                         |                                             | QLINK1/RESET_O                         |                9 |             72 |
|  CLK48_O_BUFG                                 |                                             | QLINK1/RESET_O                         |               13 |             76 |
+-----------------------------------------------+---------------------------------------------+----------------------------------------+------------------+----------------+


