multiline_comment|/*&n; * arch/sh/kernel/cpu/sh3/probe.c&n; *&n; * CPU Subtype Probing for SH-3.&n; *&n; * Copyright (C) 1999, 2000  Niibe Yutaka&n; * Copyright (C) 2002  Paul Mundt&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file &quot;COPYING&quot; in the main directory of this archive&n; * for more details.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/cache.h&gt;
macro_line|#include &lt;asm/io.h&gt;
DECL|function|detect_cpu_and_cache_system
r_int
id|__init
id|detect_cpu_and_cache_system
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|addr0
comma
id|addr1
comma
id|data0
comma
id|data1
comma
id|data2
comma
id|data3
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Check if the entry shadows or not.&n;&t; * When shadowed, it&squot;s 128-entry system.&n;&t; * Otherwise, it&squot;s 256-entry system.&n;&t; */
id|addr0
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_plus
(paren
l_int|3
op_lshift
l_int|12
)paren
suffix:semicolon
id|addr1
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_plus
(paren
l_int|1
op_lshift
l_int|12
)paren
suffix:semicolon
multiline_comment|/* First, write back &amp; invalidate */
id|data0
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data0
op_amp
op_complement
(paren
id|SH_CACHE_VALID
op_or
id|SH_CACHE_UPDATED
)paren
comma
id|addr0
)paren
suffix:semicolon
id|data1
op_assign
id|ctrl_inl
c_func
(paren
id|addr1
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data1
op_amp
op_complement
(paren
id|SH_CACHE_VALID
op_or
id|SH_CACHE_UPDATED
)paren
comma
id|addr1
)paren
suffix:semicolon
multiline_comment|/* Next, check if there&squot;s shadow or not */
id|data0
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
id|data0
op_xor_assign
id|SH_CACHE_VALID
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data0
comma
id|addr0
)paren
suffix:semicolon
id|data1
op_assign
id|ctrl_inl
c_func
(paren
id|addr1
)paren
suffix:semicolon
id|data2
op_assign
id|data1
op_xor
id|SH_CACHE_VALID
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data2
comma
id|addr1
)paren
suffix:semicolon
id|data3
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
multiline_comment|/* Lastly, invaliate them. */
id|ctrl_outl
c_func
(paren
id|data0
op_amp
op_complement
id|SH_CACHE_VALID
comma
id|addr0
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data2
op_amp
op_complement
id|SH_CACHE_VALID
comma
id|addr1
)paren
suffix:semicolon
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
id|cpu_data-&gt;dcache.ways
op_assign
l_int|4
suffix:semicolon
id|cpu_data-&gt;dcache.entry_shift
op_assign
l_int|4
suffix:semicolon
id|cpu_data-&gt;dcache.linesz
op_assign
id|L1_CACHE_BYTES
suffix:semicolon
id|cpu_data-&gt;dcache.flags
op_assign
l_int|0
suffix:semicolon
multiline_comment|/*&n;&t; * 7709A/7729 has 16K cache (256-entry), while 7702 has only&n;&t; * 2K(direct) 7702 is not supported (yet)&n;&t; */
r_if
c_cond
(paren
id|data0
op_eq
id|data1
op_logical_and
id|data2
op_eq
id|data3
)paren
(brace
multiline_comment|/* Shadow */
id|cpu_data-&gt;dcache.way_incr
op_assign
(paren
l_int|1
op_lshift
l_int|11
)paren
suffix:semicolon
id|cpu_data-&gt;dcache.entry_mask
op_assign
l_int|0x7f0
suffix:semicolon
id|cpu_data-&gt;dcache.sets
op_assign
l_int|128
suffix:semicolon
id|cpu_data-&gt;type
op_assign
id|CPU_SH7708
suffix:semicolon
id|cpu_data-&gt;flags
op_or_assign
id|CPU_HAS_MMU_PAGE_ASSOC
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* 7709A or 7729  */
id|cpu_data-&gt;dcache.way_incr
op_assign
(paren
l_int|1
op_lshift
l_int|12
)paren
suffix:semicolon
id|cpu_data-&gt;dcache.entry_mask
op_assign
l_int|0xff0
suffix:semicolon
id|cpu_data-&gt;dcache.sets
op_assign
l_int|256
suffix:semicolon
id|cpu_data-&gt;type
op_assign
id|CPU_SH7729
suffix:semicolon
macro_line|#if defined(CONFIG_CPU_SUBTYPE_SH7705)
id|cpu_data-&gt;type
op_assign
id|CPU_SH7705
suffix:semicolon
macro_line|#if defined(CONFIG_SH7705_CACHE_32KB)
id|cpu_data-&gt;dcache.way_incr
op_assign
(paren
l_int|1
op_lshift
l_int|13
)paren
suffix:semicolon
id|cpu_data-&gt;dcache.entry_mask
op_assign
l_int|0x1ff0
suffix:semicolon
id|cpu_data-&gt;dcache.sets
op_assign
l_int|512
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|CCR_CACHE_32KB
comma
id|CCR3
)paren
suffix:semicolon
macro_line|#else
id|ctrl_outl
c_func
(paren
id|CCR_CACHE_16KB
comma
id|CCR3
)paren
suffix:semicolon
macro_line|#endif
macro_line|#endif
)brace
multiline_comment|/*&n;&t; * SH-3 doesn&squot;t have separate caches&n;&t; */
id|cpu_data-&gt;dcache.flags
op_or_assign
id|SH_CACHE_COMBINED
suffix:semicolon
id|cpu_data-&gt;icache
op_assign
id|cpu_data-&gt;dcache
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
eof
