#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 19 10:47:13 2023
# Process ID: 4840
# Current directory: D:/22ECB0F07/D flipflop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7936 D:\22ECB0F07\D flipflop\D flipflop.xpr
# Log file: D:/22ECB0F07/D flipflop/vivado.log
# Journal file: D:/22ECB0F07/D flipflop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/22ECB0F07/D flipflop/D flipflop.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 773.793 ; gain = 180.621
update_compile_order -fileset sources_1
file mkdir D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new
file mkdir D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new
file mkdir D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new
file mkdir D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new
file mkdir D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new
file mkdir {D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new}
close [ open {D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v} w ]
add_files -fileset sim_1 {{D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DFF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_DFF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FallingEdge_DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0ec51b815a3446e89fcdab3a91c930fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DFF_behav xil_defaultlib.tb_DFF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FallingEdge_DFlipFLop> not found while processing module instance <dut> [D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DFF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_DFF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FallingEdge_DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFF
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0ec51b815a3446e89fcdab3a91c930fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DFF_behav xil_defaultlib.tb_DFF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FallingEdge_DFlipFLop> not found while processing module instance <uut> [D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DFF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_DFF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FallingEdge_DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFF
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0ec51b815a3446e89fcdab3a91c930fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DFF_behav xil_defaultlib.tb_DFF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reset' is not permitted [D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v:28]
ERROR: [VRFC 10-2922] 'FallingEdge_DFlipFlop' expects 3 arguments [D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DFF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_DFF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RisingEdge_DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFF
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0ec51b815a3446e89fcdab3a91c930fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DFF_behav xil_defaultlib.tb_DFF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reset' is not permitted [D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v:28]
ERROR: [VRFC 10-2922] 'RisingEdge_DFlipFlop' expects 3 arguments [D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0ec51b815a3446e89fcdab3a91c930fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/22ECB0F07/D -notrace
couldn't read file "D:/22ECB0F07/D": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 19 11:53:10 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 818.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 842.043 ; gain = 23.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 842.043 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0ec51b815a3446e89fcdab3a91c930fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 842.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/22ECB0F07/D flipflop/D flipflop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/22ECB0F07/D flipflop/D flipflop.srcs/sim_1/new/D_flop_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 842.043 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dff
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 896.598 ; gain = 54.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/22ECB0F07/D flipflop/D flipflop.srcs/sources_1/new/D_flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/22ECB0F07/D flipflop/D flipflop.srcs/sources_1/new/D_flipflop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 953.043 ; gain = 111.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 953.043 ; gain = 111.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 953.043 ; gain = 111.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1315.590 ; gain = 473.547
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1315.590 ; gain = 473.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.590 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 12:29:40 2023...
