|MIPS_Processor
iCLK => fetch:Fetch1.i_CLK
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => RegisterFile32_32:RegFile.i_Clk
iCLK => IDEX:IDEXRegisters.i_Clk
iCLK => IFID:IFIDRegisters.i_Clk
iCLK => EXMEM:EXMEMRegisters.i_CLK
iCLK => MEMWB:MEMWBRegisters.i_CLK
iRST => mux2t1_5:FLushSelMux.i_S
iRST => RegisterFile32_32:RegFile.i_Reset[31]
iRST => RegisterFile32_32:RegFile.i_Reset[30]
iRST => RegisterFile32_32:RegFile.i_Reset[29]
iRST => RegisterFile32_32:RegFile.i_Reset[28]
iRST => RegisterFile32_32:RegFile.i_Reset[27]
iRST => RegisterFile32_32:RegFile.i_Reset[26]
iRST => RegisterFile32_32:RegFile.i_Reset[25]
iRST => RegisterFile32_32:RegFile.i_Reset[24]
iRST => RegisterFile32_32:RegFile.i_Reset[23]
iRST => RegisterFile32_32:RegFile.i_Reset[22]
iRST => RegisterFile32_32:RegFile.i_Reset[21]
iRST => RegisterFile32_32:RegFile.i_Reset[20]
iRST => RegisterFile32_32:RegFile.i_Reset[19]
iRST => RegisterFile32_32:RegFile.i_Reset[18]
iRST => RegisterFile32_32:RegFile.i_Reset[17]
iRST => RegisterFile32_32:RegFile.i_Reset[16]
iRST => RegisterFile32_32:RegFile.i_Reset[15]
iRST => RegisterFile32_32:RegFile.i_Reset[14]
iRST => RegisterFile32_32:RegFile.i_Reset[13]
iRST => RegisterFile32_32:RegFile.i_Reset[12]
iRST => RegisterFile32_32:RegFile.i_Reset[11]
iRST => RegisterFile32_32:RegFile.i_Reset[10]
iRST => RegisterFile32_32:RegFile.i_Reset[9]
iRST => RegisterFile32_32:RegFile.i_Reset[8]
iRST => RegisterFile32_32:RegFile.i_Reset[7]
iRST => RegisterFile32_32:RegFile.i_Reset[6]
iRST => RegisterFile32_32:RegFile.i_Reset[5]
iRST => RegisterFile32_32:RegFile.i_Reset[4]
iRST => RegisterFile32_32:RegFile.i_Reset[3]
iRST => RegisterFile32_32:RegFile.i_Reset[2]
iRST => RegisterFile32_32:RegFile.i_Reset[1]
iRST => RegisterFile32_32:RegFile.i_Reset[0]
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= MEMWB:MEMWBRegisters.o_aluOut[0]
oALUOut[1] <= MEMWB:MEMWBRegisters.o_aluOut[1]
oALUOut[2] <= MEMWB:MEMWBRegisters.o_aluOut[2]
oALUOut[3] <= MEMWB:MEMWBRegisters.o_aluOut[3]
oALUOut[4] <= MEMWB:MEMWBRegisters.o_aluOut[4]
oALUOut[5] <= MEMWB:MEMWBRegisters.o_aluOut[5]
oALUOut[6] <= MEMWB:MEMWBRegisters.o_aluOut[6]
oALUOut[7] <= MEMWB:MEMWBRegisters.o_aluOut[7]
oALUOut[8] <= MEMWB:MEMWBRegisters.o_aluOut[8]
oALUOut[9] <= MEMWB:MEMWBRegisters.o_aluOut[9]
oALUOut[10] <= MEMWB:MEMWBRegisters.o_aluOut[10]
oALUOut[11] <= MEMWB:MEMWBRegisters.o_aluOut[11]
oALUOut[12] <= MEMWB:MEMWBRegisters.o_aluOut[12]
oALUOut[13] <= MEMWB:MEMWBRegisters.o_aluOut[13]
oALUOut[14] <= MEMWB:MEMWBRegisters.o_aluOut[14]
oALUOut[15] <= MEMWB:MEMWBRegisters.o_aluOut[15]
oALUOut[16] <= MEMWB:MEMWBRegisters.o_aluOut[16]
oALUOut[17] <= MEMWB:MEMWBRegisters.o_aluOut[17]
oALUOut[18] <= MEMWB:MEMWBRegisters.o_aluOut[18]
oALUOut[19] <= MEMWB:MEMWBRegisters.o_aluOut[19]
oALUOut[20] <= MEMWB:MEMWBRegisters.o_aluOut[20]
oALUOut[21] <= MEMWB:MEMWBRegisters.o_aluOut[21]
oALUOut[22] <= MEMWB:MEMWBRegisters.o_aluOut[22]
oALUOut[23] <= MEMWB:MEMWBRegisters.o_aluOut[23]
oALUOut[24] <= MEMWB:MEMWBRegisters.o_aluOut[24]
oALUOut[25] <= MEMWB:MEMWBRegisters.o_aluOut[25]
oALUOut[26] <= MEMWB:MEMWBRegisters.o_aluOut[26]
oALUOut[27] <= MEMWB:MEMWBRegisters.o_aluOut[27]
oALUOut[28] <= MEMWB:MEMWBRegisters.o_aluOut[28]
oALUOut[29] <= MEMWB:MEMWBRegisters.o_aluOut[29]
oALUOut[30] <= MEMWB:MEMWBRegisters.o_aluOut[30]
oALUOut[31] <= MEMWB:MEMWBRegisters.o_aluOut[31]


|MIPS_Processor|fetch:Fetch1
i_CLK => PC:PC1.i_CLK
i_RST => PC:PC1.i_RST
i_EN => PC:PC1.i_WE
i_Branch => andg2:BRANCHANDZERO.i_A
i_Jal => mux2t1_N:JALWRITEDATA.i_S
i_Jal => mux2t1_5:JALREGSEL.i_S
i_ZERO => andg2:BRANCHANDZERO.i_B
i_Jr => mux2t1_N:JRMUX.i_S
i_J => mux2t1_N:JOBRANCHMUX.i_S
i_J => mux2t1_N:NextPCCorrect.i_S
i_WRITEDST[0] => mux2t1_5:JALREGSEL.i_D0[0]
i_WRITEDST[1] => mux2t1_5:JALREGSEL.i_D0[1]
i_WRITEDST[2] => mux2t1_5:JALREGSEL.i_D0[2]
i_WRITEDST[3] => mux2t1_5:JALREGSEL.i_D0[3]
i_WRITEDST[4] => mux2t1_5:JALREGSEL.i_D0[4]
i_JAddr[0] => mux2t1_N:JOBRANCHMUX.i_D1[2]
i_JAddr[1] => mux2t1_N:JOBRANCHMUX.i_D1[3]
i_JAddr[2] => mux2t1_N:JOBRANCHMUX.i_D1[4]
i_JAddr[3] => mux2t1_N:JOBRANCHMUX.i_D1[5]
i_JAddr[4] => mux2t1_N:JOBRANCHMUX.i_D1[6]
i_JAddr[5] => mux2t1_N:JOBRANCHMUX.i_D1[7]
i_JAddr[6] => mux2t1_N:JOBRANCHMUX.i_D1[8]
i_JAddr[7] => mux2t1_N:JOBRANCHMUX.i_D1[9]
i_JAddr[8] => mux2t1_N:JOBRANCHMUX.i_D1[10]
i_JAddr[9] => mux2t1_N:JOBRANCHMUX.i_D1[11]
i_JAddr[10] => mux2t1_N:JOBRANCHMUX.i_D1[12]
i_JAddr[11] => mux2t1_N:JOBRANCHMUX.i_D1[13]
i_JAddr[12] => mux2t1_N:JOBRANCHMUX.i_D1[14]
i_JAddr[13] => mux2t1_N:JOBRANCHMUX.i_D1[15]
i_JAddr[14] => mux2t1_N:JOBRANCHMUX.i_D1[16]
i_JAddr[15] => mux2t1_N:JOBRANCHMUX.i_D1[17]
i_JAddr[16] => mux2t1_N:JOBRANCHMUX.i_D1[18]
i_JAddr[17] => mux2t1_N:JOBRANCHMUX.i_D1[19]
i_JAddr[18] => mux2t1_N:JOBRANCHMUX.i_D1[20]
i_JAddr[19] => mux2t1_N:JOBRANCHMUX.i_D1[21]
i_JAddr[20] => mux2t1_N:JOBRANCHMUX.i_D1[22]
i_JAddr[21] => mux2t1_N:JOBRANCHMUX.i_D1[23]
i_JAddr[22] => mux2t1_N:JOBRANCHMUX.i_D1[24]
i_JAddr[23] => mux2t1_N:JOBRANCHMUX.i_D1[25]
i_JAddr[24] => mux2t1_N:JOBRANCHMUX.i_D1[26]
i_JAddr[25] => mux2t1_N:JOBRANCHMUX.i_D1[27]
i_BIAddr[0] => AdderH_n:BRANCHADDER.i_Y[2]
i_BIAddr[1] => AdderH_n:BRANCHADDER.i_Y[3]
i_BIAddr[2] => AdderH_n:BRANCHADDER.i_Y[4]
i_BIAddr[3] => AdderH_n:BRANCHADDER.i_Y[5]
i_BIAddr[4] => AdderH_n:BRANCHADDER.i_Y[6]
i_BIAddr[5] => AdderH_n:BRANCHADDER.i_Y[7]
i_BIAddr[6] => AdderH_n:BRANCHADDER.i_Y[8]
i_BIAddr[7] => AdderH_n:BRANCHADDER.i_Y[9]
i_BIAddr[8] => AdderH_n:BRANCHADDER.i_Y[10]
i_BIAddr[9] => AdderH_n:BRANCHADDER.i_Y[11]
i_BIAddr[10] => AdderH_n:BRANCHADDER.i_Y[12]
i_BIAddr[11] => AdderH_n:BRANCHADDER.i_Y[13]
i_BIAddr[12] => AdderH_n:BRANCHADDER.i_Y[14]
i_BIAddr[13] => AdderH_n:BRANCHADDER.i_Y[15]
i_BIAddr[14] => AdderH_n:BRANCHADDER.i_Y[16]
i_BIAddr[15] => AdderH_n:BRANCHADDER.i_Y[17]
i_BIAddr[16] => AdderH_n:BRANCHADDER.i_Y[18]
i_BIAddr[17] => AdderH_n:BRANCHADDER.i_Y[19]
i_BIAddr[18] => AdderH_n:BRANCHADDER.i_Y[20]
i_BIAddr[19] => AdderH_n:BRANCHADDER.i_Y[21]
i_BIAddr[20] => AdderH_n:BRANCHADDER.i_Y[22]
i_BIAddr[21] => AdderH_n:BRANCHADDER.i_Y[23]
i_BIAddr[22] => AdderH_n:BRANCHADDER.i_Y[24]
i_BIAddr[23] => AdderH_n:BRANCHADDER.i_Y[25]
i_BIAddr[24] => AdderH_n:BRANCHADDER.i_Y[26]
i_BIAddr[25] => AdderH_n:BRANCHADDER.i_Y[27]
i_BIAddr[26] => AdderH_n:BRANCHADDER.i_Y[28]
i_BIAddr[27] => AdderH_n:BRANCHADDER.i_Y[29]
i_BIAddr[28] => AdderH_n:BRANCHADDER.i_Y[30]
i_BIAddr[29] => AdderH_n:BRANCHADDER.i_Y[31]
i_BIAddr[30] => ~NO_FANOUT~
i_BIAddr[31] => ~NO_FANOUT~
i_WriteData[0] => mux2t1_N:JALWRITEDATA.i_D0[0]
i_WriteData[1] => mux2t1_N:JALWRITEDATA.i_D0[1]
i_WriteData[2] => mux2t1_N:JALWRITEDATA.i_D0[2]
i_WriteData[3] => mux2t1_N:JALWRITEDATA.i_D0[3]
i_WriteData[4] => mux2t1_N:JALWRITEDATA.i_D0[4]
i_WriteData[5] => mux2t1_N:JALWRITEDATA.i_D0[5]
i_WriteData[6] => mux2t1_N:JALWRITEDATA.i_D0[6]
i_WriteData[7] => mux2t1_N:JALWRITEDATA.i_D0[7]
i_WriteData[8] => mux2t1_N:JALWRITEDATA.i_D0[8]
i_WriteData[9] => mux2t1_N:JALWRITEDATA.i_D0[9]
i_WriteData[10] => mux2t1_N:JALWRITEDATA.i_D0[10]
i_WriteData[11] => mux2t1_N:JALWRITEDATA.i_D0[11]
i_WriteData[12] => mux2t1_N:JALWRITEDATA.i_D0[12]
i_WriteData[13] => mux2t1_N:JALWRITEDATA.i_D0[13]
i_WriteData[14] => mux2t1_N:JALWRITEDATA.i_D0[14]
i_WriteData[15] => mux2t1_N:JALWRITEDATA.i_D0[15]
i_WriteData[16] => mux2t1_N:JALWRITEDATA.i_D0[16]
i_WriteData[17] => mux2t1_N:JALWRITEDATA.i_D0[17]
i_WriteData[18] => mux2t1_N:JALWRITEDATA.i_D0[18]
i_WriteData[19] => mux2t1_N:JALWRITEDATA.i_D0[19]
i_WriteData[20] => mux2t1_N:JALWRITEDATA.i_D0[20]
i_WriteData[21] => mux2t1_N:JALWRITEDATA.i_D0[21]
i_WriteData[22] => mux2t1_N:JALWRITEDATA.i_D0[22]
i_WriteData[23] => mux2t1_N:JALWRITEDATA.i_D0[23]
i_WriteData[24] => mux2t1_N:JALWRITEDATA.i_D0[24]
i_WriteData[25] => mux2t1_N:JALWRITEDATA.i_D0[25]
i_WriteData[26] => mux2t1_N:JALWRITEDATA.i_D0[26]
i_WriteData[27] => mux2t1_N:JALWRITEDATA.i_D0[27]
i_WriteData[28] => mux2t1_N:JALWRITEDATA.i_D0[28]
i_WriteData[29] => mux2t1_N:JALWRITEDATA.i_D0[29]
i_WriteData[30] => mux2t1_N:JALWRITEDATA.i_D0[30]
i_WriteData[31] => mux2t1_N:JALWRITEDATA.i_D0[31]
i_RS[0] => mux2t1_N:JRMUX.i_D1[0]
i_RS[1] => mux2t1_N:JRMUX.i_D1[1]
i_RS[2] => mux2t1_N:JRMUX.i_D1[2]
i_RS[3] => mux2t1_N:JRMUX.i_D1[3]
i_RS[4] => mux2t1_N:JRMUX.i_D1[4]
i_RS[5] => mux2t1_N:JRMUX.i_D1[5]
i_RS[6] => mux2t1_N:JRMUX.i_D1[6]
i_RS[7] => mux2t1_N:JRMUX.i_D1[7]
i_RS[8] => mux2t1_N:JRMUX.i_D1[8]
i_RS[9] => mux2t1_N:JRMUX.i_D1[9]
i_RS[10] => mux2t1_N:JRMUX.i_D1[10]
i_RS[11] => mux2t1_N:JRMUX.i_D1[11]
i_RS[12] => mux2t1_N:JRMUX.i_D1[12]
i_RS[13] => mux2t1_N:JRMUX.i_D1[13]
i_RS[14] => mux2t1_N:JRMUX.i_D1[14]
i_RS[15] => mux2t1_N:JRMUX.i_D1[15]
i_RS[16] => mux2t1_N:JRMUX.i_D1[16]
i_RS[17] => mux2t1_N:JRMUX.i_D1[17]
i_RS[18] => mux2t1_N:JRMUX.i_D1[18]
i_RS[19] => mux2t1_N:JRMUX.i_D1[19]
i_RS[20] => mux2t1_N:JRMUX.i_D1[20]
i_RS[21] => mux2t1_N:JRMUX.i_D1[21]
i_RS[22] => mux2t1_N:JRMUX.i_D1[22]
i_RS[23] => mux2t1_N:JRMUX.i_D1[23]
i_RS[24] => mux2t1_N:JRMUX.i_D1[24]
i_RS[25] => mux2t1_N:JRMUX.i_D1[25]
i_RS[26] => mux2t1_N:JRMUX.i_D1[26]
i_RS[27] => mux2t1_N:JRMUX.i_D1[27]
i_RS[28] => mux2t1_N:JRMUX.i_D1[28]
i_RS[29] => mux2t1_N:JRMUX.i_D1[29]
i_RS[30] => mux2t1_N:JRMUX.i_D1[30]
i_RS[31] => mux2t1_N:JRMUX.i_D1[31]
i_BranchAddrEX[0] => mux2t1_N:BRANCHMUX.i_D1[0]
i_BranchAddrEX[1] => mux2t1_N:BRANCHMUX.i_D1[1]
i_BranchAddrEX[2] => mux2t1_N:BRANCHMUX.i_D1[2]
i_BranchAddrEX[3] => mux2t1_N:BRANCHMUX.i_D1[3]
i_BranchAddrEX[4] => mux2t1_N:BRANCHMUX.i_D1[4]
i_BranchAddrEX[5] => mux2t1_N:BRANCHMUX.i_D1[5]
i_BranchAddrEX[6] => mux2t1_N:BRANCHMUX.i_D1[6]
i_BranchAddrEX[7] => mux2t1_N:BRANCHMUX.i_D1[7]
i_BranchAddrEX[8] => mux2t1_N:BRANCHMUX.i_D1[8]
i_BranchAddrEX[9] => mux2t1_N:BRANCHMUX.i_D1[9]
i_BranchAddrEX[10] => mux2t1_N:BRANCHMUX.i_D1[10]
i_BranchAddrEX[11] => mux2t1_N:BRANCHMUX.i_D1[11]
i_BranchAddrEX[12] => mux2t1_N:BRANCHMUX.i_D1[12]
i_BranchAddrEX[13] => mux2t1_N:BRANCHMUX.i_D1[13]
i_BranchAddrEX[14] => mux2t1_N:BRANCHMUX.i_D1[14]
i_BranchAddrEX[15] => mux2t1_N:BRANCHMUX.i_D1[15]
i_BranchAddrEX[16] => mux2t1_N:BRANCHMUX.i_D1[16]
i_BranchAddrEX[17] => mux2t1_N:BRANCHMUX.i_D1[17]
i_BranchAddrEX[18] => mux2t1_N:BRANCHMUX.i_D1[18]
i_BranchAddrEX[19] => mux2t1_N:BRANCHMUX.i_D1[19]
i_BranchAddrEX[20] => mux2t1_N:BRANCHMUX.i_D1[20]
i_BranchAddrEX[21] => mux2t1_N:BRANCHMUX.i_D1[21]
i_BranchAddrEX[22] => mux2t1_N:BRANCHMUX.i_D1[22]
i_BranchAddrEX[23] => mux2t1_N:BRANCHMUX.i_D1[23]
i_BranchAddrEX[24] => mux2t1_N:BRANCHMUX.i_D1[24]
i_BranchAddrEX[25] => mux2t1_N:BRANCHMUX.i_D1[25]
i_BranchAddrEX[26] => mux2t1_N:BRANCHMUX.i_D1[26]
i_BranchAddrEX[27] => mux2t1_N:BRANCHMUX.i_D1[27]
i_BranchAddrEX[28] => mux2t1_N:BRANCHMUX.i_D1[28]
i_BranchAddrEX[29] => mux2t1_N:BRANCHMUX.i_D1[29]
i_BranchAddrEX[30] => mux2t1_N:BRANCHMUX.i_D1[30]
i_BranchAddrEX[31] => mux2t1_N:BRANCHMUX.i_D1[31]
i_PCNextEX[0] => mux2t1_N:BRANCHMUX.i_D0[0]
i_PCNextEX[1] => mux2t1_N:BRANCHMUX.i_D0[1]
i_PCNextEX[2] => mux2t1_N:BRANCHMUX.i_D0[2]
i_PCNextEX[3] => mux2t1_N:BRANCHMUX.i_D0[3]
i_PCNextEX[4] => mux2t1_N:BRANCHMUX.i_D0[4]
i_PCNextEX[5] => mux2t1_N:BRANCHMUX.i_D0[5]
i_PCNextEX[6] => mux2t1_N:BRANCHMUX.i_D0[6]
i_PCNextEX[7] => mux2t1_N:BRANCHMUX.i_D0[7]
i_PCNextEX[8] => mux2t1_N:BRANCHMUX.i_D0[8]
i_PCNextEX[9] => mux2t1_N:BRANCHMUX.i_D0[9]
i_PCNextEX[10] => mux2t1_N:BRANCHMUX.i_D0[10]
i_PCNextEX[11] => mux2t1_N:BRANCHMUX.i_D0[11]
i_PCNextEX[12] => mux2t1_N:BRANCHMUX.i_D0[12]
i_PCNextEX[13] => mux2t1_N:BRANCHMUX.i_D0[13]
i_PCNextEX[14] => mux2t1_N:BRANCHMUX.i_D0[14]
i_PCNextEX[15] => mux2t1_N:BRANCHMUX.i_D0[15]
i_PCNextEX[16] => mux2t1_N:BRANCHMUX.i_D0[16]
i_PCNextEX[17] => mux2t1_N:BRANCHMUX.i_D0[17]
i_PCNextEX[18] => mux2t1_N:BRANCHMUX.i_D0[18]
i_PCNextEX[19] => mux2t1_N:BRANCHMUX.i_D0[19]
i_PCNextEX[20] => mux2t1_N:BRANCHMUX.i_D0[20]
i_PCNextEX[21] => mux2t1_N:BRANCHMUX.i_D0[21]
i_PCNextEX[22] => mux2t1_N:BRANCHMUX.i_D0[22]
i_PCNextEX[23] => mux2t1_N:BRANCHMUX.i_D0[23]
i_PCNextEX[24] => mux2t1_N:BRANCHMUX.i_D0[24]
i_PCNextEX[25] => mux2t1_N:BRANCHMUX.i_D0[25]
i_PCNextEX[26] => mux2t1_N:BRANCHMUX.i_D0[26]
i_PCNextEX[27] => mux2t1_N:BRANCHMUX.i_D0[27]
i_PCNextEX[28] => mux2t1_N:BRANCHMUX.i_D0[28]
i_PCNextEX[28] => mux2t1_N:JOBRANCHMUX.i_D1[28]
i_PCNextEX[29] => mux2t1_N:BRANCHMUX.i_D0[29]
i_PCNextEX[29] => mux2t1_N:JOBRANCHMUX.i_D1[29]
i_PCNextEX[30] => mux2t1_N:BRANCHMUX.i_D0[30]
i_PCNextEX[30] => mux2t1_N:JOBRANCHMUX.i_D1[30]
i_PCNextEX[31] => mux2t1_N:BRANCHMUX.i_D0[31]
i_PCNextEX[31] => mux2t1_N:JOBRANCHMUX.i_D1[31]
i_JalAddr[0] => ~NO_FANOUT~
i_JalAddr[1] => ~NO_FANOUT~
i_JalAddr[2] => ~NO_FANOUT~
i_JalAddr[3] => ~NO_FANOUT~
i_JalAddr[4] => ~NO_FANOUT~
i_JalAddr[5] => ~NO_FANOUT~
i_JalAddr[6] => ~NO_FANOUT~
i_JalAddr[7] => ~NO_FANOUT~
i_JalAddr[8] => ~NO_FANOUT~
i_JalAddr[9] => ~NO_FANOUT~
i_JalAddr[10] => ~NO_FANOUT~
i_JalAddr[11] => ~NO_FANOUT~
i_JalAddr[12] => ~NO_FANOUT~
i_JalAddr[13] => ~NO_FANOUT~
i_JalAddr[14] => ~NO_FANOUT~
i_JalAddr[15] => ~NO_FANOUT~
i_JalAddr[16] => ~NO_FANOUT~
i_JalAddr[17] => ~NO_FANOUT~
i_JalAddr[18] => ~NO_FANOUT~
i_JalAddr[19] => ~NO_FANOUT~
i_JalAddr[20] => ~NO_FANOUT~
i_JalAddr[21] => ~NO_FANOUT~
i_JalAddr[22] => ~NO_FANOUT~
i_JalAddr[23] => ~NO_FANOUT~
i_JalAddr[24] => ~NO_FANOUT~
i_JalAddr[25] => ~NO_FANOUT~
i_PCID[0] => AdderH_n:BRANCHADDER.i_X[0]
i_PCID[1] => AdderH_n:BRANCHADDER.i_X[1]
i_PCID[2] => AdderH_n:BRANCHADDER.i_X[2]
i_PCID[3] => AdderH_n:BRANCHADDER.i_X[3]
i_PCID[4] => AdderH_n:BRANCHADDER.i_X[4]
i_PCID[5] => AdderH_n:BRANCHADDER.i_X[5]
i_PCID[6] => AdderH_n:BRANCHADDER.i_X[6]
i_PCID[7] => AdderH_n:BRANCHADDER.i_X[7]
i_PCID[8] => AdderH_n:BRANCHADDER.i_X[8]
i_PCID[9] => AdderH_n:BRANCHADDER.i_X[9]
i_PCID[10] => AdderH_n:BRANCHADDER.i_X[10]
i_PCID[11] => AdderH_n:BRANCHADDER.i_X[11]
i_PCID[12] => AdderH_n:BRANCHADDER.i_X[12]
i_PCID[13] => AdderH_n:BRANCHADDER.i_X[13]
i_PCID[14] => AdderH_n:BRANCHADDER.i_X[14]
i_PCID[15] => AdderH_n:BRANCHADDER.i_X[15]
i_PCID[16] => AdderH_n:BRANCHADDER.i_X[16]
i_PCID[17] => AdderH_n:BRANCHADDER.i_X[17]
i_PCID[18] => AdderH_n:BRANCHADDER.i_X[18]
i_PCID[19] => AdderH_n:BRANCHADDER.i_X[19]
i_PCID[20] => AdderH_n:BRANCHADDER.i_X[20]
i_PCID[21] => AdderH_n:BRANCHADDER.i_X[21]
i_PCID[22] => AdderH_n:BRANCHADDER.i_X[22]
i_PCID[23] => AdderH_n:BRANCHADDER.i_X[23]
i_PCID[24] => AdderH_n:BRANCHADDER.i_X[24]
i_PCID[25] => AdderH_n:BRANCHADDER.i_X[25]
i_PCID[26] => AdderH_n:BRANCHADDER.i_X[26]
i_PCID[27] => AdderH_n:BRANCHADDER.i_X[27]
i_PCID[28] => AdderH_n:BRANCHADDER.i_X[28]
i_PCID[29] => AdderH_n:BRANCHADDER.i_X[29]
i_PCID[30] => AdderH_n:BRANCHADDER.i_X[30]
i_PCID[31] => AdderH_n:BRANCHADDER.i_X[31]
o_FinalBranchSel <= andg2:BRANCHANDZERO.o_F
o_RSTBegin <= <GND>
o_WRITEDST[0] <= mux2t1_5:JALREGSEL.o_O[0]
o_WRITEDST[1] <= mux2t1_5:JALREGSEL.o_O[1]
o_WRITEDST[2] <= mux2t1_5:JALREGSEL.o_O[2]
o_WRITEDST[3] <= mux2t1_5:JALREGSEL.o_O[3]
o_WRITEDST[4] <= mux2t1_5:JALREGSEL.o_O[4]
o_JaloDataWrite[0] <= mux2t1_N:JALWRITEDATA.o_O[0]
o_JaloDataWrite[1] <= mux2t1_N:JALWRITEDATA.o_O[1]
o_JaloDataWrite[2] <= mux2t1_N:JALWRITEDATA.o_O[2]
o_JaloDataWrite[3] <= mux2t1_N:JALWRITEDATA.o_O[3]
o_JaloDataWrite[4] <= mux2t1_N:JALWRITEDATA.o_O[4]
o_JaloDataWrite[5] <= mux2t1_N:JALWRITEDATA.o_O[5]
o_JaloDataWrite[6] <= mux2t1_N:JALWRITEDATA.o_O[6]
o_JaloDataWrite[7] <= mux2t1_N:JALWRITEDATA.o_O[7]
o_JaloDataWrite[8] <= mux2t1_N:JALWRITEDATA.o_O[8]
o_JaloDataWrite[9] <= mux2t1_N:JALWRITEDATA.o_O[9]
o_JaloDataWrite[10] <= mux2t1_N:JALWRITEDATA.o_O[10]
o_JaloDataWrite[11] <= mux2t1_N:JALWRITEDATA.o_O[11]
o_JaloDataWrite[12] <= mux2t1_N:JALWRITEDATA.o_O[12]
o_JaloDataWrite[13] <= mux2t1_N:JALWRITEDATA.o_O[13]
o_JaloDataWrite[14] <= mux2t1_N:JALWRITEDATA.o_O[14]
o_JaloDataWrite[15] <= mux2t1_N:JALWRITEDATA.o_O[15]
o_JaloDataWrite[16] <= mux2t1_N:JALWRITEDATA.o_O[16]
o_JaloDataWrite[17] <= mux2t1_N:JALWRITEDATA.o_O[17]
o_JaloDataWrite[18] <= mux2t1_N:JALWRITEDATA.o_O[18]
o_JaloDataWrite[19] <= mux2t1_N:JALWRITEDATA.o_O[19]
o_JaloDataWrite[20] <= mux2t1_N:JALWRITEDATA.o_O[20]
o_JaloDataWrite[21] <= mux2t1_N:JALWRITEDATA.o_O[21]
o_JaloDataWrite[22] <= mux2t1_N:JALWRITEDATA.o_O[22]
o_JaloDataWrite[23] <= mux2t1_N:JALWRITEDATA.o_O[23]
o_JaloDataWrite[24] <= mux2t1_N:JALWRITEDATA.o_O[24]
o_JaloDataWrite[25] <= mux2t1_N:JALWRITEDATA.o_O[25]
o_JaloDataWrite[26] <= mux2t1_N:JALWRITEDATA.o_O[26]
o_JaloDataWrite[27] <= mux2t1_N:JALWRITEDATA.o_O[27]
o_JaloDataWrite[28] <= mux2t1_N:JALWRITEDATA.o_O[28]
o_JaloDataWrite[29] <= mux2t1_N:JALWRITEDATA.o_O[29]
o_JaloDataWrite[30] <= mux2t1_N:JALWRITEDATA.o_O[30]
o_JaloDataWrite[31] <= mux2t1_N:JALWRITEDATA.o_O[31]
o_InsAddr[0] <= PC:PC1.o_InsAdd[0]
o_InsAddr[1] <= PC:PC1.o_InsAdd[1]
o_InsAddr[2] <= PC:PC1.o_InsAdd[2]
o_InsAddr[3] <= PC:PC1.o_InsAdd[3]
o_InsAddr[4] <= PC:PC1.o_InsAdd[4]
o_InsAddr[5] <= PC:PC1.o_InsAdd[5]
o_InsAddr[6] <= PC:PC1.o_InsAdd[6]
o_InsAddr[7] <= PC:PC1.o_InsAdd[7]
o_InsAddr[8] <= PC:PC1.o_InsAdd[8]
o_InsAddr[9] <= PC:PC1.o_InsAdd[9]
o_InsAddr[10] <= PC:PC1.o_InsAdd[10]
o_InsAddr[11] <= PC:PC1.o_InsAdd[11]
o_InsAddr[12] <= PC:PC1.o_InsAdd[12]
o_InsAddr[13] <= PC:PC1.o_InsAdd[13]
o_InsAddr[14] <= PC:PC1.o_InsAdd[14]
o_InsAddr[15] <= PC:PC1.o_InsAdd[15]
o_InsAddr[16] <= PC:PC1.o_InsAdd[16]
o_InsAddr[17] <= PC:PC1.o_InsAdd[17]
o_InsAddr[18] <= PC:PC1.o_InsAdd[18]
o_InsAddr[19] <= PC:PC1.o_InsAdd[19]
o_InsAddr[20] <= PC:PC1.o_InsAdd[20]
o_InsAddr[21] <= PC:PC1.o_InsAdd[21]
o_InsAddr[22] <= PC:PC1.o_InsAdd[22]
o_InsAddr[23] <= PC:PC1.o_InsAdd[23]
o_InsAddr[24] <= PC:PC1.o_InsAdd[24]
o_InsAddr[25] <= PC:PC1.o_InsAdd[25]
o_InsAddr[26] <= PC:PC1.o_InsAdd[26]
o_InsAddr[27] <= PC:PC1.o_InsAdd[27]
o_InsAddr[28] <= PC:PC1.o_InsAdd[28]
o_InsAddr[29] <= PC:PC1.o_InsAdd[29]
o_InsAddr[30] <= PC:PC1.o_InsAdd[30]
o_InsAddr[31] <= PC:PC1.o_InsAdd[31]
o_BranchAddrInEX[0] <= AdderH_n:BRANCHADDER.o_B[0]
o_BranchAddrInEX[1] <= AdderH_n:BRANCHADDER.o_B[1]
o_BranchAddrInEX[2] <= AdderH_n:BRANCHADDER.o_B[2]
o_BranchAddrInEX[3] <= AdderH_n:BRANCHADDER.o_B[3]
o_BranchAddrInEX[4] <= AdderH_n:BRANCHADDER.o_B[4]
o_BranchAddrInEX[5] <= AdderH_n:BRANCHADDER.o_B[5]
o_BranchAddrInEX[6] <= AdderH_n:BRANCHADDER.o_B[6]
o_BranchAddrInEX[7] <= AdderH_n:BRANCHADDER.o_B[7]
o_BranchAddrInEX[8] <= AdderH_n:BRANCHADDER.o_B[8]
o_BranchAddrInEX[9] <= AdderH_n:BRANCHADDER.o_B[9]
o_BranchAddrInEX[10] <= AdderH_n:BRANCHADDER.o_B[10]
o_BranchAddrInEX[11] <= AdderH_n:BRANCHADDER.o_B[11]
o_BranchAddrInEX[12] <= AdderH_n:BRANCHADDER.o_B[12]
o_BranchAddrInEX[13] <= AdderH_n:BRANCHADDER.o_B[13]
o_BranchAddrInEX[14] <= AdderH_n:BRANCHADDER.o_B[14]
o_BranchAddrInEX[15] <= AdderH_n:BRANCHADDER.o_B[15]
o_BranchAddrInEX[16] <= AdderH_n:BRANCHADDER.o_B[16]
o_BranchAddrInEX[17] <= AdderH_n:BRANCHADDER.o_B[17]
o_BranchAddrInEX[18] <= AdderH_n:BRANCHADDER.o_B[18]
o_BranchAddrInEX[19] <= AdderH_n:BRANCHADDER.o_B[19]
o_BranchAddrInEX[20] <= AdderH_n:BRANCHADDER.o_B[20]
o_BranchAddrInEX[21] <= AdderH_n:BRANCHADDER.o_B[21]
o_BranchAddrInEX[22] <= AdderH_n:BRANCHADDER.o_B[22]
o_BranchAddrInEX[23] <= AdderH_n:BRANCHADDER.o_B[23]
o_BranchAddrInEX[24] <= AdderH_n:BRANCHADDER.o_B[24]
o_BranchAddrInEX[25] <= AdderH_n:BRANCHADDER.o_B[25]
o_BranchAddrInEX[26] <= AdderH_n:BRANCHADDER.o_B[26]
o_BranchAddrInEX[27] <= AdderH_n:BRANCHADDER.o_B[27]
o_BranchAddrInEX[28] <= AdderH_n:BRANCHADDER.o_B[28]
o_BranchAddrInEX[29] <= AdderH_n:BRANCHADDER.o_B[29]
o_BranchAddrInEX[30] <= AdderH_n:BRANCHADDER.o_B[30]
o_BranchAddrInEX[31] <= AdderH_n:BRANCHADDER.o_B[31]
o_PCNextInEX[0] <= AdderH_n:PCADD1.o_B[0]
o_PCNextInEX[1] <= AdderH_n:PCADD1.o_B[1]
o_PCNextInEX[2] <= AdderH_n:PCADD1.o_B[2]
o_PCNextInEX[3] <= AdderH_n:PCADD1.o_B[3]
o_PCNextInEX[4] <= AdderH_n:PCADD1.o_B[4]
o_PCNextInEX[5] <= AdderH_n:PCADD1.o_B[5]
o_PCNextInEX[6] <= AdderH_n:PCADD1.o_B[6]
o_PCNextInEX[7] <= AdderH_n:PCADD1.o_B[7]
o_PCNextInEX[8] <= AdderH_n:PCADD1.o_B[8]
o_PCNextInEX[9] <= AdderH_n:PCADD1.o_B[9]
o_PCNextInEX[10] <= AdderH_n:PCADD1.o_B[10]
o_PCNextInEX[11] <= AdderH_n:PCADD1.o_B[11]
o_PCNextInEX[12] <= AdderH_n:PCADD1.o_B[12]
o_PCNextInEX[13] <= AdderH_n:PCADD1.o_B[13]
o_PCNextInEX[14] <= AdderH_n:PCADD1.o_B[14]
o_PCNextInEX[15] <= AdderH_n:PCADD1.o_B[15]
o_PCNextInEX[16] <= AdderH_n:PCADD1.o_B[16]
o_PCNextInEX[17] <= AdderH_n:PCADD1.o_B[17]
o_PCNextInEX[18] <= AdderH_n:PCADD1.o_B[18]
o_PCNextInEX[19] <= AdderH_n:PCADD1.o_B[19]
o_PCNextInEX[20] <= AdderH_n:PCADD1.o_B[20]
o_PCNextInEX[21] <= AdderH_n:PCADD1.o_B[21]
o_PCNextInEX[22] <= AdderH_n:PCADD1.o_B[22]
o_PCNextInEX[23] <= AdderH_n:PCADD1.o_B[23]
o_PCNextInEX[24] <= AdderH_n:PCADD1.o_B[24]
o_PCNextInEX[25] <= AdderH_n:PCADD1.o_B[25]
o_PCNextInEX[26] <= AdderH_n:PCADD1.o_B[26]
o_PCNextInEX[27] <= AdderH_n:PCADD1.o_B[27]
o_PCNextInEX[28] <= AdderH_n:PCADD1.o_B[28]
o_PCNextInEX[29] <= AdderH_n:PCADD1.o_B[29]
o_PCNextInEX[30] <= AdderH_n:PCADD1.o_B[30]
o_PCNextInEX[31] <= AdderH_n:PCADD1.o_B[31]


|MIPS_Processor|fetch:Fetch1|PC:PC1
i_CLK => DffR_N:REG0.i_Clk
i_WE => DffR_N:REG0.i_WE
i_RST => mux2t1_N:MUX1.i_S
i_WD[0] => mux2t1_N:MUX1.i_D0[0]
i_WD[1] => mux2t1_N:MUX1.i_D0[1]
i_WD[2] => mux2t1_N:MUX1.i_D0[2]
i_WD[3] => mux2t1_N:MUX1.i_D0[3]
i_WD[4] => mux2t1_N:MUX1.i_D0[4]
i_WD[5] => mux2t1_N:MUX1.i_D0[5]
i_WD[6] => mux2t1_N:MUX1.i_D0[6]
i_WD[7] => mux2t1_N:MUX1.i_D0[7]
i_WD[8] => mux2t1_N:MUX1.i_D0[8]
i_WD[9] => mux2t1_N:MUX1.i_D0[9]
i_WD[10] => mux2t1_N:MUX1.i_D0[10]
i_WD[11] => mux2t1_N:MUX1.i_D0[11]
i_WD[12] => mux2t1_N:MUX1.i_D0[12]
i_WD[13] => mux2t1_N:MUX1.i_D0[13]
i_WD[14] => mux2t1_N:MUX1.i_D0[14]
i_WD[15] => mux2t1_N:MUX1.i_D0[15]
i_WD[16] => mux2t1_N:MUX1.i_D0[16]
i_WD[17] => mux2t1_N:MUX1.i_D0[17]
i_WD[18] => mux2t1_N:MUX1.i_D0[18]
i_WD[19] => mux2t1_N:MUX1.i_D0[19]
i_WD[20] => mux2t1_N:MUX1.i_D0[20]
i_WD[21] => mux2t1_N:MUX1.i_D0[21]
i_WD[22] => mux2t1_N:MUX1.i_D0[22]
i_WD[23] => mux2t1_N:MUX1.i_D0[23]
i_WD[24] => mux2t1_N:MUX1.i_D0[24]
i_WD[25] => mux2t1_N:MUX1.i_D0[25]
i_WD[26] => mux2t1_N:MUX1.i_D0[26]
i_WD[27] => mux2t1_N:MUX1.i_D0[27]
i_WD[28] => mux2t1_N:MUX1.i_D0[28]
i_WD[29] => mux2t1_N:MUX1.i_D0[29]
i_WD[30] => mux2t1_N:MUX1.i_D0[30]
i_WD[31] => mux2t1_N:MUX1.i_D0[31]
o_InsAdd[0] <= DffR_N:REG0.o_Q[0]
o_InsAdd[1] <= DffR_N:REG0.o_Q[1]
o_InsAdd[2] <= DffR_N:REG0.o_Q[2]
o_InsAdd[3] <= DffR_N:REG0.o_Q[3]
o_InsAdd[4] <= DffR_N:REG0.o_Q[4]
o_InsAdd[5] <= DffR_N:REG0.o_Q[5]
o_InsAdd[6] <= DffR_N:REG0.o_Q[6]
o_InsAdd[7] <= DffR_N:REG0.o_Q[7]
o_InsAdd[8] <= DffR_N:REG0.o_Q[8]
o_InsAdd[9] <= DffR_N:REG0.o_Q[9]
o_InsAdd[10] <= DffR_N:REG0.o_Q[10]
o_InsAdd[11] <= DffR_N:REG0.o_Q[11]
o_InsAdd[12] <= DffR_N:REG0.o_Q[12]
o_InsAdd[13] <= DffR_N:REG0.o_Q[13]
o_InsAdd[14] <= DffR_N:REG0.o_Q[14]
o_InsAdd[15] <= DffR_N:REG0.o_Q[15]
o_InsAdd[16] <= DffR_N:REG0.o_Q[16]
o_InsAdd[17] <= DffR_N:REG0.o_Q[17]
o_InsAdd[18] <= DffR_N:REG0.o_Q[18]
o_InsAdd[19] <= DffR_N:REG0.o_Q[19]
o_InsAdd[20] <= DffR_N:REG0.o_Q[20]
o_InsAdd[21] <= DffR_N:REG0.o_Q[21]
o_InsAdd[22] <= DffR_N:REG0.o_Q[22]
o_InsAdd[23] <= DffR_N:REG0.o_Q[23]
o_InsAdd[24] <= DffR_N:REG0.o_Q[24]
o_InsAdd[25] <= DffR_N:REG0.o_Q[25]
o_InsAdd[26] <= DffR_N:REG0.o_Q[26]
o_InsAdd[27] <= DffR_N:REG0.o_Q[27]
o_InsAdd[28] <= DffR_N:REG0.o_Q[28]
o_InsAdd[29] <= DffR_N:REG0.o_Q[29]
o_InsAdd[30] <= DffR_N:REG0.o_Q[30]
o_InsAdd[31] <= DffR_N:REG0.o_Q[31]


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0
i_Clk => dffg:G_NBit_DFFR:0:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:1:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:2:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:3:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:4:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:5:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:6:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:7:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:8:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:9:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:10:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:11:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:12:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:13:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:14:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:15:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:16:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:17:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:18:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:19:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:20:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:21:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:22:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:23:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:24:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:25:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:26:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:27:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:28:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:29:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:30:DFFR.i_Clk
i_Clk => dffg:G_NBit_DFFR:31:DFFR.i_Clk
i_RST => dffg:G_NBit_DFFR:0:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:1:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:2:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:3:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:4:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:5:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:6:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:7:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:8:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:9:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:10:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:11:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:12:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:13:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:14:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:15:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:16:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:17:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:18:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:19:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:20:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:21:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:22:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:23:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:24:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:25:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:26:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:27:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:28:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:29:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:30:DFFR.i_RST
i_RST => dffg:G_NBit_DFFR:31:DFFR.i_RST
i_WE => dffg:G_NBit_DFFR:0:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:1:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:2:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:3:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:4:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:5:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:6:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:7:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:8:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:9:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:10:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:11:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:12:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:13:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:14:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:15:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:16:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:17:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:18:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:19:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:20:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:21:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:22:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:23:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:24:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:25:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:26:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:27:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:28:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:29:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:30:DFFR.i_WE
i_WE => dffg:G_NBit_DFFR:31:DFFR.i_WE
i_D[0] => dffg:G_NBit_DFFR:0:DFFR.i_D
i_D[1] => dffg:G_NBit_DFFR:1:DFFR.i_D
i_D[2] => dffg:G_NBit_DFFR:2:DFFR.i_D
i_D[3] => dffg:G_NBit_DFFR:3:DFFR.i_D
i_D[4] => dffg:G_NBit_DFFR:4:DFFR.i_D
i_D[5] => dffg:G_NBit_DFFR:5:DFFR.i_D
i_D[6] => dffg:G_NBit_DFFR:6:DFFR.i_D
i_D[7] => dffg:G_NBit_DFFR:7:DFFR.i_D
i_D[8] => dffg:G_NBit_DFFR:8:DFFR.i_D
i_D[9] => dffg:G_NBit_DFFR:9:DFFR.i_D
i_D[10] => dffg:G_NBit_DFFR:10:DFFR.i_D
i_D[11] => dffg:G_NBit_DFFR:11:DFFR.i_D
i_D[12] => dffg:G_NBit_DFFR:12:DFFR.i_D
i_D[13] => dffg:G_NBit_DFFR:13:DFFR.i_D
i_D[14] => dffg:G_NBit_DFFR:14:DFFR.i_D
i_D[15] => dffg:G_NBit_DFFR:15:DFFR.i_D
i_D[16] => dffg:G_NBit_DFFR:16:DFFR.i_D
i_D[17] => dffg:G_NBit_DFFR:17:DFFR.i_D
i_D[18] => dffg:G_NBit_DFFR:18:DFFR.i_D
i_D[19] => dffg:G_NBit_DFFR:19:DFFR.i_D
i_D[20] => dffg:G_NBit_DFFR:20:DFFR.i_D
i_D[21] => dffg:G_NBit_DFFR:21:DFFR.i_D
i_D[22] => dffg:G_NBit_DFFR:22:DFFR.i_D
i_D[23] => dffg:G_NBit_DFFR:23:DFFR.i_D
i_D[24] => dffg:G_NBit_DFFR:24:DFFR.i_D
i_D[25] => dffg:G_NBit_DFFR:25:DFFR.i_D
i_D[26] => dffg:G_NBit_DFFR:26:DFFR.i_D
i_D[27] => dffg:G_NBit_DFFR:27:DFFR.i_D
i_D[28] => dffg:G_NBit_DFFR:28:DFFR.i_D
i_D[29] => dffg:G_NBit_DFFR:29:DFFR.i_D
i_D[30] => dffg:G_NBit_DFFR:30:DFFR.i_D
i_D[31] => dffg:G_NBit_DFFR:31:DFFR.i_D
o_Q[0] <= dffg:G_NBit_DFFR:0:DFFR.o_Q
o_Q[1] <= dffg:G_NBit_DFFR:1:DFFR.o_Q
o_Q[2] <= dffg:G_NBit_DFFR:2:DFFR.o_Q
o_Q[3] <= dffg:G_NBit_DFFR:3:DFFR.o_Q
o_Q[4] <= dffg:G_NBit_DFFR:4:DFFR.o_Q
o_Q[5] <= dffg:G_NBit_DFFR:5:DFFR.o_Q
o_Q[6] <= dffg:G_NBit_DFFR:6:DFFR.o_Q
o_Q[7] <= dffg:G_NBit_DFFR:7:DFFR.o_Q
o_Q[8] <= dffg:G_NBit_DFFR:8:DFFR.o_Q
o_Q[9] <= dffg:G_NBit_DFFR:9:DFFR.o_Q
o_Q[10] <= dffg:G_NBit_DFFR:10:DFFR.o_Q
o_Q[11] <= dffg:G_NBit_DFFR:11:DFFR.o_Q
o_Q[12] <= dffg:G_NBit_DFFR:12:DFFR.o_Q
o_Q[13] <= dffg:G_NBit_DFFR:13:DFFR.o_Q
o_Q[14] <= dffg:G_NBit_DFFR:14:DFFR.o_Q
o_Q[15] <= dffg:G_NBit_DFFR:15:DFFR.o_Q
o_Q[16] <= dffg:G_NBit_DFFR:16:DFFR.o_Q
o_Q[17] <= dffg:G_NBit_DFFR:17:DFFR.o_Q
o_Q[18] <= dffg:G_NBit_DFFR:18:DFFR.o_Q
o_Q[19] <= dffg:G_NBit_DFFR:19:DFFR.o_Q
o_Q[20] <= dffg:G_NBit_DFFR:20:DFFR.o_Q
o_Q[21] <= dffg:G_NBit_DFFR:21:DFFR.o_Q
o_Q[22] <= dffg:G_NBit_DFFR:22:DFFR.o_Q
o_Q[23] <= dffg:G_NBit_DFFR:23:DFFR.o_Q
o_Q[24] <= dffg:G_NBit_DFFR:24:DFFR.o_Q
o_Q[25] <= dffg:G_NBit_DFFR:25:DFFR.o_Q
o_Q[26] <= dffg:G_NBit_DFFR:26:DFFR.o_Q
o_Q[27] <= dffg:G_NBit_DFFR:27:DFFR.o_Q
o_Q[28] <= dffg:G_NBit_DFFR:28:DFFR.o_Q
o_Q[29] <= dffg:G_NBit_DFFR:29:DFFR.o_Q
o_Q[30] <= dffg:G_NBit_DFFR:30:DFFR.o_Q
o_Q[31] <= dffg:G_NBit_DFFR:31:DFFR.o_Q


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1
i_X[0] => AdderH:ADD0.i_X
i_X[1] => AdderH:G_NBit_AdderH:1:ADDH.i_X
i_X[2] => AdderH:G_NBit_AdderH:2:ADDH.i_X
i_X[3] => AdderH:G_NBit_AdderH:3:ADDH.i_X
i_X[4] => AdderH:G_NBit_AdderH:4:ADDH.i_X
i_X[5] => AdderH:G_NBit_AdderH:5:ADDH.i_X
i_X[6] => AdderH:G_NBit_AdderH:6:ADDH.i_X
i_X[7] => AdderH:G_NBit_AdderH:7:ADDH.i_X
i_X[8] => AdderH:G_NBit_AdderH:8:ADDH.i_X
i_X[9] => AdderH:G_NBit_AdderH:9:ADDH.i_X
i_X[10] => AdderH:G_NBit_AdderH:10:ADDH.i_X
i_X[11] => AdderH:G_NBit_AdderH:11:ADDH.i_X
i_X[12] => AdderH:G_NBit_AdderH:12:ADDH.i_X
i_X[13] => AdderH:G_NBit_AdderH:13:ADDH.i_X
i_X[14] => AdderH:G_NBit_AdderH:14:ADDH.i_X
i_X[15] => AdderH:G_NBit_AdderH:15:ADDH.i_X
i_X[16] => AdderH:G_NBit_AdderH:16:ADDH.i_X
i_X[17] => AdderH:G_NBit_AdderH:17:ADDH.i_X
i_X[18] => AdderH:G_NBit_AdderH:18:ADDH.i_X
i_X[19] => AdderH:G_NBit_AdderH:19:ADDH.i_X
i_X[20] => AdderH:G_NBit_AdderH:20:ADDH.i_X
i_X[21] => AdderH:G_NBit_AdderH:21:ADDH.i_X
i_X[22] => AdderH:G_NBit_AdderH:22:ADDH.i_X
i_X[23] => AdderH:G_NBit_AdderH:23:ADDH.i_X
i_X[24] => AdderH:G_NBit_AdderH:24:ADDH.i_X
i_X[25] => AdderH:G_NBit_AdderH:25:ADDH.i_X
i_X[26] => AdderH:G_NBit_AdderH:26:ADDH.i_X
i_X[27] => AdderH:G_NBit_AdderH:27:ADDH.i_X
i_X[28] => AdderH:G_NBit_AdderH:28:ADDH.i_X
i_X[29] => AdderH:G_NBit_AdderH:29:ADDH.i_X
i_X[30] => AdderH:G_NBit_AdderH:30:ADDH.i_X
i_X[31] => AdderH:ADDL.i_X
i_Y[0] => AdderH:ADD0.i_Y
i_Y[1] => AdderH:G_NBit_AdderH:1:ADDH.i_Y
i_Y[2] => AdderH:G_NBit_AdderH:2:ADDH.i_Y
i_Y[3] => AdderH:G_NBit_AdderH:3:ADDH.i_Y
i_Y[4] => AdderH:G_NBit_AdderH:4:ADDH.i_Y
i_Y[5] => AdderH:G_NBit_AdderH:5:ADDH.i_Y
i_Y[6] => AdderH:G_NBit_AdderH:6:ADDH.i_Y
i_Y[7] => AdderH:G_NBit_AdderH:7:ADDH.i_Y
i_Y[8] => AdderH:G_NBit_AdderH:8:ADDH.i_Y
i_Y[9] => AdderH:G_NBit_AdderH:9:ADDH.i_Y
i_Y[10] => AdderH:G_NBit_AdderH:10:ADDH.i_Y
i_Y[11] => AdderH:G_NBit_AdderH:11:ADDH.i_Y
i_Y[12] => AdderH:G_NBit_AdderH:12:ADDH.i_Y
i_Y[13] => AdderH:G_NBit_AdderH:13:ADDH.i_Y
i_Y[14] => AdderH:G_NBit_AdderH:14:ADDH.i_Y
i_Y[15] => AdderH:G_NBit_AdderH:15:ADDH.i_Y
i_Y[16] => AdderH:G_NBit_AdderH:16:ADDH.i_Y
i_Y[17] => AdderH:G_NBit_AdderH:17:ADDH.i_Y
i_Y[18] => AdderH:G_NBit_AdderH:18:ADDH.i_Y
i_Y[19] => AdderH:G_NBit_AdderH:19:ADDH.i_Y
i_Y[20] => AdderH:G_NBit_AdderH:20:ADDH.i_Y
i_Y[21] => AdderH:G_NBit_AdderH:21:ADDH.i_Y
i_Y[22] => AdderH:G_NBit_AdderH:22:ADDH.i_Y
i_Y[23] => AdderH:G_NBit_AdderH:23:ADDH.i_Y
i_Y[24] => AdderH:G_NBit_AdderH:24:ADDH.i_Y
i_Y[25] => AdderH:G_NBit_AdderH:25:ADDH.i_Y
i_Y[26] => AdderH:G_NBit_AdderH:26:ADDH.i_Y
i_Y[27] => AdderH:G_NBit_AdderH:27:ADDH.i_Y
i_Y[28] => AdderH:G_NBit_AdderH:28:ADDH.i_Y
i_Y[29] => AdderH:G_NBit_AdderH:29:ADDH.i_Y
i_Y[30] => AdderH:G_NBit_AdderH:30:ADDH.i_Y
i_Y[31] => AdderH:ADDL.i_Y
i_C => AdderH:ADD0.i_C
o_C <= AdderH:ADDL.o_C
o_Over <= xorg2:OVRFLW.o_F
o_B[0] <= AdderH:ADD0.o_B
o_B[1] <= AdderH:G_NBit_AdderH:1:ADDH.o_B
o_B[2] <= AdderH:G_NBit_AdderH:2:ADDH.o_B
o_B[3] <= AdderH:G_NBit_AdderH:3:ADDH.o_B
o_B[4] <= AdderH:G_NBit_AdderH:4:ADDH.o_B
o_B[5] <= AdderH:G_NBit_AdderH:5:ADDH.o_B
o_B[6] <= AdderH:G_NBit_AdderH:6:ADDH.o_B
o_B[7] <= AdderH:G_NBit_AdderH:7:ADDH.o_B
o_B[8] <= AdderH:G_NBit_AdderH:8:ADDH.o_B
o_B[9] <= AdderH:G_NBit_AdderH:9:ADDH.o_B
o_B[10] <= AdderH:G_NBit_AdderH:10:ADDH.o_B
o_B[11] <= AdderH:G_NBit_AdderH:11:ADDH.o_B
o_B[12] <= AdderH:G_NBit_AdderH:12:ADDH.o_B
o_B[13] <= AdderH:G_NBit_AdderH:13:ADDH.o_B
o_B[14] <= AdderH:G_NBit_AdderH:14:ADDH.o_B
o_B[15] <= AdderH:G_NBit_AdderH:15:ADDH.o_B
o_B[16] <= AdderH:G_NBit_AdderH:16:ADDH.o_B
o_B[17] <= AdderH:G_NBit_AdderH:17:ADDH.o_B
o_B[18] <= AdderH:G_NBit_AdderH:18:ADDH.o_B
o_B[19] <= AdderH:G_NBit_AdderH:19:ADDH.o_B
o_B[20] <= AdderH:G_NBit_AdderH:20:ADDH.o_B
o_B[21] <= AdderH:G_NBit_AdderH:21:ADDH.o_B
o_B[22] <= AdderH:G_NBit_AdderH:22:ADDH.o_B
o_B[23] <= AdderH:G_NBit_AdderH:23:ADDH.o_B
o_B[24] <= AdderH:G_NBit_AdderH:24:ADDH.o_B
o_B[25] <= AdderH:G_NBit_AdderH:25:ADDH.o_B
o_B[26] <= AdderH:G_NBit_AdderH:26:ADDH.o_B
o_B[27] <= AdderH:G_NBit_AdderH:27:ADDH.o_B
o_B[28] <= AdderH:G_NBit_AdderH:28:ADDH.o_B
o_B[29] <= AdderH:G_NBit_AdderH:29:ADDH.o_B
o_B[30] <= AdderH:G_NBit_AdderH:30:ADDH.o_B
o_B[31] <= AdderH:ADDL.o_B


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADD0|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|AdderH:ADDL|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:PCADD1|xorg2:OVRFLW
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1
i_X[0] => AdderH:ADD0.i_X
i_X[1] => AdderH:G_NBit_AdderH:1:ADDH.i_X
i_X[2] => AdderH:G_NBit_AdderH:2:ADDH.i_X
i_X[3] => AdderH:G_NBit_AdderH:3:ADDH.i_X
i_X[4] => AdderH:G_NBit_AdderH:4:ADDH.i_X
i_X[5] => AdderH:G_NBit_AdderH:5:ADDH.i_X
i_X[6] => AdderH:G_NBit_AdderH:6:ADDH.i_X
i_X[7] => AdderH:G_NBit_AdderH:7:ADDH.i_X
i_X[8] => AdderH:G_NBit_AdderH:8:ADDH.i_X
i_X[9] => AdderH:G_NBit_AdderH:9:ADDH.i_X
i_X[10] => AdderH:G_NBit_AdderH:10:ADDH.i_X
i_X[11] => AdderH:G_NBit_AdderH:11:ADDH.i_X
i_X[12] => AdderH:G_NBit_AdderH:12:ADDH.i_X
i_X[13] => AdderH:G_NBit_AdderH:13:ADDH.i_X
i_X[14] => AdderH:G_NBit_AdderH:14:ADDH.i_X
i_X[15] => AdderH:G_NBit_AdderH:15:ADDH.i_X
i_X[16] => AdderH:G_NBit_AdderH:16:ADDH.i_X
i_X[17] => AdderH:G_NBit_AdderH:17:ADDH.i_X
i_X[18] => AdderH:G_NBit_AdderH:18:ADDH.i_X
i_X[19] => AdderH:G_NBit_AdderH:19:ADDH.i_X
i_X[20] => AdderH:G_NBit_AdderH:20:ADDH.i_X
i_X[21] => AdderH:G_NBit_AdderH:21:ADDH.i_X
i_X[22] => AdderH:G_NBit_AdderH:22:ADDH.i_X
i_X[23] => AdderH:G_NBit_AdderH:23:ADDH.i_X
i_X[24] => AdderH:G_NBit_AdderH:24:ADDH.i_X
i_X[25] => AdderH:G_NBit_AdderH:25:ADDH.i_X
i_X[26] => AdderH:G_NBit_AdderH:26:ADDH.i_X
i_X[27] => AdderH:G_NBit_AdderH:27:ADDH.i_X
i_X[28] => AdderH:G_NBit_AdderH:28:ADDH.i_X
i_X[29] => AdderH:G_NBit_AdderH:29:ADDH.i_X
i_X[30] => AdderH:G_NBit_AdderH:30:ADDH.i_X
i_X[31] => AdderH:ADDL.i_X
i_Y[0] => AdderH:ADD0.i_Y
i_Y[1] => AdderH:G_NBit_AdderH:1:ADDH.i_Y
i_Y[2] => AdderH:G_NBit_AdderH:2:ADDH.i_Y
i_Y[3] => AdderH:G_NBit_AdderH:3:ADDH.i_Y
i_Y[4] => AdderH:G_NBit_AdderH:4:ADDH.i_Y
i_Y[5] => AdderH:G_NBit_AdderH:5:ADDH.i_Y
i_Y[6] => AdderH:G_NBit_AdderH:6:ADDH.i_Y
i_Y[7] => AdderH:G_NBit_AdderH:7:ADDH.i_Y
i_Y[8] => AdderH:G_NBit_AdderH:8:ADDH.i_Y
i_Y[9] => AdderH:G_NBit_AdderH:9:ADDH.i_Y
i_Y[10] => AdderH:G_NBit_AdderH:10:ADDH.i_Y
i_Y[11] => AdderH:G_NBit_AdderH:11:ADDH.i_Y
i_Y[12] => AdderH:G_NBit_AdderH:12:ADDH.i_Y
i_Y[13] => AdderH:G_NBit_AdderH:13:ADDH.i_Y
i_Y[14] => AdderH:G_NBit_AdderH:14:ADDH.i_Y
i_Y[15] => AdderH:G_NBit_AdderH:15:ADDH.i_Y
i_Y[16] => AdderH:G_NBit_AdderH:16:ADDH.i_Y
i_Y[17] => AdderH:G_NBit_AdderH:17:ADDH.i_Y
i_Y[18] => AdderH:G_NBit_AdderH:18:ADDH.i_Y
i_Y[19] => AdderH:G_NBit_AdderH:19:ADDH.i_Y
i_Y[20] => AdderH:G_NBit_AdderH:20:ADDH.i_Y
i_Y[21] => AdderH:G_NBit_AdderH:21:ADDH.i_Y
i_Y[22] => AdderH:G_NBit_AdderH:22:ADDH.i_Y
i_Y[23] => AdderH:G_NBit_AdderH:23:ADDH.i_Y
i_Y[24] => AdderH:G_NBit_AdderH:24:ADDH.i_Y
i_Y[25] => AdderH:G_NBit_AdderH:25:ADDH.i_Y
i_Y[26] => AdderH:G_NBit_AdderH:26:ADDH.i_Y
i_Y[27] => AdderH:G_NBit_AdderH:27:ADDH.i_Y
i_Y[28] => AdderH:G_NBit_AdderH:28:ADDH.i_Y
i_Y[29] => AdderH:G_NBit_AdderH:29:ADDH.i_Y
i_Y[30] => AdderH:G_NBit_AdderH:30:ADDH.i_Y
i_Y[31] => AdderH:ADDL.i_Y
i_C => AdderH:ADD0.i_C
o_C <= AdderH:ADDL.o_C
o_Over <= xorg2:OVRFLW.o_F
o_B[0] <= AdderH:ADD0.o_B
o_B[1] <= AdderH:G_NBit_AdderH:1:ADDH.o_B
o_B[2] <= AdderH:G_NBit_AdderH:2:ADDH.o_B
o_B[3] <= AdderH:G_NBit_AdderH:3:ADDH.o_B
o_B[4] <= AdderH:G_NBit_AdderH:4:ADDH.o_B
o_B[5] <= AdderH:G_NBit_AdderH:5:ADDH.o_B
o_B[6] <= AdderH:G_NBit_AdderH:6:ADDH.o_B
o_B[7] <= AdderH:G_NBit_AdderH:7:ADDH.o_B
o_B[8] <= AdderH:G_NBit_AdderH:8:ADDH.o_B
o_B[9] <= AdderH:G_NBit_AdderH:9:ADDH.o_B
o_B[10] <= AdderH:G_NBit_AdderH:10:ADDH.o_B
o_B[11] <= AdderH:G_NBit_AdderH:11:ADDH.o_B
o_B[12] <= AdderH:G_NBit_AdderH:12:ADDH.o_B
o_B[13] <= AdderH:G_NBit_AdderH:13:ADDH.o_B
o_B[14] <= AdderH:G_NBit_AdderH:14:ADDH.o_B
o_B[15] <= AdderH:G_NBit_AdderH:15:ADDH.o_B
o_B[16] <= AdderH:G_NBit_AdderH:16:ADDH.o_B
o_B[17] <= AdderH:G_NBit_AdderH:17:ADDH.o_B
o_B[18] <= AdderH:G_NBit_AdderH:18:ADDH.o_B
o_B[19] <= AdderH:G_NBit_AdderH:19:ADDH.o_B
o_B[20] <= AdderH:G_NBit_AdderH:20:ADDH.o_B
o_B[21] <= AdderH:G_NBit_AdderH:21:ADDH.o_B
o_B[22] <= AdderH:G_NBit_AdderH:22:ADDH.o_B
o_B[23] <= AdderH:G_NBit_AdderH:23:ADDH.o_B
o_B[24] <= AdderH:G_NBit_AdderH:24:ADDH.o_B
o_B[25] <= AdderH:G_NBit_AdderH:25:ADDH.o_B
o_B[26] <= AdderH:G_NBit_AdderH:26:ADDH.o_B
o_B[27] <= AdderH:G_NBit_AdderH:27:ADDH.o_B
o_B[28] <= AdderH:G_NBit_AdderH:28:ADDH.o_B
o_B[29] <= AdderH:G_NBit_AdderH:29:ADDH.o_B
o_B[30] <= AdderH:G_NBit_AdderH:30:ADDH.o_B
o_B[31] <= AdderH:ADDL.o_B


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADD0|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|AdderH:ADDL|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:JALADD1|xorg2:OVRFLW
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JALWRITEDATA|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL
i_S => mux2t1:G_5Bit_MUX:0:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:1:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:2:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:3:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_5Bit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_5Bit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_5Bit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_5Bit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_5Bit_MUX:4:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_5:JALREGSEL|mux2t1:\G_5Bit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER
i_X[0] => AdderH:ADD0.i_X
i_X[1] => AdderH:G_NBit_AdderH:1:ADDH.i_X
i_X[2] => AdderH:G_NBit_AdderH:2:ADDH.i_X
i_X[3] => AdderH:G_NBit_AdderH:3:ADDH.i_X
i_X[4] => AdderH:G_NBit_AdderH:4:ADDH.i_X
i_X[5] => AdderH:G_NBit_AdderH:5:ADDH.i_X
i_X[6] => AdderH:G_NBit_AdderH:6:ADDH.i_X
i_X[7] => AdderH:G_NBit_AdderH:7:ADDH.i_X
i_X[8] => AdderH:G_NBit_AdderH:8:ADDH.i_X
i_X[9] => AdderH:G_NBit_AdderH:9:ADDH.i_X
i_X[10] => AdderH:G_NBit_AdderH:10:ADDH.i_X
i_X[11] => AdderH:G_NBit_AdderH:11:ADDH.i_X
i_X[12] => AdderH:G_NBit_AdderH:12:ADDH.i_X
i_X[13] => AdderH:G_NBit_AdderH:13:ADDH.i_X
i_X[14] => AdderH:G_NBit_AdderH:14:ADDH.i_X
i_X[15] => AdderH:G_NBit_AdderH:15:ADDH.i_X
i_X[16] => AdderH:G_NBit_AdderH:16:ADDH.i_X
i_X[17] => AdderH:G_NBit_AdderH:17:ADDH.i_X
i_X[18] => AdderH:G_NBit_AdderH:18:ADDH.i_X
i_X[19] => AdderH:G_NBit_AdderH:19:ADDH.i_X
i_X[20] => AdderH:G_NBit_AdderH:20:ADDH.i_X
i_X[21] => AdderH:G_NBit_AdderH:21:ADDH.i_X
i_X[22] => AdderH:G_NBit_AdderH:22:ADDH.i_X
i_X[23] => AdderH:G_NBit_AdderH:23:ADDH.i_X
i_X[24] => AdderH:G_NBit_AdderH:24:ADDH.i_X
i_X[25] => AdderH:G_NBit_AdderH:25:ADDH.i_X
i_X[26] => AdderH:G_NBit_AdderH:26:ADDH.i_X
i_X[27] => AdderH:G_NBit_AdderH:27:ADDH.i_X
i_X[28] => AdderH:G_NBit_AdderH:28:ADDH.i_X
i_X[29] => AdderH:G_NBit_AdderH:29:ADDH.i_X
i_X[30] => AdderH:G_NBit_AdderH:30:ADDH.i_X
i_X[31] => AdderH:ADDL.i_X
i_Y[0] => AdderH:ADD0.i_Y
i_Y[1] => AdderH:G_NBit_AdderH:1:ADDH.i_Y
i_Y[2] => AdderH:G_NBit_AdderH:2:ADDH.i_Y
i_Y[3] => AdderH:G_NBit_AdderH:3:ADDH.i_Y
i_Y[4] => AdderH:G_NBit_AdderH:4:ADDH.i_Y
i_Y[5] => AdderH:G_NBit_AdderH:5:ADDH.i_Y
i_Y[6] => AdderH:G_NBit_AdderH:6:ADDH.i_Y
i_Y[7] => AdderH:G_NBit_AdderH:7:ADDH.i_Y
i_Y[8] => AdderH:G_NBit_AdderH:8:ADDH.i_Y
i_Y[9] => AdderH:G_NBit_AdderH:9:ADDH.i_Y
i_Y[10] => AdderH:G_NBit_AdderH:10:ADDH.i_Y
i_Y[11] => AdderH:G_NBit_AdderH:11:ADDH.i_Y
i_Y[12] => AdderH:G_NBit_AdderH:12:ADDH.i_Y
i_Y[13] => AdderH:G_NBit_AdderH:13:ADDH.i_Y
i_Y[14] => AdderH:G_NBit_AdderH:14:ADDH.i_Y
i_Y[15] => AdderH:G_NBit_AdderH:15:ADDH.i_Y
i_Y[16] => AdderH:G_NBit_AdderH:16:ADDH.i_Y
i_Y[17] => AdderH:G_NBit_AdderH:17:ADDH.i_Y
i_Y[18] => AdderH:G_NBit_AdderH:18:ADDH.i_Y
i_Y[19] => AdderH:G_NBit_AdderH:19:ADDH.i_Y
i_Y[20] => AdderH:G_NBit_AdderH:20:ADDH.i_Y
i_Y[21] => AdderH:G_NBit_AdderH:21:ADDH.i_Y
i_Y[22] => AdderH:G_NBit_AdderH:22:ADDH.i_Y
i_Y[23] => AdderH:G_NBit_AdderH:23:ADDH.i_Y
i_Y[24] => AdderH:G_NBit_AdderH:24:ADDH.i_Y
i_Y[25] => AdderH:G_NBit_AdderH:25:ADDH.i_Y
i_Y[26] => AdderH:G_NBit_AdderH:26:ADDH.i_Y
i_Y[27] => AdderH:G_NBit_AdderH:27:ADDH.i_Y
i_Y[28] => AdderH:G_NBit_AdderH:28:ADDH.i_Y
i_Y[29] => AdderH:G_NBit_AdderH:29:ADDH.i_Y
i_Y[30] => AdderH:G_NBit_AdderH:30:ADDH.i_Y
i_Y[31] => AdderH:ADDL.i_Y
i_C => AdderH:ADD0.i_C
o_C <= AdderH:ADDL.o_C
o_Over <= xorg2:OVRFLW.o_F
o_B[0] <= AdderH:ADD0.o_B
o_B[1] <= AdderH:G_NBit_AdderH:1:ADDH.o_B
o_B[2] <= AdderH:G_NBit_AdderH:2:ADDH.o_B
o_B[3] <= AdderH:G_NBit_AdderH:3:ADDH.o_B
o_B[4] <= AdderH:G_NBit_AdderH:4:ADDH.o_B
o_B[5] <= AdderH:G_NBit_AdderH:5:ADDH.o_B
o_B[6] <= AdderH:G_NBit_AdderH:6:ADDH.o_B
o_B[7] <= AdderH:G_NBit_AdderH:7:ADDH.o_B
o_B[8] <= AdderH:G_NBit_AdderH:8:ADDH.o_B
o_B[9] <= AdderH:G_NBit_AdderH:9:ADDH.o_B
o_B[10] <= AdderH:G_NBit_AdderH:10:ADDH.o_B
o_B[11] <= AdderH:G_NBit_AdderH:11:ADDH.o_B
o_B[12] <= AdderH:G_NBit_AdderH:12:ADDH.o_B
o_B[13] <= AdderH:G_NBit_AdderH:13:ADDH.o_B
o_B[14] <= AdderH:G_NBit_AdderH:14:ADDH.o_B
o_B[15] <= AdderH:G_NBit_AdderH:15:ADDH.o_B
o_B[16] <= AdderH:G_NBit_AdderH:16:ADDH.o_B
o_B[17] <= AdderH:G_NBit_AdderH:17:ADDH.o_B
o_B[18] <= AdderH:G_NBit_AdderH:18:ADDH.o_B
o_B[19] <= AdderH:G_NBit_AdderH:19:ADDH.o_B
o_B[20] <= AdderH:G_NBit_AdderH:20:ADDH.o_B
o_B[21] <= AdderH:G_NBit_AdderH:21:ADDH.o_B
o_B[22] <= AdderH:G_NBit_AdderH:22:ADDH.o_B
o_B[23] <= AdderH:G_NBit_AdderH:23:ADDH.o_B
o_B[24] <= AdderH:G_NBit_AdderH:24:ADDH.o_B
o_B[25] <= AdderH:G_NBit_AdderH:25:ADDH.o_B
o_B[26] <= AdderH:G_NBit_AdderH:26:ADDH.o_B
o_B[27] <= AdderH:G_NBit_AdderH:27:ADDH.o_B
o_B[28] <= AdderH:G_NBit_AdderH:28:ADDH.o_B
o_B[29] <= AdderH:G_NBit_AdderH:29:ADDH.o_B
o_B[30] <= AdderH:G_NBit_AdderH:30:ADDH.o_B
o_B[31] <= AdderH:ADDL.o_B


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADD0|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:1:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:2:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:3:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:4:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:5:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:6:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:7:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:8:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:9:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:10:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:11:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:12:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:13:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:14:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:15:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:16:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:17:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:18:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:19:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:20:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:21:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:22:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:23:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:24:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:25:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:26:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:27:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:28:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:29:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:\G_NBit_AdderH:30:ADDH|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL
i_X => andg2:g_And0.i_A
i_X => andg2:g_And1.i_A
i_X => andg2:g_And3.i_A
i_X => xorg2:g_Xor0.i_A
i_Y => andg2:g_And0.i_B
i_Y => andg2:g_And2.i_A
i_Y => andg2:g_And3.i_B
i_Y => xorg2:g_Xor0.i_B
i_C => andg2:g_And1.i_B
i_C => andg2:g_And2.i_B
i_C => andg2:g_And4.i_B
i_C => xorg2:g_Xor1.i_B
o_C <= org2:g_Or1.o_F
o_B <= org2:g_OrOut.o_F


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|andg2:g_And0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|org2:g_Or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|org2:g_Or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|andg2:g_And3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|andg2:g_And4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|xorg2:g_Xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|AdderH:ADDL|org2:g_OrOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|AdderH_n:BRANCHADDER|xorg2:OVRFLW
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|andg2:BRANCHANDZERO
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:BRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JOBRANCHMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:JRMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrect|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:Fetch1|mux2t1_N:NextPCCorrectForBranch|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|RegisterFile32_32:RegFile
i_Clk => NbitRegister:G_RegisterFile32_32:1:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:2:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:3:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:4:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:5:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:6:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:7:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:8:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:9:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:10:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:11:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:12:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:13:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:14:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:15:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:16:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:17:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:18:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:19:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:20:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:21:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:22:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:23:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:24:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:25:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:26:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:27:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:28:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:29:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:30:Registers.i_CLK
i_Clk => NbitRegister:G_RegisterFile32_32:31:Registers.i_CLK
i_Clk => NbitRegister:RegisterForZero.i_CLK
i_Enable => bit5_32Decoder:Decoder.i_write
i_Reset[0] => ~NO_FANOUT~
i_Reset[1] => NbitRegister:G_RegisterFile32_32:1:Registers.i_RST
i_Reset[2] => NbitRegister:G_RegisterFile32_32:2:Registers.i_RST
i_Reset[3] => NbitRegister:G_RegisterFile32_32:3:Registers.i_RST
i_Reset[4] => NbitRegister:G_RegisterFile32_32:4:Registers.i_RST
i_Reset[5] => NbitRegister:G_RegisterFile32_32:5:Registers.i_RST
i_Reset[6] => NbitRegister:G_RegisterFile32_32:6:Registers.i_RST
i_Reset[7] => NbitRegister:G_RegisterFile32_32:7:Registers.i_RST
i_Reset[8] => NbitRegister:G_RegisterFile32_32:8:Registers.i_RST
i_Reset[9] => NbitRegister:G_RegisterFile32_32:9:Registers.i_RST
i_Reset[10] => NbitRegister:G_RegisterFile32_32:10:Registers.i_RST
i_Reset[11] => NbitRegister:G_RegisterFile32_32:11:Registers.i_RST
i_Reset[12] => NbitRegister:G_RegisterFile32_32:12:Registers.i_RST
i_Reset[13] => NbitRegister:G_RegisterFile32_32:13:Registers.i_RST
i_Reset[14] => NbitRegister:G_RegisterFile32_32:14:Registers.i_RST
i_Reset[15] => NbitRegister:G_RegisterFile32_32:15:Registers.i_RST
i_Reset[16] => NbitRegister:G_RegisterFile32_32:16:Registers.i_RST
i_Reset[17] => NbitRegister:G_RegisterFile32_32:17:Registers.i_RST
i_Reset[18] => NbitRegister:G_RegisterFile32_32:18:Registers.i_RST
i_Reset[19] => NbitRegister:G_RegisterFile32_32:19:Registers.i_RST
i_Reset[20] => NbitRegister:G_RegisterFile32_32:20:Registers.i_RST
i_Reset[21] => NbitRegister:G_RegisterFile32_32:21:Registers.i_RST
i_Reset[22] => NbitRegister:G_RegisterFile32_32:22:Registers.i_RST
i_Reset[23] => NbitRegister:G_RegisterFile32_32:23:Registers.i_RST
i_Reset[24] => NbitRegister:G_RegisterFile32_32:24:Registers.i_RST
i_Reset[25] => NbitRegister:G_RegisterFile32_32:25:Registers.i_RST
i_Reset[26] => NbitRegister:G_RegisterFile32_32:26:Registers.i_RST
i_Reset[27] => NbitRegister:G_RegisterFile32_32:27:Registers.i_RST
i_Reset[28] => NbitRegister:G_RegisterFile32_32:28:Registers.i_RST
i_Reset[29] => NbitRegister:G_RegisterFile32_32:29:Registers.i_RST
i_Reset[30] => NbitRegister:G_RegisterFile32_32:30:Registers.i_RST
i_Reset[31] => NbitRegister:G_RegisterFile32_32:31:Registers.i_RST
i_read1[0] => nbit32_1Mux:Mux1.i_S[0]
i_read1[1] => nbit32_1Mux:Mux1.i_S[1]
i_read1[2] => nbit32_1Mux:Mux1.i_S[2]
i_read1[3] => nbit32_1Mux:Mux1.i_S[3]
i_read1[4] => nbit32_1Mux:Mux1.i_S[4]
i_read2[0] => nbit32_1Mux:Mux2.i_S[0]
i_read2[1] => nbit32_1Mux:Mux2.i_S[1]
i_read2[2] => nbit32_1Mux:Mux2.i_S[2]
i_read2[3] => nbit32_1Mux:Mux2.i_S[3]
i_read2[4] => nbit32_1Mux:Mux2.i_S[4]
i_writeEn[0] => bit5_32Decoder:Decoder.i_reg[0]
i_writeEn[1] => bit5_32Decoder:Decoder.i_reg[1]
i_writeEn[2] => bit5_32Decoder:Decoder.i_reg[2]
i_writeEn[3] => bit5_32Decoder:Decoder.i_reg[3]
i_writeEn[4] => bit5_32Decoder:Decoder.i_reg[4]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[0]
i_writeData[0] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[0]
i_writeData[0] => NbitRegister:RegisterForZero.i_D[0]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[1]
i_writeData[1] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[1]
i_writeData[1] => NbitRegister:RegisterForZero.i_D[1]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[2]
i_writeData[2] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[2]
i_writeData[2] => NbitRegister:RegisterForZero.i_D[2]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[3]
i_writeData[3] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[3]
i_writeData[3] => NbitRegister:RegisterForZero.i_D[3]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[4]
i_writeData[4] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[4]
i_writeData[4] => NbitRegister:RegisterForZero.i_D[4]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[5]
i_writeData[5] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[5]
i_writeData[5] => NbitRegister:RegisterForZero.i_D[5]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[6]
i_writeData[6] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[6]
i_writeData[6] => NbitRegister:RegisterForZero.i_D[6]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[7]
i_writeData[7] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[7]
i_writeData[7] => NbitRegister:RegisterForZero.i_D[7]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[8]
i_writeData[8] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[8]
i_writeData[8] => NbitRegister:RegisterForZero.i_D[8]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[9]
i_writeData[9] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[9]
i_writeData[9] => NbitRegister:RegisterForZero.i_D[9]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[10]
i_writeData[10] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[10]
i_writeData[10] => NbitRegister:RegisterForZero.i_D[10]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[11]
i_writeData[11] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[11]
i_writeData[11] => NbitRegister:RegisterForZero.i_D[11]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[12]
i_writeData[12] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[12]
i_writeData[12] => NbitRegister:RegisterForZero.i_D[12]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[13]
i_writeData[13] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[13]
i_writeData[13] => NbitRegister:RegisterForZero.i_D[13]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[14]
i_writeData[14] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[14]
i_writeData[14] => NbitRegister:RegisterForZero.i_D[14]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[15]
i_writeData[15] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[15]
i_writeData[15] => NbitRegister:RegisterForZero.i_D[15]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[16]
i_writeData[16] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[16]
i_writeData[16] => NbitRegister:RegisterForZero.i_D[16]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[17]
i_writeData[17] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[17]
i_writeData[17] => NbitRegister:RegisterForZero.i_D[17]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[18]
i_writeData[18] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[18]
i_writeData[18] => NbitRegister:RegisterForZero.i_D[18]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[19]
i_writeData[19] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[19]
i_writeData[19] => NbitRegister:RegisterForZero.i_D[19]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[20]
i_writeData[20] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[20]
i_writeData[20] => NbitRegister:RegisterForZero.i_D[20]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[21]
i_writeData[21] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[21]
i_writeData[21] => NbitRegister:RegisterForZero.i_D[21]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[22]
i_writeData[22] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[22]
i_writeData[22] => NbitRegister:RegisterForZero.i_D[22]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[23]
i_writeData[23] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[23]
i_writeData[23] => NbitRegister:RegisterForZero.i_D[23]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[24]
i_writeData[24] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[24]
i_writeData[24] => NbitRegister:RegisterForZero.i_D[24]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[25]
i_writeData[25] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[25]
i_writeData[25] => NbitRegister:RegisterForZero.i_D[25]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[26]
i_writeData[26] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[26]
i_writeData[26] => NbitRegister:RegisterForZero.i_D[26]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[27]
i_writeData[27] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[27]
i_writeData[27] => NbitRegister:RegisterForZero.i_D[27]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[28]
i_writeData[28] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[28]
i_writeData[28] => NbitRegister:RegisterForZero.i_D[28]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[29]
i_writeData[29] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[29]
i_writeData[29] => NbitRegister:RegisterForZero.i_D[29]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[30]
i_writeData[30] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[30]
i_writeData[30] => NbitRegister:RegisterForZero.i_D[30]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:1:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:2:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:3:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:4:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:5:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:6:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:7:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:8:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:9:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:10:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:11:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:12:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:13:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:14:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:15:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:16:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:17:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:18:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:19:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:20:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:21:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:22:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:23:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:24:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:25:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:26:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:27:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:28:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:29:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:30:Registers.i_D[31]
i_writeData[31] => NbitRegister:G_RegisterFile32_32:31:Registers.i_D[31]
i_writeData[31] => NbitRegister:RegisterForZero.i_D[31]
o_readData1[0] <= nbit32_1Mux:Mux1.o_O[0]
o_readData1[1] <= nbit32_1Mux:Mux1.o_O[1]
o_readData1[2] <= nbit32_1Mux:Mux1.o_O[2]
o_readData1[3] <= nbit32_1Mux:Mux1.o_O[3]
o_readData1[4] <= nbit32_1Mux:Mux1.o_O[4]
o_readData1[5] <= nbit32_1Mux:Mux1.o_O[5]
o_readData1[6] <= nbit32_1Mux:Mux1.o_O[6]
o_readData1[7] <= nbit32_1Mux:Mux1.o_O[7]
o_readData1[8] <= nbit32_1Mux:Mux1.o_O[8]
o_readData1[9] <= nbit32_1Mux:Mux1.o_O[9]
o_readData1[10] <= nbit32_1Mux:Mux1.o_O[10]
o_readData1[11] <= nbit32_1Mux:Mux1.o_O[11]
o_readData1[12] <= nbit32_1Mux:Mux1.o_O[12]
o_readData1[13] <= nbit32_1Mux:Mux1.o_O[13]
o_readData1[14] <= nbit32_1Mux:Mux1.o_O[14]
o_readData1[15] <= nbit32_1Mux:Mux1.o_O[15]
o_readData1[16] <= nbit32_1Mux:Mux1.o_O[16]
o_readData1[17] <= nbit32_1Mux:Mux1.o_O[17]
o_readData1[18] <= nbit32_1Mux:Mux1.o_O[18]
o_readData1[19] <= nbit32_1Mux:Mux1.o_O[19]
o_readData1[20] <= nbit32_1Mux:Mux1.o_O[20]
o_readData1[21] <= nbit32_1Mux:Mux1.o_O[21]
o_readData1[22] <= nbit32_1Mux:Mux1.o_O[22]
o_readData1[23] <= nbit32_1Mux:Mux1.o_O[23]
o_readData1[24] <= nbit32_1Mux:Mux1.o_O[24]
o_readData1[25] <= nbit32_1Mux:Mux1.o_O[25]
o_readData1[26] <= nbit32_1Mux:Mux1.o_O[26]
o_readData1[27] <= nbit32_1Mux:Mux1.o_O[27]
o_readData1[28] <= nbit32_1Mux:Mux1.o_O[28]
o_readData1[29] <= nbit32_1Mux:Mux1.o_O[29]
o_readData1[30] <= nbit32_1Mux:Mux1.o_O[30]
o_readData1[31] <= nbit32_1Mux:Mux1.o_O[31]
o_readData2[0] <= nbit32_1Mux:Mux2.o_O[0]
o_readData2[1] <= nbit32_1Mux:Mux2.o_O[1]
o_readData2[2] <= nbit32_1Mux:Mux2.o_O[2]
o_readData2[3] <= nbit32_1Mux:Mux2.o_O[3]
o_readData2[4] <= nbit32_1Mux:Mux2.o_O[4]
o_readData2[5] <= nbit32_1Mux:Mux2.o_O[5]
o_readData2[6] <= nbit32_1Mux:Mux2.o_O[6]
o_readData2[7] <= nbit32_1Mux:Mux2.o_O[7]
o_readData2[8] <= nbit32_1Mux:Mux2.o_O[8]
o_readData2[9] <= nbit32_1Mux:Mux2.o_O[9]
o_readData2[10] <= nbit32_1Mux:Mux2.o_O[10]
o_readData2[11] <= nbit32_1Mux:Mux2.o_O[11]
o_readData2[12] <= nbit32_1Mux:Mux2.o_O[12]
o_readData2[13] <= nbit32_1Mux:Mux2.o_O[13]
o_readData2[14] <= nbit32_1Mux:Mux2.o_O[14]
o_readData2[15] <= nbit32_1Mux:Mux2.o_O[15]
o_readData2[16] <= nbit32_1Mux:Mux2.o_O[16]
o_readData2[17] <= nbit32_1Mux:Mux2.o_O[17]
o_readData2[18] <= nbit32_1Mux:Mux2.o_O[18]
o_readData2[19] <= nbit32_1Mux:Mux2.o_O[19]
o_readData2[20] <= nbit32_1Mux:Mux2.o_O[20]
o_readData2[21] <= nbit32_1Mux:Mux2.o_O[21]
o_readData2[22] <= nbit32_1Mux:Mux2.o_O[22]
o_readData2[23] <= nbit32_1Mux:Mux2.o_O[23]
o_readData2[24] <= nbit32_1Mux:Mux2.o_O[24]
o_readData2[25] <= nbit32_1Mux:Mux2.o_O[25]
o_readData2[26] <= nbit32_1Mux:Mux2.o_O[26]
o_readData2[27] <= nbit32_1Mux:Mux2.o_O[27]
o_readData2[28] <= nbit32_1Mux:Mux2.o_O[28]
o_readData2[29] <= nbit32_1Mux:Mux2.o_O[29]
o_readData2[30] <= nbit32_1Mux:Mux2.o_O[30]
o_readData2[31] <= nbit32_1Mux:Mux2.o_O[31]


|MIPS_Processor|RegisterFile32_32:RegFile|bit5_32Decoder:Decoder
i_write => Mux0.IN64
i_write => Mux1.IN64
i_write => Mux2.IN64
i_write => Mux3.IN64
i_write => Mux4.IN64
i_write => Mux5.IN64
i_write => Mux6.IN64
i_write => Mux7.IN64
i_write => Mux8.IN64
i_write => Mux9.IN64
i_write => Mux10.IN64
i_write => Mux11.IN64
i_write => Mux12.IN64
i_write => Mux13.IN64
i_write => Mux14.IN64
i_write => Mux15.IN64
i_write => Mux16.IN64
i_write => Mux17.IN64
i_write => Mux18.IN64
i_write => Mux19.IN64
i_write => Mux20.IN64
i_write => Mux21.IN64
i_write => Mux22.IN64
i_write => Mux23.IN64
i_write => Mux24.IN64
i_write => Mux25.IN64
i_write => Mux26.IN64
i_write => Mux27.IN64
i_write => Mux28.IN64
i_write => Mux29.IN64
i_write => Mux30.IN64
i_write => Mux31.IN64
i_reg[0] => Mux0.IN69
i_reg[0] => Mux1.IN69
i_reg[0] => Mux2.IN69
i_reg[0] => Mux3.IN69
i_reg[0] => Mux4.IN69
i_reg[0] => Mux5.IN69
i_reg[0] => Mux6.IN69
i_reg[0] => Mux7.IN69
i_reg[0] => Mux8.IN69
i_reg[0] => Mux9.IN69
i_reg[0] => Mux10.IN69
i_reg[0] => Mux11.IN69
i_reg[0] => Mux12.IN69
i_reg[0] => Mux13.IN69
i_reg[0] => Mux14.IN69
i_reg[0] => Mux15.IN69
i_reg[0] => Mux16.IN69
i_reg[0] => Mux17.IN69
i_reg[0] => Mux18.IN69
i_reg[0] => Mux19.IN69
i_reg[0] => Mux20.IN69
i_reg[0] => Mux21.IN69
i_reg[0] => Mux22.IN69
i_reg[0] => Mux23.IN69
i_reg[0] => Mux24.IN69
i_reg[0] => Mux25.IN69
i_reg[0] => Mux26.IN69
i_reg[0] => Mux27.IN69
i_reg[0] => Mux28.IN69
i_reg[0] => Mux29.IN69
i_reg[0] => Mux30.IN69
i_reg[0] => Mux31.IN69
i_reg[1] => Mux0.IN68
i_reg[1] => Mux1.IN68
i_reg[1] => Mux2.IN68
i_reg[1] => Mux3.IN68
i_reg[1] => Mux4.IN68
i_reg[1] => Mux5.IN68
i_reg[1] => Mux6.IN68
i_reg[1] => Mux7.IN68
i_reg[1] => Mux8.IN68
i_reg[1] => Mux9.IN68
i_reg[1] => Mux10.IN68
i_reg[1] => Mux11.IN68
i_reg[1] => Mux12.IN68
i_reg[1] => Mux13.IN68
i_reg[1] => Mux14.IN68
i_reg[1] => Mux15.IN68
i_reg[1] => Mux16.IN68
i_reg[1] => Mux17.IN68
i_reg[1] => Mux18.IN68
i_reg[1] => Mux19.IN68
i_reg[1] => Mux20.IN68
i_reg[1] => Mux21.IN68
i_reg[1] => Mux22.IN68
i_reg[1] => Mux23.IN68
i_reg[1] => Mux24.IN68
i_reg[1] => Mux25.IN68
i_reg[1] => Mux26.IN68
i_reg[1] => Mux27.IN68
i_reg[1] => Mux28.IN68
i_reg[1] => Mux29.IN68
i_reg[1] => Mux30.IN68
i_reg[1] => Mux31.IN68
i_reg[2] => Mux0.IN67
i_reg[2] => Mux1.IN67
i_reg[2] => Mux2.IN67
i_reg[2] => Mux3.IN67
i_reg[2] => Mux4.IN67
i_reg[2] => Mux5.IN67
i_reg[2] => Mux6.IN67
i_reg[2] => Mux7.IN67
i_reg[2] => Mux8.IN67
i_reg[2] => Mux9.IN67
i_reg[2] => Mux10.IN67
i_reg[2] => Mux11.IN67
i_reg[2] => Mux12.IN67
i_reg[2] => Mux13.IN67
i_reg[2] => Mux14.IN67
i_reg[2] => Mux15.IN67
i_reg[2] => Mux16.IN67
i_reg[2] => Mux17.IN67
i_reg[2] => Mux18.IN67
i_reg[2] => Mux19.IN67
i_reg[2] => Mux20.IN67
i_reg[2] => Mux21.IN67
i_reg[2] => Mux22.IN67
i_reg[2] => Mux23.IN67
i_reg[2] => Mux24.IN67
i_reg[2] => Mux25.IN67
i_reg[2] => Mux26.IN67
i_reg[2] => Mux27.IN67
i_reg[2] => Mux28.IN67
i_reg[2] => Mux29.IN67
i_reg[2] => Mux30.IN67
i_reg[2] => Mux31.IN67
i_reg[3] => Mux0.IN66
i_reg[3] => Mux1.IN66
i_reg[3] => Mux2.IN66
i_reg[3] => Mux3.IN66
i_reg[3] => Mux4.IN66
i_reg[3] => Mux5.IN66
i_reg[3] => Mux6.IN66
i_reg[3] => Mux7.IN66
i_reg[3] => Mux8.IN66
i_reg[3] => Mux9.IN66
i_reg[3] => Mux10.IN66
i_reg[3] => Mux11.IN66
i_reg[3] => Mux12.IN66
i_reg[3] => Mux13.IN66
i_reg[3] => Mux14.IN66
i_reg[3] => Mux15.IN66
i_reg[3] => Mux16.IN66
i_reg[3] => Mux17.IN66
i_reg[3] => Mux18.IN66
i_reg[3] => Mux19.IN66
i_reg[3] => Mux20.IN66
i_reg[3] => Mux21.IN66
i_reg[3] => Mux22.IN66
i_reg[3] => Mux23.IN66
i_reg[3] => Mux24.IN66
i_reg[3] => Mux25.IN66
i_reg[3] => Mux26.IN66
i_reg[3] => Mux27.IN66
i_reg[3] => Mux28.IN66
i_reg[3] => Mux29.IN66
i_reg[3] => Mux30.IN66
i_reg[3] => Mux31.IN66
i_reg[4] => Mux0.IN65
i_reg[4] => Mux1.IN65
i_reg[4] => Mux2.IN65
i_reg[4] => Mux3.IN65
i_reg[4] => Mux4.IN65
i_reg[4] => Mux5.IN65
i_reg[4] => Mux6.IN65
i_reg[4] => Mux7.IN65
i_reg[4] => Mux8.IN65
i_reg[4] => Mux9.IN65
i_reg[4] => Mux10.IN65
i_reg[4] => Mux11.IN65
i_reg[4] => Mux12.IN65
i_reg[4] => Mux13.IN65
i_reg[4] => Mux14.IN65
i_reg[4] => Mux15.IN65
i_reg[4] => Mux16.IN65
i_reg[4] => Mux17.IN65
i_reg[4] => Mux18.IN65
i_reg[4] => Mux19.IN65
i_reg[4] => Mux20.IN65
i_reg[4] => Mux21.IN65
i_reg[4] => Mux22.IN65
i_reg[4] => Mux23.IN65
i_reg[4] => Mux24.IN65
i_reg[4] => Mux25.IN65
i_reg[4] => Mux26.IN65
i_reg[4] => Mux27.IN65
i_reg[4] => Mux28.IN65
i_reg[4] => Mux29.IN65
i_reg[4] => Mux30.IN65
i_reg[4] => Mux31.IN65
o_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:1:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:2:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:3:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:4:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:5:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:6:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:7:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:8:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:9:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:10:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:11:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:12:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:13:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:14:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:15:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:16:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:17:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:18:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:19:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:20:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:21:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:22:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:23:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:24:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:25:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:26:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:27:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:28:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:29:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:31:Registers|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|nbit32_1Mux:Mux1
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
iD0[0][0] => Mux31.IN36
iD0[0][1] => Mux30.IN36
iD0[0][2] => Mux29.IN36
iD0[0][3] => Mux28.IN36
iD0[0][4] => Mux27.IN36
iD0[0][5] => Mux26.IN36
iD0[0][6] => Mux25.IN36
iD0[0][7] => Mux24.IN36
iD0[0][8] => Mux23.IN36
iD0[0][9] => Mux22.IN36
iD0[0][10] => Mux21.IN36
iD0[0][11] => Mux20.IN36
iD0[0][12] => Mux19.IN36
iD0[0][13] => Mux18.IN36
iD0[0][14] => Mux17.IN36
iD0[0][15] => Mux16.IN36
iD0[0][16] => Mux15.IN36
iD0[0][17] => Mux14.IN36
iD0[0][18] => Mux13.IN36
iD0[0][19] => Mux12.IN36
iD0[0][20] => Mux11.IN36
iD0[0][21] => Mux10.IN36
iD0[0][22] => Mux9.IN36
iD0[0][23] => Mux8.IN36
iD0[0][24] => Mux7.IN36
iD0[0][25] => Mux6.IN36
iD0[0][26] => Mux5.IN36
iD0[0][27] => Mux4.IN36
iD0[0][28] => Mux3.IN36
iD0[0][29] => Mux2.IN36
iD0[0][30] => Mux1.IN36
iD0[0][31] => Mux0.IN36
iD0[1][0] => Mux31.IN35
iD0[1][1] => Mux30.IN35
iD0[1][2] => Mux29.IN35
iD0[1][3] => Mux28.IN35
iD0[1][4] => Mux27.IN35
iD0[1][5] => Mux26.IN35
iD0[1][6] => Mux25.IN35
iD0[1][7] => Mux24.IN35
iD0[1][8] => Mux23.IN35
iD0[1][9] => Mux22.IN35
iD0[1][10] => Mux21.IN35
iD0[1][11] => Mux20.IN35
iD0[1][12] => Mux19.IN35
iD0[1][13] => Mux18.IN35
iD0[1][14] => Mux17.IN35
iD0[1][15] => Mux16.IN35
iD0[1][16] => Mux15.IN35
iD0[1][17] => Mux14.IN35
iD0[1][18] => Mux13.IN35
iD0[1][19] => Mux12.IN35
iD0[1][20] => Mux11.IN35
iD0[1][21] => Mux10.IN35
iD0[1][22] => Mux9.IN35
iD0[1][23] => Mux8.IN35
iD0[1][24] => Mux7.IN35
iD0[1][25] => Mux6.IN35
iD0[1][26] => Mux5.IN35
iD0[1][27] => Mux4.IN35
iD0[1][28] => Mux3.IN35
iD0[1][29] => Mux2.IN35
iD0[1][30] => Mux1.IN35
iD0[1][31] => Mux0.IN35
iD0[2][0] => Mux31.IN34
iD0[2][1] => Mux30.IN34
iD0[2][2] => Mux29.IN34
iD0[2][3] => Mux28.IN34
iD0[2][4] => Mux27.IN34
iD0[2][5] => Mux26.IN34
iD0[2][6] => Mux25.IN34
iD0[2][7] => Mux24.IN34
iD0[2][8] => Mux23.IN34
iD0[2][9] => Mux22.IN34
iD0[2][10] => Mux21.IN34
iD0[2][11] => Mux20.IN34
iD0[2][12] => Mux19.IN34
iD0[2][13] => Mux18.IN34
iD0[2][14] => Mux17.IN34
iD0[2][15] => Mux16.IN34
iD0[2][16] => Mux15.IN34
iD0[2][17] => Mux14.IN34
iD0[2][18] => Mux13.IN34
iD0[2][19] => Mux12.IN34
iD0[2][20] => Mux11.IN34
iD0[2][21] => Mux10.IN34
iD0[2][22] => Mux9.IN34
iD0[2][23] => Mux8.IN34
iD0[2][24] => Mux7.IN34
iD0[2][25] => Mux6.IN34
iD0[2][26] => Mux5.IN34
iD0[2][27] => Mux4.IN34
iD0[2][28] => Mux3.IN34
iD0[2][29] => Mux2.IN34
iD0[2][30] => Mux1.IN34
iD0[2][31] => Mux0.IN34
iD0[3][0] => Mux31.IN33
iD0[3][1] => Mux30.IN33
iD0[3][2] => Mux29.IN33
iD0[3][3] => Mux28.IN33
iD0[3][4] => Mux27.IN33
iD0[3][5] => Mux26.IN33
iD0[3][6] => Mux25.IN33
iD0[3][7] => Mux24.IN33
iD0[3][8] => Mux23.IN33
iD0[3][9] => Mux22.IN33
iD0[3][10] => Mux21.IN33
iD0[3][11] => Mux20.IN33
iD0[3][12] => Mux19.IN33
iD0[3][13] => Mux18.IN33
iD0[3][14] => Mux17.IN33
iD0[3][15] => Mux16.IN33
iD0[3][16] => Mux15.IN33
iD0[3][17] => Mux14.IN33
iD0[3][18] => Mux13.IN33
iD0[3][19] => Mux12.IN33
iD0[3][20] => Mux11.IN33
iD0[3][21] => Mux10.IN33
iD0[3][22] => Mux9.IN33
iD0[3][23] => Mux8.IN33
iD0[3][24] => Mux7.IN33
iD0[3][25] => Mux6.IN33
iD0[3][26] => Mux5.IN33
iD0[3][27] => Mux4.IN33
iD0[3][28] => Mux3.IN33
iD0[3][29] => Mux2.IN33
iD0[3][30] => Mux1.IN33
iD0[3][31] => Mux0.IN33
iD0[4][0] => Mux31.IN32
iD0[4][1] => Mux30.IN32
iD0[4][2] => Mux29.IN32
iD0[4][3] => Mux28.IN32
iD0[4][4] => Mux27.IN32
iD0[4][5] => Mux26.IN32
iD0[4][6] => Mux25.IN32
iD0[4][7] => Mux24.IN32
iD0[4][8] => Mux23.IN32
iD0[4][9] => Mux22.IN32
iD0[4][10] => Mux21.IN32
iD0[4][11] => Mux20.IN32
iD0[4][12] => Mux19.IN32
iD0[4][13] => Mux18.IN32
iD0[4][14] => Mux17.IN32
iD0[4][15] => Mux16.IN32
iD0[4][16] => Mux15.IN32
iD0[4][17] => Mux14.IN32
iD0[4][18] => Mux13.IN32
iD0[4][19] => Mux12.IN32
iD0[4][20] => Mux11.IN32
iD0[4][21] => Mux10.IN32
iD0[4][22] => Mux9.IN32
iD0[4][23] => Mux8.IN32
iD0[4][24] => Mux7.IN32
iD0[4][25] => Mux6.IN32
iD0[4][26] => Mux5.IN32
iD0[4][27] => Mux4.IN32
iD0[4][28] => Mux3.IN32
iD0[4][29] => Mux2.IN32
iD0[4][30] => Mux1.IN32
iD0[4][31] => Mux0.IN32
iD0[5][0] => Mux31.IN31
iD0[5][1] => Mux30.IN31
iD0[5][2] => Mux29.IN31
iD0[5][3] => Mux28.IN31
iD0[5][4] => Mux27.IN31
iD0[5][5] => Mux26.IN31
iD0[5][6] => Mux25.IN31
iD0[5][7] => Mux24.IN31
iD0[5][8] => Mux23.IN31
iD0[5][9] => Mux22.IN31
iD0[5][10] => Mux21.IN31
iD0[5][11] => Mux20.IN31
iD0[5][12] => Mux19.IN31
iD0[5][13] => Mux18.IN31
iD0[5][14] => Mux17.IN31
iD0[5][15] => Mux16.IN31
iD0[5][16] => Mux15.IN31
iD0[5][17] => Mux14.IN31
iD0[5][18] => Mux13.IN31
iD0[5][19] => Mux12.IN31
iD0[5][20] => Mux11.IN31
iD0[5][21] => Mux10.IN31
iD0[5][22] => Mux9.IN31
iD0[5][23] => Mux8.IN31
iD0[5][24] => Mux7.IN31
iD0[5][25] => Mux6.IN31
iD0[5][26] => Mux5.IN31
iD0[5][27] => Mux4.IN31
iD0[5][28] => Mux3.IN31
iD0[5][29] => Mux2.IN31
iD0[5][30] => Mux1.IN31
iD0[5][31] => Mux0.IN31
iD0[6][0] => Mux31.IN30
iD0[6][1] => Mux30.IN30
iD0[6][2] => Mux29.IN30
iD0[6][3] => Mux28.IN30
iD0[6][4] => Mux27.IN30
iD0[6][5] => Mux26.IN30
iD0[6][6] => Mux25.IN30
iD0[6][7] => Mux24.IN30
iD0[6][8] => Mux23.IN30
iD0[6][9] => Mux22.IN30
iD0[6][10] => Mux21.IN30
iD0[6][11] => Mux20.IN30
iD0[6][12] => Mux19.IN30
iD0[6][13] => Mux18.IN30
iD0[6][14] => Mux17.IN30
iD0[6][15] => Mux16.IN30
iD0[6][16] => Mux15.IN30
iD0[6][17] => Mux14.IN30
iD0[6][18] => Mux13.IN30
iD0[6][19] => Mux12.IN30
iD0[6][20] => Mux11.IN30
iD0[6][21] => Mux10.IN30
iD0[6][22] => Mux9.IN30
iD0[6][23] => Mux8.IN30
iD0[6][24] => Mux7.IN30
iD0[6][25] => Mux6.IN30
iD0[6][26] => Mux5.IN30
iD0[6][27] => Mux4.IN30
iD0[6][28] => Mux3.IN30
iD0[6][29] => Mux2.IN30
iD0[6][30] => Mux1.IN30
iD0[6][31] => Mux0.IN30
iD0[7][0] => Mux31.IN29
iD0[7][1] => Mux30.IN29
iD0[7][2] => Mux29.IN29
iD0[7][3] => Mux28.IN29
iD0[7][4] => Mux27.IN29
iD0[7][5] => Mux26.IN29
iD0[7][6] => Mux25.IN29
iD0[7][7] => Mux24.IN29
iD0[7][8] => Mux23.IN29
iD0[7][9] => Mux22.IN29
iD0[7][10] => Mux21.IN29
iD0[7][11] => Mux20.IN29
iD0[7][12] => Mux19.IN29
iD0[7][13] => Mux18.IN29
iD0[7][14] => Mux17.IN29
iD0[7][15] => Mux16.IN29
iD0[7][16] => Mux15.IN29
iD0[7][17] => Mux14.IN29
iD0[7][18] => Mux13.IN29
iD0[7][19] => Mux12.IN29
iD0[7][20] => Mux11.IN29
iD0[7][21] => Mux10.IN29
iD0[7][22] => Mux9.IN29
iD0[7][23] => Mux8.IN29
iD0[7][24] => Mux7.IN29
iD0[7][25] => Mux6.IN29
iD0[7][26] => Mux5.IN29
iD0[7][27] => Mux4.IN29
iD0[7][28] => Mux3.IN29
iD0[7][29] => Mux2.IN29
iD0[7][30] => Mux1.IN29
iD0[7][31] => Mux0.IN29
iD0[8][0] => Mux31.IN28
iD0[8][1] => Mux30.IN28
iD0[8][2] => Mux29.IN28
iD0[8][3] => Mux28.IN28
iD0[8][4] => Mux27.IN28
iD0[8][5] => Mux26.IN28
iD0[8][6] => Mux25.IN28
iD0[8][7] => Mux24.IN28
iD0[8][8] => Mux23.IN28
iD0[8][9] => Mux22.IN28
iD0[8][10] => Mux21.IN28
iD0[8][11] => Mux20.IN28
iD0[8][12] => Mux19.IN28
iD0[8][13] => Mux18.IN28
iD0[8][14] => Mux17.IN28
iD0[8][15] => Mux16.IN28
iD0[8][16] => Mux15.IN28
iD0[8][17] => Mux14.IN28
iD0[8][18] => Mux13.IN28
iD0[8][19] => Mux12.IN28
iD0[8][20] => Mux11.IN28
iD0[8][21] => Mux10.IN28
iD0[8][22] => Mux9.IN28
iD0[8][23] => Mux8.IN28
iD0[8][24] => Mux7.IN28
iD0[8][25] => Mux6.IN28
iD0[8][26] => Mux5.IN28
iD0[8][27] => Mux4.IN28
iD0[8][28] => Mux3.IN28
iD0[8][29] => Mux2.IN28
iD0[8][30] => Mux1.IN28
iD0[8][31] => Mux0.IN28
iD0[9][0] => Mux31.IN27
iD0[9][1] => Mux30.IN27
iD0[9][2] => Mux29.IN27
iD0[9][3] => Mux28.IN27
iD0[9][4] => Mux27.IN27
iD0[9][5] => Mux26.IN27
iD0[9][6] => Mux25.IN27
iD0[9][7] => Mux24.IN27
iD0[9][8] => Mux23.IN27
iD0[9][9] => Mux22.IN27
iD0[9][10] => Mux21.IN27
iD0[9][11] => Mux20.IN27
iD0[9][12] => Mux19.IN27
iD0[9][13] => Mux18.IN27
iD0[9][14] => Mux17.IN27
iD0[9][15] => Mux16.IN27
iD0[9][16] => Mux15.IN27
iD0[9][17] => Mux14.IN27
iD0[9][18] => Mux13.IN27
iD0[9][19] => Mux12.IN27
iD0[9][20] => Mux11.IN27
iD0[9][21] => Mux10.IN27
iD0[9][22] => Mux9.IN27
iD0[9][23] => Mux8.IN27
iD0[9][24] => Mux7.IN27
iD0[9][25] => Mux6.IN27
iD0[9][26] => Mux5.IN27
iD0[9][27] => Mux4.IN27
iD0[9][28] => Mux3.IN27
iD0[9][29] => Mux2.IN27
iD0[9][30] => Mux1.IN27
iD0[9][31] => Mux0.IN27
iD0[10][0] => Mux31.IN26
iD0[10][1] => Mux30.IN26
iD0[10][2] => Mux29.IN26
iD0[10][3] => Mux28.IN26
iD0[10][4] => Mux27.IN26
iD0[10][5] => Mux26.IN26
iD0[10][6] => Mux25.IN26
iD0[10][7] => Mux24.IN26
iD0[10][8] => Mux23.IN26
iD0[10][9] => Mux22.IN26
iD0[10][10] => Mux21.IN26
iD0[10][11] => Mux20.IN26
iD0[10][12] => Mux19.IN26
iD0[10][13] => Mux18.IN26
iD0[10][14] => Mux17.IN26
iD0[10][15] => Mux16.IN26
iD0[10][16] => Mux15.IN26
iD0[10][17] => Mux14.IN26
iD0[10][18] => Mux13.IN26
iD0[10][19] => Mux12.IN26
iD0[10][20] => Mux11.IN26
iD0[10][21] => Mux10.IN26
iD0[10][22] => Mux9.IN26
iD0[10][23] => Mux8.IN26
iD0[10][24] => Mux7.IN26
iD0[10][25] => Mux6.IN26
iD0[10][26] => Mux5.IN26
iD0[10][27] => Mux4.IN26
iD0[10][28] => Mux3.IN26
iD0[10][29] => Mux2.IN26
iD0[10][30] => Mux1.IN26
iD0[10][31] => Mux0.IN26
iD0[11][0] => Mux31.IN25
iD0[11][1] => Mux30.IN25
iD0[11][2] => Mux29.IN25
iD0[11][3] => Mux28.IN25
iD0[11][4] => Mux27.IN25
iD0[11][5] => Mux26.IN25
iD0[11][6] => Mux25.IN25
iD0[11][7] => Mux24.IN25
iD0[11][8] => Mux23.IN25
iD0[11][9] => Mux22.IN25
iD0[11][10] => Mux21.IN25
iD0[11][11] => Mux20.IN25
iD0[11][12] => Mux19.IN25
iD0[11][13] => Mux18.IN25
iD0[11][14] => Mux17.IN25
iD0[11][15] => Mux16.IN25
iD0[11][16] => Mux15.IN25
iD0[11][17] => Mux14.IN25
iD0[11][18] => Mux13.IN25
iD0[11][19] => Mux12.IN25
iD0[11][20] => Mux11.IN25
iD0[11][21] => Mux10.IN25
iD0[11][22] => Mux9.IN25
iD0[11][23] => Mux8.IN25
iD0[11][24] => Mux7.IN25
iD0[11][25] => Mux6.IN25
iD0[11][26] => Mux5.IN25
iD0[11][27] => Mux4.IN25
iD0[11][28] => Mux3.IN25
iD0[11][29] => Mux2.IN25
iD0[11][30] => Mux1.IN25
iD0[11][31] => Mux0.IN25
iD0[12][0] => Mux31.IN24
iD0[12][1] => Mux30.IN24
iD0[12][2] => Mux29.IN24
iD0[12][3] => Mux28.IN24
iD0[12][4] => Mux27.IN24
iD0[12][5] => Mux26.IN24
iD0[12][6] => Mux25.IN24
iD0[12][7] => Mux24.IN24
iD0[12][8] => Mux23.IN24
iD0[12][9] => Mux22.IN24
iD0[12][10] => Mux21.IN24
iD0[12][11] => Mux20.IN24
iD0[12][12] => Mux19.IN24
iD0[12][13] => Mux18.IN24
iD0[12][14] => Mux17.IN24
iD0[12][15] => Mux16.IN24
iD0[12][16] => Mux15.IN24
iD0[12][17] => Mux14.IN24
iD0[12][18] => Mux13.IN24
iD0[12][19] => Mux12.IN24
iD0[12][20] => Mux11.IN24
iD0[12][21] => Mux10.IN24
iD0[12][22] => Mux9.IN24
iD0[12][23] => Mux8.IN24
iD0[12][24] => Mux7.IN24
iD0[12][25] => Mux6.IN24
iD0[12][26] => Mux5.IN24
iD0[12][27] => Mux4.IN24
iD0[12][28] => Mux3.IN24
iD0[12][29] => Mux2.IN24
iD0[12][30] => Mux1.IN24
iD0[12][31] => Mux0.IN24
iD0[13][0] => Mux31.IN23
iD0[13][1] => Mux30.IN23
iD0[13][2] => Mux29.IN23
iD0[13][3] => Mux28.IN23
iD0[13][4] => Mux27.IN23
iD0[13][5] => Mux26.IN23
iD0[13][6] => Mux25.IN23
iD0[13][7] => Mux24.IN23
iD0[13][8] => Mux23.IN23
iD0[13][9] => Mux22.IN23
iD0[13][10] => Mux21.IN23
iD0[13][11] => Mux20.IN23
iD0[13][12] => Mux19.IN23
iD0[13][13] => Mux18.IN23
iD0[13][14] => Mux17.IN23
iD0[13][15] => Mux16.IN23
iD0[13][16] => Mux15.IN23
iD0[13][17] => Mux14.IN23
iD0[13][18] => Mux13.IN23
iD0[13][19] => Mux12.IN23
iD0[13][20] => Mux11.IN23
iD0[13][21] => Mux10.IN23
iD0[13][22] => Mux9.IN23
iD0[13][23] => Mux8.IN23
iD0[13][24] => Mux7.IN23
iD0[13][25] => Mux6.IN23
iD0[13][26] => Mux5.IN23
iD0[13][27] => Mux4.IN23
iD0[13][28] => Mux3.IN23
iD0[13][29] => Mux2.IN23
iD0[13][30] => Mux1.IN23
iD0[13][31] => Mux0.IN23
iD0[14][0] => Mux31.IN22
iD0[14][1] => Mux30.IN22
iD0[14][2] => Mux29.IN22
iD0[14][3] => Mux28.IN22
iD0[14][4] => Mux27.IN22
iD0[14][5] => Mux26.IN22
iD0[14][6] => Mux25.IN22
iD0[14][7] => Mux24.IN22
iD0[14][8] => Mux23.IN22
iD0[14][9] => Mux22.IN22
iD0[14][10] => Mux21.IN22
iD0[14][11] => Mux20.IN22
iD0[14][12] => Mux19.IN22
iD0[14][13] => Mux18.IN22
iD0[14][14] => Mux17.IN22
iD0[14][15] => Mux16.IN22
iD0[14][16] => Mux15.IN22
iD0[14][17] => Mux14.IN22
iD0[14][18] => Mux13.IN22
iD0[14][19] => Mux12.IN22
iD0[14][20] => Mux11.IN22
iD0[14][21] => Mux10.IN22
iD0[14][22] => Mux9.IN22
iD0[14][23] => Mux8.IN22
iD0[14][24] => Mux7.IN22
iD0[14][25] => Mux6.IN22
iD0[14][26] => Mux5.IN22
iD0[14][27] => Mux4.IN22
iD0[14][28] => Mux3.IN22
iD0[14][29] => Mux2.IN22
iD0[14][30] => Mux1.IN22
iD0[14][31] => Mux0.IN22
iD0[15][0] => Mux31.IN21
iD0[15][1] => Mux30.IN21
iD0[15][2] => Mux29.IN21
iD0[15][3] => Mux28.IN21
iD0[15][4] => Mux27.IN21
iD0[15][5] => Mux26.IN21
iD0[15][6] => Mux25.IN21
iD0[15][7] => Mux24.IN21
iD0[15][8] => Mux23.IN21
iD0[15][9] => Mux22.IN21
iD0[15][10] => Mux21.IN21
iD0[15][11] => Mux20.IN21
iD0[15][12] => Mux19.IN21
iD0[15][13] => Mux18.IN21
iD0[15][14] => Mux17.IN21
iD0[15][15] => Mux16.IN21
iD0[15][16] => Mux15.IN21
iD0[15][17] => Mux14.IN21
iD0[15][18] => Mux13.IN21
iD0[15][19] => Mux12.IN21
iD0[15][20] => Mux11.IN21
iD0[15][21] => Mux10.IN21
iD0[15][22] => Mux9.IN21
iD0[15][23] => Mux8.IN21
iD0[15][24] => Mux7.IN21
iD0[15][25] => Mux6.IN21
iD0[15][26] => Mux5.IN21
iD0[15][27] => Mux4.IN21
iD0[15][28] => Mux3.IN21
iD0[15][29] => Mux2.IN21
iD0[15][30] => Mux1.IN21
iD0[15][31] => Mux0.IN21
iD0[16][0] => Mux31.IN20
iD0[16][1] => Mux30.IN20
iD0[16][2] => Mux29.IN20
iD0[16][3] => Mux28.IN20
iD0[16][4] => Mux27.IN20
iD0[16][5] => Mux26.IN20
iD0[16][6] => Mux25.IN20
iD0[16][7] => Mux24.IN20
iD0[16][8] => Mux23.IN20
iD0[16][9] => Mux22.IN20
iD0[16][10] => Mux21.IN20
iD0[16][11] => Mux20.IN20
iD0[16][12] => Mux19.IN20
iD0[16][13] => Mux18.IN20
iD0[16][14] => Mux17.IN20
iD0[16][15] => Mux16.IN20
iD0[16][16] => Mux15.IN20
iD0[16][17] => Mux14.IN20
iD0[16][18] => Mux13.IN20
iD0[16][19] => Mux12.IN20
iD0[16][20] => Mux11.IN20
iD0[16][21] => Mux10.IN20
iD0[16][22] => Mux9.IN20
iD0[16][23] => Mux8.IN20
iD0[16][24] => Mux7.IN20
iD0[16][25] => Mux6.IN20
iD0[16][26] => Mux5.IN20
iD0[16][27] => Mux4.IN20
iD0[16][28] => Mux3.IN20
iD0[16][29] => Mux2.IN20
iD0[16][30] => Mux1.IN20
iD0[16][31] => Mux0.IN20
iD0[17][0] => Mux31.IN19
iD0[17][1] => Mux30.IN19
iD0[17][2] => Mux29.IN19
iD0[17][3] => Mux28.IN19
iD0[17][4] => Mux27.IN19
iD0[17][5] => Mux26.IN19
iD0[17][6] => Mux25.IN19
iD0[17][7] => Mux24.IN19
iD0[17][8] => Mux23.IN19
iD0[17][9] => Mux22.IN19
iD0[17][10] => Mux21.IN19
iD0[17][11] => Mux20.IN19
iD0[17][12] => Mux19.IN19
iD0[17][13] => Mux18.IN19
iD0[17][14] => Mux17.IN19
iD0[17][15] => Mux16.IN19
iD0[17][16] => Mux15.IN19
iD0[17][17] => Mux14.IN19
iD0[17][18] => Mux13.IN19
iD0[17][19] => Mux12.IN19
iD0[17][20] => Mux11.IN19
iD0[17][21] => Mux10.IN19
iD0[17][22] => Mux9.IN19
iD0[17][23] => Mux8.IN19
iD0[17][24] => Mux7.IN19
iD0[17][25] => Mux6.IN19
iD0[17][26] => Mux5.IN19
iD0[17][27] => Mux4.IN19
iD0[17][28] => Mux3.IN19
iD0[17][29] => Mux2.IN19
iD0[17][30] => Mux1.IN19
iD0[17][31] => Mux0.IN19
iD0[18][0] => Mux31.IN18
iD0[18][1] => Mux30.IN18
iD0[18][2] => Mux29.IN18
iD0[18][3] => Mux28.IN18
iD0[18][4] => Mux27.IN18
iD0[18][5] => Mux26.IN18
iD0[18][6] => Mux25.IN18
iD0[18][7] => Mux24.IN18
iD0[18][8] => Mux23.IN18
iD0[18][9] => Mux22.IN18
iD0[18][10] => Mux21.IN18
iD0[18][11] => Mux20.IN18
iD0[18][12] => Mux19.IN18
iD0[18][13] => Mux18.IN18
iD0[18][14] => Mux17.IN18
iD0[18][15] => Mux16.IN18
iD0[18][16] => Mux15.IN18
iD0[18][17] => Mux14.IN18
iD0[18][18] => Mux13.IN18
iD0[18][19] => Mux12.IN18
iD0[18][20] => Mux11.IN18
iD0[18][21] => Mux10.IN18
iD0[18][22] => Mux9.IN18
iD0[18][23] => Mux8.IN18
iD0[18][24] => Mux7.IN18
iD0[18][25] => Mux6.IN18
iD0[18][26] => Mux5.IN18
iD0[18][27] => Mux4.IN18
iD0[18][28] => Mux3.IN18
iD0[18][29] => Mux2.IN18
iD0[18][30] => Mux1.IN18
iD0[18][31] => Mux0.IN18
iD0[19][0] => Mux31.IN17
iD0[19][1] => Mux30.IN17
iD0[19][2] => Mux29.IN17
iD0[19][3] => Mux28.IN17
iD0[19][4] => Mux27.IN17
iD0[19][5] => Mux26.IN17
iD0[19][6] => Mux25.IN17
iD0[19][7] => Mux24.IN17
iD0[19][8] => Mux23.IN17
iD0[19][9] => Mux22.IN17
iD0[19][10] => Mux21.IN17
iD0[19][11] => Mux20.IN17
iD0[19][12] => Mux19.IN17
iD0[19][13] => Mux18.IN17
iD0[19][14] => Mux17.IN17
iD0[19][15] => Mux16.IN17
iD0[19][16] => Mux15.IN17
iD0[19][17] => Mux14.IN17
iD0[19][18] => Mux13.IN17
iD0[19][19] => Mux12.IN17
iD0[19][20] => Mux11.IN17
iD0[19][21] => Mux10.IN17
iD0[19][22] => Mux9.IN17
iD0[19][23] => Mux8.IN17
iD0[19][24] => Mux7.IN17
iD0[19][25] => Mux6.IN17
iD0[19][26] => Mux5.IN17
iD0[19][27] => Mux4.IN17
iD0[19][28] => Mux3.IN17
iD0[19][29] => Mux2.IN17
iD0[19][30] => Mux1.IN17
iD0[19][31] => Mux0.IN17
iD0[20][0] => Mux31.IN16
iD0[20][1] => Mux30.IN16
iD0[20][2] => Mux29.IN16
iD0[20][3] => Mux28.IN16
iD0[20][4] => Mux27.IN16
iD0[20][5] => Mux26.IN16
iD0[20][6] => Mux25.IN16
iD0[20][7] => Mux24.IN16
iD0[20][8] => Mux23.IN16
iD0[20][9] => Mux22.IN16
iD0[20][10] => Mux21.IN16
iD0[20][11] => Mux20.IN16
iD0[20][12] => Mux19.IN16
iD0[20][13] => Mux18.IN16
iD0[20][14] => Mux17.IN16
iD0[20][15] => Mux16.IN16
iD0[20][16] => Mux15.IN16
iD0[20][17] => Mux14.IN16
iD0[20][18] => Mux13.IN16
iD0[20][19] => Mux12.IN16
iD0[20][20] => Mux11.IN16
iD0[20][21] => Mux10.IN16
iD0[20][22] => Mux9.IN16
iD0[20][23] => Mux8.IN16
iD0[20][24] => Mux7.IN16
iD0[20][25] => Mux6.IN16
iD0[20][26] => Mux5.IN16
iD0[20][27] => Mux4.IN16
iD0[20][28] => Mux3.IN16
iD0[20][29] => Mux2.IN16
iD0[20][30] => Mux1.IN16
iD0[20][31] => Mux0.IN16
iD0[21][0] => Mux31.IN15
iD0[21][1] => Mux30.IN15
iD0[21][2] => Mux29.IN15
iD0[21][3] => Mux28.IN15
iD0[21][4] => Mux27.IN15
iD0[21][5] => Mux26.IN15
iD0[21][6] => Mux25.IN15
iD0[21][7] => Mux24.IN15
iD0[21][8] => Mux23.IN15
iD0[21][9] => Mux22.IN15
iD0[21][10] => Mux21.IN15
iD0[21][11] => Mux20.IN15
iD0[21][12] => Mux19.IN15
iD0[21][13] => Mux18.IN15
iD0[21][14] => Mux17.IN15
iD0[21][15] => Mux16.IN15
iD0[21][16] => Mux15.IN15
iD0[21][17] => Mux14.IN15
iD0[21][18] => Mux13.IN15
iD0[21][19] => Mux12.IN15
iD0[21][20] => Mux11.IN15
iD0[21][21] => Mux10.IN15
iD0[21][22] => Mux9.IN15
iD0[21][23] => Mux8.IN15
iD0[21][24] => Mux7.IN15
iD0[21][25] => Mux6.IN15
iD0[21][26] => Mux5.IN15
iD0[21][27] => Mux4.IN15
iD0[21][28] => Mux3.IN15
iD0[21][29] => Mux2.IN15
iD0[21][30] => Mux1.IN15
iD0[21][31] => Mux0.IN15
iD0[22][0] => Mux31.IN14
iD0[22][1] => Mux30.IN14
iD0[22][2] => Mux29.IN14
iD0[22][3] => Mux28.IN14
iD0[22][4] => Mux27.IN14
iD0[22][5] => Mux26.IN14
iD0[22][6] => Mux25.IN14
iD0[22][7] => Mux24.IN14
iD0[22][8] => Mux23.IN14
iD0[22][9] => Mux22.IN14
iD0[22][10] => Mux21.IN14
iD0[22][11] => Mux20.IN14
iD0[22][12] => Mux19.IN14
iD0[22][13] => Mux18.IN14
iD0[22][14] => Mux17.IN14
iD0[22][15] => Mux16.IN14
iD0[22][16] => Mux15.IN14
iD0[22][17] => Mux14.IN14
iD0[22][18] => Mux13.IN14
iD0[22][19] => Mux12.IN14
iD0[22][20] => Mux11.IN14
iD0[22][21] => Mux10.IN14
iD0[22][22] => Mux9.IN14
iD0[22][23] => Mux8.IN14
iD0[22][24] => Mux7.IN14
iD0[22][25] => Mux6.IN14
iD0[22][26] => Mux5.IN14
iD0[22][27] => Mux4.IN14
iD0[22][28] => Mux3.IN14
iD0[22][29] => Mux2.IN14
iD0[22][30] => Mux1.IN14
iD0[22][31] => Mux0.IN14
iD0[23][0] => Mux31.IN13
iD0[23][1] => Mux30.IN13
iD0[23][2] => Mux29.IN13
iD0[23][3] => Mux28.IN13
iD0[23][4] => Mux27.IN13
iD0[23][5] => Mux26.IN13
iD0[23][6] => Mux25.IN13
iD0[23][7] => Mux24.IN13
iD0[23][8] => Mux23.IN13
iD0[23][9] => Mux22.IN13
iD0[23][10] => Mux21.IN13
iD0[23][11] => Mux20.IN13
iD0[23][12] => Mux19.IN13
iD0[23][13] => Mux18.IN13
iD0[23][14] => Mux17.IN13
iD0[23][15] => Mux16.IN13
iD0[23][16] => Mux15.IN13
iD0[23][17] => Mux14.IN13
iD0[23][18] => Mux13.IN13
iD0[23][19] => Mux12.IN13
iD0[23][20] => Mux11.IN13
iD0[23][21] => Mux10.IN13
iD0[23][22] => Mux9.IN13
iD0[23][23] => Mux8.IN13
iD0[23][24] => Mux7.IN13
iD0[23][25] => Mux6.IN13
iD0[23][26] => Mux5.IN13
iD0[23][27] => Mux4.IN13
iD0[23][28] => Mux3.IN13
iD0[23][29] => Mux2.IN13
iD0[23][30] => Mux1.IN13
iD0[23][31] => Mux0.IN13
iD0[24][0] => Mux31.IN12
iD0[24][1] => Mux30.IN12
iD0[24][2] => Mux29.IN12
iD0[24][3] => Mux28.IN12
iD0[24][4] => Mux27.IN12
iD0[24][5] => Mux26.IN12
iD0[24][6] => Mux25.IN12
iD0[24][7] => Mux24.IN12
iD0[24][8] => Mux23.IN12
iD0[24][9] => Mux22.IN12
iD0[24][10] => Mux21.IN12
iD0[24][11] => Mux20.IN12
iD0[24][12] => Mux19.IN12
iD0[24][13] => Mux18.IN12
iD0[24][14] => Mux17.IN12
iD0[24][15] => Mux16.IN12
iD0[24][16] => Mux15.IN12
iD0[24][17] => Mux14.IN12
iD0[24][18] => Mux13.IN12
iD0[24][19] => Mux12.IN12
iD0[24][20] => Mux11.IN12
iD0[24][21] => Mux10.IN12
iD0[24][22] => Mux9.IN12
iD0[24][23] => Mux8.IN12
iD0[24][24] => Mux7.IN12
iD0[24][25] => Mux6.IN12
iD0[24][26] => Mux5.IN12
iD0[24][27] => Mux4.IN12
iD0[24][28] => Mux3.IN12
iD0[24][29] => Mux2.IN12
iD0[24][30] => Mux1.IN12
iD0[24][31] => Mux0.IN12
iD0[25][0] => Mux31.IN11
iD0[25][1] => Mux30.IN11
iD0[25][2] => Mux29.IN11
iD0[25][3] => Mux28.IN11
iD0[25][4] => Mux27.IN11
iD0[25][5] => Mux26.IN11
iD0[25][6] => Mux25.IN11
iD0[25][7] => Mux24.IN11
iD0[25][8] => Mux23.IN11
iD0[25][9] => Mux22.IN11
iD0[25][10] => Mux21.IN11
iD0[25][11] => Mux20.IN11
iD0[25][12] => Mux19.IN11
iD0[25][13] => Mux18.IN11
iD0[25][14] => Mux17.IN11
iD0[25][15] => Mux16.IN11
iD0[25][16] => Mux15.IN11
iD0[25][17] => Mux14.IN11
iD0[25][18] => Mux13.IN11
iD0[25][19] => Mux12.IN11
iD0[25][20] => Mux11.IN11
iD0[25][21] => Mux10.IN11
iD0[25][22] => Mux9.IN11
iD0[25][23] => Mux8.IN11
iD0[25][24] => Mux7.IN11
iD0[25][25] => Mux6.IN11
iD0[25][26] => Mux5.IN11
iD0[25][27] => Mux4.IN11
iD0[25][28] => Mux3.IN11
iD0[25][29] => Mux2.IN11
iD0[25][30] => Mux1.IN11
iD0[25][31] => Mux0.IN11
iD0[26][0] => Mux31.IN10
iD0[26][1] => Mux30.IN10
iD0[26][2] => Mux29.IN10
iD0[26][3] => Mux28.IN10
iD0[26][4] => Mux27.IN10
iD0[26][5] => Mux26.IN10
iD0[26][6] => Mux25.IN10
iD0[26][7] => Mux24.IN10
iD0[26][8] => Mux23.IN10
iD0[26][9] => Mux22.IN10
iD0[26][10] => Mux21.IN10
iD0[26][11] => Mux20.IN10
iD0[26][12] => Mux19.IN10
iD0[26][13] => Mux18.IN10
iD0[26][14] => Mux17.IN10
iD0[26][15] => Mux16.IN10
iD0[26][16] => Mux15.IN10
iD0[26][17] => Mux14.IN10
iD0[26][18] => Mux13.IN10
iD0[26][19] => Mux12.IN10
iD0[26][20] => Mux11.IN10
iD0[26][21] => Mux10.IN10
iD0[26][22] => Mux9.IN10
iD0[26][23] => Mux8.IN10
iD0[26][24] => Mux7.IN10
iD0[26][25] => Mux6.IN10
iD0[26][26] => Mux5.IN10
iD0[26][27] => Mux4.IN10
iD0[26][28] => Mux3.IN10
iD0[26][29] => Mux2.IN10
iD0[26][30] => Mux1.IN10
iD0[26][31] => Mux0.IN10
iD0[27][0] => Mux31.IN9
iD0[27][1] => Mux30.IN9
iD0[27][2] => Mux29.IN9
iD0[27][3] => Mux28.IN9
iD0[27][4] => Mux27.IN9
iD0[27][5] => Mux26.IN9
iD0[27][6] => Mux25.IN9
iD0[27][7] => Mux24.IN9
iD0[27][8] => Mux23.IN9
iD0[27][9] => Mux22.IN9
iD0[27][10] => Mux21.IN9
iD0[27][11] => Mux20.IN9
iD0[27][12] => Mux19.IN9
iD0[27][13] => Mux18.IN9
iD0[27][14] => Mux17.IN9
iD0[27][15] => Mux16.IN9
iD0[27][16] => Mux15.IN9
iD0[27][17] => Mux14.IN9
iD0[27][18] => Mux13.IN9
iD0[27][19] => Mux12.IN9
iD0[27][20] => Mux11.IN9
iD0[27][21] => Mux10.IN9
iD0[27][22] => Mux9.IN9
iD0[27][23] => Mux8.IN9
iD0[27][24] => Mux7.IN9
iD0[27][25] => Mux6.IN9
iD0[27][26] => Mux5.IN9
iD0[27][27] => Mux4.IN9
iD0[27][28] => Mux3.IN9
iD0[27][29] => Mux2.IN9
iD0[27][30] => Mux1.IN9
iD0[27][31] => Mux0.IN9
iD0[28][0] => Mux31.IN8
iD0[28][1] => Mux30.IN8
iD0[28][2] => Mux29.IN8
iD0[28][3] => Mux28.IN8
iD0[28][4] => Mux27.IN8
iD0[28][5] => Mux26.IN8
iD0[28][6] => Mux25.IN8
iD0[28][7] => Mux24.IN8
iD0[28][8] => Mux23.IN8
iD0[28][9] => Mux22.IN8
iD0[28][10] => Mux21.IN8
iD0[28][11] => Mux20.IN8
iD0[28][12] => Mux19.IN8
iD0[28][13] => Mux18.IN8
iD0[28][14] => Mux17.IN8
iD0[28][15] => Mux16.IN8
iD0[28][16] => Mux15.IN8
iD0[28][17] => Mux14.IN8
iD0[28][18] => Mux13.IN8
iD0[28][19] => Mux12.IN8
iD0[28][20] => Mux11.IN8
iD0[28][21] => Mux10.IN8
iD0[28][22] => Mux9.IN8
iD0[28][23] => Mux8.IN8
iD0[28][24] => Mux7.IN8
iD0[28][25] => Mux6.IN8
iD0[28][26] => Mux5.IN8
iD0[28][27] => Mux4.IN8
iD0[28][28] => Mux3.IN8
iD0[28][29] => Mux2.IN8
iD0[28][30] => Mux1.IN8
iD0[28][31] => Mux0.IN8
iD0[29][0] => Mux31.IN7
iD0[29][1] => Mux30.IN7
iD0[29][2] => Mux29.IN7
iD0[29][3] => Mux28.IN7
iD0[29][4] => Mux27.IN7
iD0[29][5] => Mux26.IN7
iD0[29][6] => Mux25.IN7
iD0[29][7] => Mux24.IN7
iD0[29][8] => Mux23.IN7
iD0[29][9] => Mux22.IN7
iD0[29][10] => Mux21.IN7
iD0[29][11] => Mux20.IN7
iD0[29][12] => Mux19.IN7
iD0[29][13] => Mux18.IN7
iD0[29][14] => Mux17.IN7
iD0[29][15] => Mux16.IN7
iD0[29][16] => Mux15.IN7
iD0[29][17] => Mux14.IN7
iD0[29][18] => Mux13.IN7
iD0[29][19] => Mux12.IN7
iD0[29][20] => Mux11.IN7
iD0[29][21] => Mux10.IN7
iD0[29][22] => Mux9.IN7
iD0[29][23] => Mux8.IN7
iD0[29][24] => Mux7.IN7
iD0[29][25] => Mux6.IN7
iD0[29][26] => Mux5.IN7
iD0[29][27] => Mux4.IN7
iD0[29][28] => Mux3.IN7
iD0[29][29] => Mux2.IN7
iD0[29][30] => Mux1.IN7
iD0[29][31] => Mux0.IN7
iD0[30][0] => Mux31.IN6
iD0[30][1] => Mux30.IN6
iD0[30][2] => Mux29.IN6
iD0[30][3] => Mux28.IN6
iD0[30][4] => Mux27.IN6
iD0[30][5] => Mux26.IN6
iD0[30][6] => Mux25.IN6
iD0[30][7] => Mux24.IN6
iD0[30][8] => Mux23.IN6
iD0[30][9] => Mux22.IN6
iD0[30][10] => Mux21.IN6
iD0[30][11] => Mux20.IN6
iD0[30][12] => Mux19.IN6
iD0[30][13] => Mux18.IN6
iD0[30][14] => Mux17.IN6
iD0[30][15] => Mux16.IN6
iD0[30][16] => Mux15.IN6
iD0[30][17] => Mux14.IN6
iD0[30][18] => Mux13.IN6
iD0[30][19] => Mux12.IN6
iD0[30][20] => Mux11.IN6
iD0[30][21] => Mux10.IN6
iD0[30][22] => Mux9.IN6
iD0[30][23] => Mux8.IN6
iD0[30][24] => Mux7.IN6
iD0[30][25] => Mux6.IN6
iD0[30][26] => Mux5.IN6
iD0[30][27] => Mux4.IN6
iD0[30][28] => Mux3.IN6
iD0[30][29] => Mux2.IN6
iD0[30][30] => Mux1.IN6
iD0[30][31] => Mux0.IN6
iD0[31][0] => Mux31.IN5
iD0[31][1] => Mux30.IN5
iD0[31][2] => Mux29.IN5
iD0[31][3] => Mux28.IN5
iD0[31][4] => Mux27.IN5
iD0[31][5] => Mux26.IN5
iD0[31][6] => Mux25.IN5
iD0[31][7] => Mux24.IN5
iD0[31][8] => Mux23.IN5
iD0[31][9] => Mux22.IN5
iD0[31][10] => Mux21.IN5
iD0[31][11] => Mux20.IN5
iD0[31][12] => Mux19.IN5
iD0[31][13] => Mux18.IN5
iD0[31][14] => Mux17.IN5
iD0[31][15] => Mux16.IN5
iD0[31][16] => Mux15.IN5
iD0[31][17] => Mux14.IN5
iD0[31][18] => Mux13.IN5
iD0[31][19] => Mux12.IN5
iD0[31][20] => Mux11.IN5
iD0[31][21] => Mux10.IN5
iD0[31][22] => Mux9.IN5
iD0[31][23] => Mux8.IN5
iD0[31][24] => Mux7.IN5
iD0[31][25] => Mux6.IN5
iD0[31][26] => Mux5.IN5
iD0[31][27] => Mux4.IN5
iD0[31][28] => Mux3.IN5
iD0[31][29] => Mux2.IN5
iD0[31][30] => Mux1.IN5
iD0[31][31] => Mux0.IN5
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|nbit32_1Mux:Mux2
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
iD0[0][0] => Mux31.IN36
iD0[0][1] => Mux30.IN36
iD0[0][2] => Mux29.IN36
iD0[0][3] => Mux28.IN36
iD0[0][4] => Mux27.IN36
iD0[0][5] => Mux26.IN36
iD0[0][6] => Mux25.IN36
iD0[0][7] => Mux24.IN36
iD0[0][8] => Mux23.IN36
iD0[0][9] => Mux22.IN36
iD0[0][10] => Mux21.IN36
iD0[0][11] => Mux20.IN36
iD0[0][12] => Mux19.IN36
iD0[0][13] => Mux18.IN36
iD0[0][14] => Mux17.IN36
iD0[0][15] => Mux16.IN36
iD0[0][16] => Mux15.IN36
iD0[0][17] => Mux14.IN36
iD0[0][18] => Mux13.IN36
iD0[0][19] => Mux12.IN36
iD0[0][20] => Mux11.IN36
iD0[0][21] => Mux10.IN36
iD0[0][22] => Mux9.IN36
iD0[0][23] => Mux8.IN36
iD0[0][24] => Mux7.IN36
iD0[0][25] => Mux6.IN36
iD0[0][26] => Mux5.IN36
iD0[0][27] => Mux4.IN36
iD0[0][28] => Mux3.IN36
iD0[0][29] => Mux2.IN36
iD0[0][30] => Mux1.IN36
iD0[0][31] => Mux0.IN36
iD0[1][0] => Mux31.IN35
iD0[1][1] => Mux30.IN35
iD0[1][2] => Mux29.IN35
iD0[1][3] => Mux28.IN35
iD0[1][4] => Mux27.IN35
iD0[1][5] => Mux26.IN35
iD0[1][6] => Mux25.IN35
iD0[1][7] => Mux24.IN35
iD0[1][8] => Mux23.IN35
iD0[1][9] => Mux22.IN35
iD0[1][10] => Mux21.IN35
iD0[1][11] => Mux20.IN35
iD0[1][12] => Mux19.IN35
iD0[1][13] => Mux18.IN35
iD0[1][14] => Mux17.IN35
iD0[1][15] => Mux16.IN35
iD0[1][16] => Mux15.IN35
iD0[1][17] => Mux14.IN35
iD0[1][18] => Mux13.IN35
iD0[1][19] => Mux12.IN35
iD0[1][20] => Mux11.IN35
iD0[1][21] => Mux10.IN35
iD0[1][22] => Mux9.IN35
iD0[1][23] => Mux8.IN35
iD0[1][24] => Mux7.IN35
iD0[1][25] => Mux6.IN35
iD0[1][26] => Mux5.IN35
iD0[1][27] => Mux4.IN35
iD0[1][28] => Mux3.IN35
iD0[1][29] => Mux2.IN35
iD0[1][30] => Mux1.IN35
iD0[1][31] => Mux0.IN35
iD0[2][0] => Mux31.IN34
iD0[2][1] => Mux30.IN34
iD0[2][2] => Mux29.IN34
iD0[2][3] => Mux28.IN34
iD0[2][4] => Mux27.IN34
iD0[2][5] => Mux26.IN34
iD0[2][6] => Mux25.IN34
iD0[2][7] => Mux24.IN34
iD0[2][8] => Mux23.IN34
iD0[2][9] => Mux22.IN34
iD0[2][10] => Mux21.IN34
iD0[2][11] => Mux20.IN34
iD0[2][12] => Mux19.IN34
iD0[2][13] => Mux18.IN34
iD0[2][14] => Mux17.IN34
iD0[2][15] => Mux16.IN34
iD0[2][16] => Mux15.IN34
iD0[2][17] => Mux14.IN34
iD0[2][18] => Mux13.IN34
iD0[2][19] => Mux12.IN34
iD0[2][20] => Mux11.IN34
iD0[2][21] => Mux10.IN34
iD0[2][22] => Mux9.IN34
iD0[2][23] => Mux8.IN34
iD0[2][24] => Mux7.IN34
iD0[2][25] => Mux6.IN34
iD0[2][26] => Mux5.IN34
iD0[2][27] => Mux4.IN34
iD0[2][28] => Mux3.IN34
iD0[2][29] => Mux2.IN34
iD0[2][30] => Mux1.IN34
iD0[2][31] => Mux0.IN34
iD0[3][0] => Mux31.IN33
iD0[3][1] => Mux30.IN33
iD0[3][2] => Mux29.IN33
iD0[3][3] => Mux28.IN33
iD0[3][4] => Mux27.IN33
iD0[3][5] => Mux26.IN33
iD0[3][6] => Mux25.IN33
iD0[3][7] => Mux24.IN33
iD0[3][8] => Mux23.IN33
iD0[3][9] => Mux22.IN33
iD0[3][10] => Mux21.IN33
iD0[3][11] => Mux20.IN33
iD0[3][12] => Mux19.IN33
iD0[3][13] => Mux18.IN33
iD0[3][14] => Mux17.IN33
iD0[3][15] => Mux16.IN33
iD0[3][16] => Mux15.IN33
iD0[3][17] => Mux14.IN33
iD0[3][18] => Mux13.IN33
iD0[3][19] => Mux12.IN33
iD0[3][20] => Mux11.IN33
iD0[3][21] => Mux10.IN33
iD0[3][22] => Mux9.IN33
iD0[3][23] => Mux8.IN33
iD0[3][24] => Mux7.IN33
iD0[3][25] => Mux6.IN33
iD0[3][26] => Mux5.IN33
iD0[3][27] => Mux4.IN33
iD0[3][28] => Mux3.IN33
iD0[3][29] => Mux2.IN33
iD0[3][30] => Mux1.IN33
iD0[3][31] => Mux0.IN33
iD0[4][0] => Mux31.IN32
iD0[4][1] => Mux30.IN32
iD0[4][2] => Mux29.IN32
iD0[4][3] => Mux28.IN32
iD0[4][4] => Mux27.IN32
iD0[4][5] => Mux26.IN32
iD0[4][6] => Mux25.IN32
iD0[4][7] => Mux24.IN32
iD0[4][8] => Mux23.IN32
iD0[4][9] => Mux22.IN32
iD0[4][10] => Mux21.IN32
iD0[4][11] => Mux20.IN32
iD0[4][12] => Mux19.IN32
iD0[4][13] => Mux18.IN32
iD0[4][14] => Mux17.IN32
iD0[4][15] => Mux16.IN32
iD0[4][16] => Mux15.IN32
iD0[4][17] => Mux14.IN32
iD0[4][18] => Mux13.IN32
iD0[4][19] => Mux12.IN32
iD0[4][20] => Mux11.IN32
iD0[4][21] => Mux10.IN32
iD0[4][22] => Mux9.IN32
iD0[4][23] => Mux8.IN32
iD0[4][24] => Mux7.IN32
iD0[4][25] => Mux6.IN32
iD0[4][26] => Mux5.IN32
iD0[4][27] => Mux4.IN32
iD0[4][28] => Mux3.IN32
iD0[4][29] => Mux2.IN32
iD0[4][30] => Mux1.IN32
iD0[4][31] => Mux0.IN32
iD0[5][0] => Mux31.IN31
iD0[5][1] => Mux30.IN31
iD0[5][2] => Mux29.IN31
iD0[5][3] => Mux28.IN31
iD0[5][4] => Mux27.IN31
iD0[5][5] => Mux26.IN31
iD0[5][6] => Mux25.IN31
iD0[5][7] => Mux24.IN31
iD0[5][8] => Mux23.IN31
iD0[5][9] => Mux22.IN31
iD0[5][10] => Mux21.IN31
iD0[5][11] => Mux20.IN31
iD0[5][12] => Mux19.IN31
iD0[5][13] => Mux18.IN31
iD0[5][14] => Mux17.IN31
iD0[5][15] => Mux16.IN31
iD0[5][16] => Mux15.IN31
iD0[5][17] => Mux14.IN31
iD0[5][18] => Mux13.IN31
iD0[5][19] => Mux12.IN31
iD0[5][20] => Mux11.IN31
iD0[5][21] => Mux10.IN31
iD0[5][22] => Mux9.IN31
iD0[5][23] => Mux8.IN31
iD0[5][24] => Mux7.IN31
iD0[5][25] => Mux6.IN31
iD0[5][26] => Mux5.IN31
iD0[5][27] => Mux4.IN31
iD0[5][28] => Mux3.IN31
iD0[5][29] => Mux2.IN31
iD0[5][30] => Mux1.IN31
iD0[5][31] => Mux0.IN31
iD0[6][0] => Mux31.IN30
iD0[6][1] => Mux30.IN30
iD0[6][2] => Mux29.IN30
iD0[6][3] => Mux28.IN30
iD0[6][4] => Mux27.IN30
iD0[6][5] => Mux26.IN30
iD0[6][6] => Mux25.IN30
iD0[6][7] => Mux24.IN30
iD0[6][8] => Mux23.IN30
iD0[6][9] => Mux22.IN30
iD0[6][10] => Mux21.IN30
iD0[6][11] => Mux20.IN30
iD0[6][12] => Mux19.IN30
iD0[6][13] => Mux18.IN30
iD0[6][14] => Mux17.IN30
iD0[6][15] => Mux16.IN30
iD0[6][16] => Mux15.IN30
iD0[6][17] => Mux14.IN30
iD0[6][18] => Mux13.IN30
iD0[6][19] => Mux12.IN30
iD0[6][20] => Mux11.IN30
iD0[6][21] => Mux10.IN30
iD0[6][22] => Mux9.IN30
iD0[6][23] => Mux8.IN30
iD0[6][24] => Mux7.IN30
iD0[6][25] => Mux6.IN30
iD0[6][26] => Mux5.IN30
iD0[6][27] => Mux4.IN30
iD0[6][28] => Mux3.IN30
iD0[6][29] => Mux2.IN30
iD0[6][30] => Mux1.IN30
iD0[6][31] => Mux0.IN30
iD0[7][0] => Mux31.IN29
iD0[7][1] => Mux30.IN29
iD0[7][2] => Mux29.IN29
iD0[7][3] => Mux28.IN29
iD0[7][4] => Mux27.IN29
iD0[7][5] => Mux26.IN29
iD0[7][6] => Mux25.IN29
iD0[7][7] => Mux24.IN29
iD0[7][8] => Mux23.IN29
iD0[7][9] => Mux22.IN29
iD0[7][10] => Mux21.IN29
iD0[7][11] => Mux20.IN29
iD0[7][12] => Mux19.IN29
iD0[7][13] => Mux18.IN29
iD0[7][14] => Mux17.IN29
iD0[7][15] => Mux16.IN29
iD0[7][16] => Mux15.IN29
iD0[7][17] => Mux14.IN29
iD0[7][18] => Mux13.IN29
iD0[7][19] => Mux12.IN29
iD0[7][20] => Mux11.IN29
iD0[7][21] => Mux10.IN29
iD0[7][22] => Mux9.IN29
iD0[7][23] => Mux8.IN29
iD0[7][24] => Mux7.IN29
iD0[7][25] => Mux6.IN29
iD0[7][26] => Mux5.IN29
iD0[7][27] => Mux4.IN29
iD0[7][28] => Mux3.IN29
iD0[7][29] => Mux2.IN29
iD0[7][30] => Mux1.IN29
iD0[7][31] => Mux0.IN29
iD0[8][0] => Mux31.IN28
iD0[8][1] => Mux30.IN28
iD0[8][2] => Mux29.IN28
iD0[8][3] => Mux28.IN28
iD0[8][4] => Mux27.IN28
iD0[8][5] => Mux26.IN28
iD0[8][6] => Mux25.IN28
iD0[8][7] => Mux24.IN28
iD0[8][8] => Mux23.IN28
iD0[8][9] => Mux22.IN28
iD0[8][10] => Mux21.IN28
iD0[8][11] => Mux20.IN28
iD0[8][12] => Mux19.IN28
iD0[8][13] => Mux18.IN28
iD0[8][14] => Mux17.IN28
iD0[8][15] => Mux16.IN28
iD0[8][16] => Mux15.IN28
iD0[8][17] => Mux14.IN28
iD0[8][18] => Mux13.IN28
iD0[8][19] => Mux12.IN28
iD0[8][20] => Mux11.IN28
iD0[8][21] => Mux10.IN28
iD0[8][22] => Mux9.IN28
iD0[8][23] => Mux8.IN28
iD0[8][24] => Mux7.IN28
iD0[8][25] => Mux6.IN28
iD0[8][26] => Mux5.IN28
iD0[8][27] => Mux4.IN28
iD0[8][28] => Mux3.IN28
iD0[8][29] => Mux2.IN28
iD0[8][30] => Mux1.IN28
iD0[8][31] => Mux0.IN28
iD0[9][0] => Mux31.IN27
iD0[9][1] => Mux30.IN27
iD0[9][2] => Mux29.IN27
iD0[9][3] => Mux28.IN27
iD0[9][4] => Mux27.IN27
iD0[9][5] => Mux26.IN27
iD0[9][6] => Mux25.IN27
iD0[9][7] => Mux24.IN27
iD0[9][8] => Mux23.IN27
iD0[9][9] => Mux22.IN27
iD0[9][10] => Mux21.IN27
iD0[9][11] => Mux20.IN27
iD0[9][12] => Mux19.IN27
iD0[9][13] => Mux18.IN27
iD0[9][14] => Mux17.IN27
iD0[9][15] => Mux16.IN27
iD0[9][16] => Mux15.IN27
iD0[9][17] => Mux14.IN27
iD0[9][18] => Mux13.IN27
iD0[9][19] => Mux12.IN27
iD0[9][20] => Mux11.IN27
iD0[9][21] => Mux10.IN27
iD0[9][22] => Mux9.IN27
iD0[9][23] => Mux8.IN27
iD0[9][24] => Mux7.IN27
iD0[9][25] => Mux6.IN27
iD0[9][26] => Mux5.IN27
iD0[9][27] => Mux4.IN27
iD0[9][28] => Mux3.IN27
iD0[9][29] => Mux2.IN27
iD0[9][30] => Mux1.IN27
iD0[9][31] => Mux0.IN27
iD0[10][0] => Mux31.IN26
iD0[10][1] => Mux30.IN26
iD0[10][2] => Mux29.IN26
iD0[10][3] => Mux28.IN26
iD0[10][4] => Mux27.IN26
iD0[10][5] => Mux26.IN26
iD0[10][6] => Mux25.IN26
iD0[10][7] => Mux24.IN26
iD0[10][8] => Mux23.IN26
iD0[10][9] => Mux22.IN26
iD0[10][10] => Mux21.IN26
iD0[10][11] => Mux20.IN26
iD0[10][12] => Mux19.IN26
iD0[10][13] => Mux18.IN26
iD0[10][14] => Mux17.IN26
iD0[10][15] => Mux16.IN26
iD0[10][16] => Mux15.IN26
iD0[10][17] => Mux14.IN26
iD0[10][18] => Mux13.IN26
iD0[10][19] => Mux12.IN26
iD0[10][20] => Mux11.IN26
iD0[10][21] => Mux10.IN26
iD0[10][22] => Mux9.IN26
iD0[10][23] => Mux8.IN26
iD0[10][24] => Mux7.IN26
iD0[10][25] => Mux6.IN26
iD0[10][26] => Mux5.IN26
iD0[10][27] => Mux4.IN26
iD0[10][28] => Mux3.IN26
iD0[10][29] => Mux2.IN26
iD0[10][30] => Mux1.IN26
iD0[10][31] => Mux0.IN26
iD0[11][0] => Mux31.IN25
iD0[11][1] => Mux30.IN25
iD0[11][2] => Mux29.IN25
iD0[11][3] => Mux28.IN25
iD0[11][4] => Mux27.IN25
iD0[11][5] => Mux26.IN25
iD0[11][6] => Mux25.IN25
iD0[11][7] => Mux24.IN25
iD0[11][8] => Mux23.IN25
iD0[11][9] => Mux22.IN25
iD0[11][10] => Mux21.IN25
iD0[11][11] => Mux20.IN25
iD0[11][12] => Mux19.IN25
iD0[11][13] => Mux18.IN25
iD0[11][14] => Mux17.IN25
iD0[11][15] => Mux16.IN25
iD0[11][16] => Mux15.IN25
iD0[11][17] => Mux14.IN25
iD0[11][18] => Mux13.IN25
iD0[11][19] => Mux12.IN25
iD0[11][20] => Mux11.IN25
iD0[11][21] => Mux10.IN25
iD0[11][22] => Mux9.IN25
iD0[11][23] => Mux8.IN25
iD0[11][24] => Mux7.IN25
iD0[11][25] => Mux6.IN25
iD0[11][26] => Mux5.IN25
iD0[11][27] => Mux4.IN25
iD0[11][28] => Mux3.IN25
iD0[11][29] => Mux2.IN25
iD0[11][30] => Mux1.IN25
iD0[11][31] => Mux0.IN25
iD0[12][0] => Mux31.IN24
iD0[12][1] => Mux30.IN24
iD0[12][2] => Mux29.IN24
iD0[12][3] => Mux28.IN24
iD0[12][4] => Mux27.IN24
iD0[12][5] => Mux26.IN24
iD0[12][6] => Mux25.IN24
iD0[12][7] => Mux24.IN24
iD0[12][8] => Mux23.IN24
iD0[12][9] => Mux22.IN24
iD0[12][10] => Mux21.IN24
iD0[12][11] => Mux20.IN24
iD0[12][12] => Mux19.IN24
iD0[12][13] => Mux18.IN24
iD0[12][14] => Mux17.IN24
iD0[12][15] => Mux16.IN24
iD0[12][16] => Mux15.IN24
iD0[12][17] => Mux14.IN24
iD0[12][18] => Mux13.IN24
iD0[12][19] => Mux12.IN24
iD0[12][20] => Mux11.IN24
iD0[12][21] => Mux10.IN24
iD0[12][22] => Mux9.IN24
iD0[12][23] => Mux8.IN24
iD0[12][24] => Mux7.IN24
iD0[12][25] => Mux6.IN24
iD0[12][26] => Mux5.IN24
iD0[12][27] => Mux4.IN24
iD0[12][28] => Mux3.IN24
iD0[12][29] => Mux2.IN24
iD0[12][30] => Mux1.IN24
iD0[12][31] => Mux0.IN24
iD0[13][0] => Mux31.IN23
iD0[13][1] => Mux30.IN23
iD0[13][2] => Mux29.IN23
iD0[13][3] => Mux28.IN23
iD0[13][4] => Mux27.IN23
iD0[13][5] => Mux26.IN23
iD0[13][6] => Mux25.IN23
iD0[13][7] => Mux24.IN23
iD0[13][8] => Mux23.IN23
iD0[13][9] => Mux22.IN23
iD0[13][10] => Mux21.IN23
iD0[13][11] => Mux20.IN23
iD0[13][12] => Mux19.IN23
iD0[13][13] => Mux18.IN23
iD0[13][14] => Mux17.IN23
iD0[13][15] => Mux16.IN23
iD0[13][16] => Mux15.IN23
iD0[13][17] => Mux14.IN23
iD0[13][18] => Mux13.IN23
iD0[13][19] => Mux12.IN23
iD0[13][20] => Mux11.IN23
iD0[13][21] => Mux10.IN23
iD0[13][22] => Mux9.IN23
iD0[13][23] => Mux8.IN23
iD0[13][24] => Mux7.IN23
iD0[13][25] => Mux6.IN23
iD0[13][26] => Mux5.IN23
iD0[13][27] => Mux4.IN23
iD0[13][28] => Mux3.IN23
iD0[13][29] => Mux2.IN23
iD0[13][30] => Mux1.IN23
iD0[13][31] => Mux0.IN23
iD0[14][0] => Mux31.IN22
iD0[14][1] => Mux30.IN22
iD0[14][2] => Mux29.IN22
iD0[14][3] => Mux28.IN22
iD0[14][4] => Mux27.IN22
iD0[14][5] => Mux26.IN22
iD0[14][6] => Mux25.IN22
iD0[14][7] => Mux24.IN22
iD0[14][8] => Mux23.IN22
iD0[14][9] => Mux22.IN22
iD0[14][10] => Mux21.IN22
iD0[14][11] => Mux20.IN22
iD0[14][12] => Mux19.IN22
iD0[14][13] => Mux18.IN22
iD0[14][14] => Mux17.IN22
iD0[14][15] => Mux16.IN22
iD0[14][16] => Mux15.IN22
iD0[14][17] => Mux14.IN22
iD0[14][18] => Mux13.IN22
iD0[14][19] => Mux12.IN22
iD0[14][20] => Mux11.IN22
iD0[14][21] => Mux10.IN22
iD0[14][22] => Mux9.IN22
iD0[14][23] => Mux8.IN22
iD0[14][24] => Mux7.IN22
iD0[14][25] => Mux6.IN22
iD0[14][26] => Mux5.IN22
iD0[14][27] => Mux4.IN22
iD0[14][28] => Mux3.IN22
iD0[14][29] => Mux2.IN22
iD0[14][30] => Mux1.IN22
iD0[14][31] => Mux0.IN22
iD0[15][0] => Mux31.IN21
iD0[15][1] => Mux30.IN21
iD0[15][2] => Mux29.IN21
iD0[15][3] => Mux28.IN21
iD0[15][4] => Mux27.IN21
iD0[15][5] => Mux26.IN21
iD0[15][6] => Mux25.IN21
iD0[15][7] => Mux24.IN21
iD0[15][8] => Mux23.IN21
iD0[15][9] => Mux22.IN21
iD0[15][10] => Mux21.IN21
iD0[15][11] => Mux20.IN21
iD0[15][12] => Mux19.IN21
iD0[15][13] => Mux18.IN21
iD0[15][14] => Mux17.IN21
iD0[15][15] => Mux16.IN21
iD0[15][16] => Mux15.IN21
iD0[15][17] => Mux14.IN21
iD0[15][18] => Mux13.IN21
iD0[15][19] => Mux12.IN21
iD0[15][20] => Mux11.IN21
iD0[15][21] => Mux10.IN21
iD0[15][22] => Mux9.IN21
iD0[15][23] => Mux8.IN21
iD0[15][24] => Mux7.IN21
iD0[15][25] => Mux6.IN21
iD0[15][26] => Mux5.IN21
iD0[15][27] => Mux4.IN21
iD0[15][28] => Mux3.IN21
iD0[15][29] => Mux2.IN21
iD0[15][30] => Mux1.IN21
iD0[15][31] => Mux0.IN21
iD0[16][0] => Mux31.IN20
iD0[16][1] => Mux30.IN20
iD0[16][2] => Mux29.IN20
iD0[16][3] => Mux28.IN20
iD0[16][4] => Mux27.IN20
iD0[16][5] => Mux26.IN20
iD0[16][6] => Mux25.IN20
iD0[16][7] => Mux24.IN20
iD0[16][8] => Mux23.IN20
iD0[16][9] => Mux22.IN20
iD0[16][10] => Mux21.IN20
iD0[16][11] => Mux20.IN20
iD0[16][12] => Mux19.IN20
iD0[16][13] => Mux18.IN20
iD0[16][14] => Mux17.IN20
iD0[16][15] => Mux16.IN20
iD0[16][16] => Mux15.IN20
iD0[16][17] => Mux14.IN20
iD0[16][18] => Mux13.IN20
iD0[16][19] => Mux12.IN20
iD0[16][20] => Mux11.IN20
iD0[16][21] => Mux10.IN20
iD0[16][22] => Mux9.IN20
iD0[16][23] => Mux8.IN20
iD0[16][24] => Mux7.IN20
iD0[16][25] => Mux6.IN20
iD0[16][26] => Mux5.IN20
iD0[16][27] => Mux4.IN20
iD0[16][28] => Mux3.IN20
iD0[16][29] => Mux2.IN20
iD0[16][30] => Mux1.IN20
iD0[16][31] => Mux0.IN20
iD0[17][0] => Mux31.IN19
iD0[17][1] => Mux30.IN19
iD0[17][2] => Mux29.IN19
iD0[17][3] => Mux28.IN19
iD0[17][4] => Mux27.IN19
iD0[17][5] => Mux26.IN19
iD0[17][6] => Mux25.IN19
iD0[17][7] => Mux24.IN19
iD0[17][8] => Mux23.IN19
iD0[17][9] => Mux22.IN19
iD0[17][10] => Mux21.IN19
iD0[17][11] => Mux20.IN19
iD0[17][12] => Mux19.IN19
iD0[17][13] => Mux18.IN19
iD0[17][14] => Mux17.IN19
iD0[17][15] => Mux16.IN19
iD0[17][16] => Mux15.IN19
iD0[17][17] => Mux14.IN19
iD0[17][18] => Mux13.IN19
iD0[17][19] => Mux12.IN19
iD0[17][20] => Mux11.IN19
iD0[17][21] => Mux10.IN19
iD0[17][22] => Mux9.IN19
iD0[17][23] => Mux8.IN19
iD0[17][24] => Mux7.IN19
iD0[17][25] => Mux6.IN19
iD0[17][26] => Mux5.IN19
iD0[17][27] => Mux4.IN19
iD0[17][28] => Mux3.IN19
iD0[17][29] => Mux2.IN19
iD0[17][30] => Mux1.IN19
iD0[17][31] => Mux0.IN19
iD0[18][0] => Mux31.IN18
iD0[18][1] => Mux30.IN18
iD0[18][2] => Mux29.IN18
iD0[18][3] => Mux28.IN18
iD0[18][4] => Mux27.IN18
iD0[18][5] => Mux26.IN18
iD0[18][6] => Mux25.IN18
iD0[18][7] => Mux24.IN18
iD0[18][8] => Mux23.IN18
iD0[18][9] => Mux22.IN18
iD0[18][10] => Mux21.IN18
iD0[18][11] => Mux20.IN18
iD0[18][12] => Mux19.IN18
iD0[18][13] => Mux18.IN18
iD0[18][14] => Mux17.IN18
iD0[18][15] => Mux16.IN18
iD0[18][16] => Mux15.IN18
iD0[18][17] => Mux14.IN18
iD0[18][18] => Mux13.IN18
iD0[18][19] => Mux12.IN18
iD0[18][20] => Mux11.IN18
iD0[18][21] => Mux10.IN18
iD0[18][22] => Mux9.IN18
iD0[18][23] => Mux8.IN18
iD0[18][24] => Mux7.IN18
iD0[18][25] => Mux6.IN18
iD0[18][26] => Mux5.IN18
iD0[18][27] => Mux4.IN18
iD0[18][28] => Mux3.IN18
iD0[18][29] => Mux2.IN18
iD0[18][30] => Mux1.IN18
iD0[18][31] => Mux0.IN18
iD0[19][0] => Mux31.IN17
iD0[19][1] => Mux30.IN17
iD0[19][2] => Mux29.IN17
iD0[19][3] => Mux28.IN17
iD0[19][4] => Mux27.IN17
iD0[19][5] => Mux26.IN17
iD0[19][6] => Mux25.IN17
iD0[19][7] => Mux24.IN17
iD0[19][8] => Mux23.IN17
iD0[19][9] => Mux22.IN17
iD0[19][10] => Mux21.IN17
iD0[19][11] => Mux20.IN17
iD0[19][12] => Mux19.IN17
iD0[19][13] => Mux18.IN17
iD0[19][14] => Mux17.IN17
iD0[19][15] => Mux16.IN17
iD0[19][16] => Mux15.IN17
iD0[19][17] => Mux14.IN17
iD0[19][18] => Mux13.IN17
iD0[19][19] => Mux12.IN17
iD0[19][20] => Mux11.IN17
iD0[19][21] => Mux10.IN17
iD0[19][22] => Mux9.IN17
iD0[19][23] => Mux8.IN17
iD0[19][24] => Mux7.IN17
iD0[19][25] => Mux6.IN17
iD0[19][26] => Mux5.IN17
iD0[19][27] => Mux4.IN17
iD0[19][28] => Mux3.IN17
iD0[19][29] => Mux2.IN17
iD0[19][30] => Mux1.IN17
iD0[19][31] => Mux0.IN17
iD0[20][0] => Mux31.IN16
iD0[20][1] => Mux30.IN16
iD0[20][2] => Mux29.IN16
iD0[20][3] => Mux28.IN16
iD0[20][4] => Mux27.IN16
iD0[20][5] => Mux26.IN16
iD0[20][6] => Mux25.IN16
iD0[20][7] => Mux24.IN16
iD0[20][8] => Mux23.IN16
iD0[20][9] => Mux22.IN16
iD0[20][10] => Mux21.IN16
iD0[20][11] => Mux20.IN16
iD0[20][12] => Mux19.IN16
iD0[20][13] => Mux18.IN16
iD0[20][14] => Mux17.IN16
iD0[20][15] => Mux16.IN16
iD0[20][16] => Mux15.IN16
iD0[20][17] => Mux14.IN16
iD0[20][18] => Mux13.IN16
iD0[20][19] => Mux12.IN16
iD0[20][20] => Mux11.IN16
iD0[20][21] => Mux10.IN16
iD0[20][22] => Mux9.IN16
iD0[20][23] => Mux8.IN16
iD0[20][24] => Mux7.IN16
iD0[20][25] => Mux6.IN16
iD0[20][26] => Mux5.IN16
iD0[20][27] => Mux4.IN16
iD0[20][28] => Mux3.IN16
iD0[20][29] => Mux2.IN16
iD0[20][30] => Mux1.IN16
iD0[20][31] => Mux0.IN16
iD0[21][0] => Mux31.IN15
iD0[21][1] => Mux30.IN15
iD0[21][2] => Mux29.IN15
iD0[21][3] => Mux28.IN15
iD0[21][4] => Mux27.IN15
iD0[21][5] => Mux26.IN15
iD0[21][6] => Mux25.IN15
iD0[21][7] => Mux24.IN15
iD0[21][8] => Mux23.IN15
iD0[21][9] => Mux22.IN15
iD0[21][10] => Mux21.IN15
iD0[21][11] => Mux20.IN15
iD0[21][12] => Mux19.IN15
iD0[21][13] => Mux18.IN15
iD0[21][14] => Mux17.IN15
iD0[21][15] => Mux16.IN15
iD0[21][16] => Mux15.IN15
iD0[21][17] => Mux14.IN15
iD0[21][18] => Mux13.IN15
iD0[21][19] => Mux12.IN15
iD0[21][20] => Mux11.IN15
iD0[21][21] => Mux10.IN15
iD0[21][22] => Mux9.IN15
iD0[21][23] => Mux8.IN15
iD0[21][24] => Mux7.IN15
iD0[21][25] => Mux6.IN15
iD0[21][26] => Mux5.IN15
iD0[21][27] => Mux4.IN15
iD0[21][28] => Mux3.IN15
iD0[21][29] => Mux2.IN15
iD0[21][30] => Mux1.IN15
iD0[21][31] => Mux0.IN15
iD0[22][0] => Mux31.IN14
iD0[22][1] => Mux30.IN14
iD0[22][2] => Mux29.IN14
iD0[22][3] => Mux28.IN14
iD0[22][4] => Mux27.IN14
iD0[22][5] => Mux26.IN14
iD0[22][6] => Mux25.IN14
iD0[22][7] => Mux24.IN14
iD0[22][8] => Mux23.IN14
iD0[22][9] => Mux22.IN14
iD0[22][10] => Mux21.IN14
iD0[22][11] => Mux20.IN14
iD0[22][12] => Mux19.IN14
iD0[22][13] => Mux18.IN14
iD0[22][14] => Mux17.IN14
iD0[22][15] => Mux16.IN14
iD0[22][16] => Mux15.IN14
iD0[22][17] => Mux14.IN14
iD0[22][18] => Mux13.IN14
iD0[22][19] => Mux12.IN14
iD0[22][20] => Mux11.IN14
iD0[22][21] => Mux10.IN14
iD0[22][22] => Mux9.IN14
iD0[22][23] => Mux8.IN14
iD0[22][24] => Mux7.IN14
iD0[22][25] => Mux6.IN14
iD0[22][26] => Mux5.IN14
iD0[22][27] => Mux4.IN14
iD0[22][28] => Mux3.IN14
iD0[22][29] => Mux2.IN14
iD0[22][30] => Mux1.IN14
iD0[22][31] => Mux0.IN14
iD0[23][0] => Mux31.IN13
iD0[23][1] => Mux30.IN13
iD0[23][2] => Mux29.IN13
iD0[23][3] => Mux28.IN13
iD0[23][4] => Mux27.IN13
iD0[23][5] => Mux26.IN13
iD0[23][6] => Mux25.IN13
iD0[23][7] => Mux24.IN13
iD0[23][8] => Mux23.IN13
iD0[23][9] => Mux22.IN13
iD0[23][10] => Mux21.IN13
iD0[23][11] => Mux20.IN13
iD0[23][12] => Mux19.IN13
iD0[23][13] => Mux18.IN13
iD0[23][14] => Mux17.IN13
iD0[23][15] => Mux16.IN13
iD0[23][16] => Mux15.IN13
iD0[23][17] => Mux14.IN13
iD0[23][18] => Mux13.IN13
iD0[23][19] => Mux12.IN13
iD0[23][20] => Mux11.IN13
iD0[23][21] => Mux10.IN13
iD0[23][22] => Mux9.IN13
iD0[23][23] => Mux8.IN13
iD0[23][24] => Mux7.IN13
iD0[23][25] => Mux6.IN13
iD0[23][26] => Mux5.IN13
iD0[23][27] => Mux4.IN13
iD0[23][28] => Mux3.IN13
iD0[23][29] => Mux2.IN13
iD0[23][30] => Mux1.IN13
iD0[23][31] => Mux0.IN13
iD0[24][0] => Mux31.IN12
iD0[24][1] => Mux30.IN12
iD0[24][2] => Mux29.IN12
iD0[24][3] => Mux28.IN12
iD0[24][4] => Mux27.IN12
iD0[24][5] => Mux26.IN12
iD0[24][6] => Mux25.IN12
iD0[24][7] => Mux24.IN12
iD0[24][8] => Mux23.IN12
iD0[24][9] => Mux22.IN12
iD0[24][10] => Mux21.IN12
iD0[24][11] => Mux20.IN12
iD0[24][12] => Mux19.IN12
iD0[24][13] => Mux18.IN12
iD0[24][14] => Mux17.IN12
iD0[24][15] => Mux16.IN12
iD0[24][16] => Mux15.IN12
iD0[24][17] => Mux14.IN12
iD0[24][18] => Mux13.IN12
iD0[24][19] => Mux12.IN12
iD0[24][20] => Mux11.IN12
iD0[24][21] => Mux10.IN12
iD0[24][22] => Mux9.IN12
iD0[24][23] => Mux8.IN12
iD0[24][24] => Mux7.IN12
iD0[24][25] => Mux6.IN12
iD0[24][26] => Mux5.IN12
iD0[24][27] => Mux4.IN12
iD0[24][28] => Mux3.IN12
iD0[24][29] => Mux2.IN12
iD0[24][30] => Mux1.IN12
iD0[24][31] => Mux0.IN12
iD0[25][0] => Mux31.IN11
iD0[25][1] => Mux30.IN11
iD0[25][2] => Mux29.IN11
iD0[25][3] => Mux28.IN11
iD0[25][4] => Mux27.IN11
iD0[25][5] => Mux26.IN11
iD0[25][6] => Mux25.IN11
iD0[25][7] => Mux24.IN11
iD0[25][8] => Mux23.IN11
iD0[25][9] => Mux22.IN11
iD0[25][10] => Mux21.IN11
iD0[25][11] => Mux20.IN11
iD0[25][12] => Mux19.IN11
iD0[25][13] => Mux18.IN11
iD0[25][14] => Mux17.IN11
iD0[25][15] => Mux16.IN11
iD0[25][16] => Mux15.IN11
iD0[25][17] => Mux14.IN11
iD0[25][18] => Mux13.IN11
iD0[25][19] => Mux12.IN11
iD0[25][20] => Mux11.IN11
iD0[25][21] => Mux10.IN11
iD0[25][22] => Mux9.IN11
iD0[25][23] => Mux8.IN11
iD0[25][24] => Mux7.IN11
iD0[25][25] => Mux6.IN11
iD0[25][26] => Mux5.IN11
iD0[25][27] => Mux4.IN11
iD0[25][28] => Mux3.IN11
iD0[25][29] => Mux2.IN11
iD0[25][30] => Mux1.IN11
iD0[25][31] => Mux0.IN11
iD0[26][0] => Mux31.IN10
iD0[26][1] => Mux30.IN10
iD0[26][2] => Mux29.IN10
iD0[26][3] => Mux28.IN10
iD0[26][4] => Mux27.IN10
iD0[26][5] => Mux26.IN10
iD0[26][6] => Mux25.IN10
iD0[26][7] => Mux24.IN10
iD0[26][8] => Mux23.IN10
iD0[26][9] => Mux22.IN10
iD0[26][10] => Mux21.IN10
iD0[26][11] => Mux20.IN10
iD0[26][12] => Mux19.IN10
iD0[26][13] => Mux18.IN10
iD0[26][14] => Mux17.IN10
iD0[26][15] => Mux16.IN10
iD0[26][16] => Mux15.IN10
iD0[26][17] => Mux14.IN10
iD0[26][18] => Mux13.IN10
iD0[26][19] => Mux12.IN10
iD0[26][20] => Mux11.IN10
iD0[26][21] => Mux10.IN10
iD0[26][22] => Mux9.IN10
iD0[26][23] => Mux8.IN10
iD0[26][24] => Mux7.IN10
iD0[26][25] => Mux6.IN10
iD0[26][26] => Mux5.IN10
iD0[26][27] => Mux4.IN10
iD0[26][28] => Mux3.IN10
iD0[26][29] => Mux2.IN10
iD0[26][30] => Mux1.IN10
iD0[26][31] => Mux0.IN10
iD0[27][0] => Mux31.IN9
iD0[27][1] => Mux30.IN9
iD0[27][2] => Mux29.IN9
iD0[27][3] => Mux28.IN9
iD0[27][4] => Mux27.IN9
iD0[27][5] => Mux26.IN9
iD0[27][6] => Mux25.IN9
iD0[27][7] => Mux24.IN9
iD0[27][8] => Mux23.IN9
iD0[27][9] => Mux22.IN9
iD0[27][10] => Mux21.IN9
iD0[27][11] => Mux20.IN9
iD0[27][12] => Mux19.IN9
iD0[27][13] => Mux18.IN9
iD0[27][14] => Mux17.IN9
iD0[27][15] => Mux16.IN9
iD0[27][16] => Mux15.IN9
iD0[27][17] => Mux14.IN9
iD0[27][18] => Mux13.IN9
iD0[27][19] => Mux12.IN9
iD0[27][20] => Mux11.IN9
iD0[27][21] => Mux10.IN9
iD0[27][22] => Mux9.IN9
iD0[27][23] => Mux8.IN9
iD0[27][24] => Mux7.IN9
iD0[27][25] => Mux6.IN9
iD0[27][26] => Mux5.IN9
iD0[27][27] => Mux4.IN9
iD0[27][28] => Mux3.IN9
iD0[27][29] => Mux2.IN9
iD0[27][30] => Mux1.IN9
iD0[27][31] => Mux0.IN9
iD0[28][0] => Mux31.IN8
iD0[28][1] => Mux30.IN8
iD0[28][2] => Mux29.IN8
iD0[28][3] => Mux28.IN8
iD0[28][4] => Mux27.IN8
iD0[28][5] => Mux26.IN8
iD0[28][6] => Mux25.IN8
iD0[28][7] => Mux24.IN8
iD0[28][8] => Mux23.IN8
iD0[28][9] => Mux22.IN8
iD0[28][10] => Mux21.IN8
iD0[28][11] => Mux20.IN8
iD0[28][12] => Mux19.IN8
iD0[28][13] => Mux18.IN8
iD0[28][14] => Mux17.IN8
iD0[28][15] => Mux16.IN8
iD0[28][16] => Mux15.IN8
iD0[28][17] => Mux14.IN8
iD0[28][18] => Mux13.IN8
iD0[28][19] => Mux12.IN8
iD0[28][20] => Mux11.IN8
iD0[28][21] => Mux10.IN8
iD0[28][22] => Mux9.IN8
iD0[28][23] => Mux8.IN8
iD0[28][24] => Mux7.IN8
iD0[28][25] => Mux6.IN8
iD0[28][26] => Mux5.IN8
iD0[28][27] => Mux4.IN8
iD0[28][28] => Mux3.IN8
iD0[28][29] => Mux2.IN8
iD0[28][30] => Mux1.IN8
iD0[28][31] => Mux0.IN8
iD0[29][0] => Mux31.IN7
iD0[29][1] => Mux30.IN7
iD0[29][2] => Mux29.IN7
iD0[29][3] => Mux28.IN7
iD0[29][4] => Mux27.IN7
iD0[29][5] => Mux26.IN7
iD0[29][6] => Mux25.IN7
iD0[29][7] => Mux24.IN7
iD0[29][8] => Mux23.IN7
iD0[29][9] => Mux22.IN7
iD0[29][10] => Mux21.IN7
iD0[29][11] => Mux20.IN7
iD0[29][12] => Mux19.IN7
iD0[29][13] => Mux18.IN7
iD0[29][14] => Mux17.IN7
iD0[29][15] => Mux16.IN7
iD0[29][16] => Mux15.IN7
iD0[29][17] => Mux14.IN7
iD0[29][18] => Mux13.IN7
iD0[29][19] => Mux12.IN7
iD0[29][20] => Mux11.IN7
iD0[29][21] => Mux10.IN7
iD0[29][22] => Mux9.IN7
iD0[29][23] => Mux8.IN7
iD0[29][24] => Mux7.IN7
iD0[29][25] => Mux6.IN7
iD0[29][26] => Mux5.IN7
iD0[29][27] => Mux4.IN7
iD0[29][28] => Mux3.IN7
iD0[29][29] => Mux2.IN7
iD0[29][30] => Mux1.IN7
iD0[29][31] => Mux0.IN7
iD0[30][0] => Mux31.IN6
iD0[30][1] => Mux30.IN6
iD0[30][2] => Mux29.IN6
iD0[30][3] => Mux28.IN6
iD0[30][4] => Mux27.IN6
iD0[30][5] => Mux26.IN6
iD0[30][6] => Mux25.IN6
iD0[30][7] => Mux24.IN6
iD0[30][8] => Mux23.IN6
iD0[30][9] => Mux22.IN6
iD0[30][10] => Mux21.IN6
iD0[30][11] => Mux20.IN6
iD0[30][12] => Mux19.IN6
iD0[30][13] => Mux18.IN6
iD0[30][14] => Mux17.IN6
iD0[30][15] => Mux16.IN6
iD0[30][16] => Mux15.IN6
iD0[30][17] => Mux14.IN6
iD0[30][18] => Mux13.IN6
iD0[30][19] => Mux12.IN6
iD0[30][20] => Mux11.IN6
iD0[30][21] => Mux10.IN6
iD0[30][22] => Mux9.IN6
iD0[30][23] => Mux8.IN6
iD0[30][24] => Mux7.IN6
iD0[30][25] => Mux6.IN6
iD0[30][26] => Mux5.IN6
iD0[30][27] => Mux4.IN6
iD0[30][28] => Mux3.IN6
iD0[30][29] => Mux2.IN6
iD0[30][30] => Mux1.IN6
iD0[30][31] => Mux0.IN6
iD0[31][0] => Mux31.IN5
iD0[31][1] => Mux30.IN5
iD0[31][2] => Mux29.IN5
iD0[31][3] => Mux28.IN5
iD0[31][4] => Mux27.IN5
iD0[31][5] => Mux26.IN5
iD0[31][6] => Mux25.IN5
iD0[31][7] => Mux24.IN5
iD0[31][8] => Mux23.IN5
iD0[31][9] => Mux22.IN5
iD0[31][10] => Mux21.IN5
iD0[31][11] => Mux20.IN5
iD0[31][12] => Mux19.IN5
iD0[31][13] => Mux18.IN5
iD0[31][14] => Mux17.IN5
iD0[31][15] => Mux16.IN5
iD0[31][16] => Mux15.IN5
iD0[31][17] => Mux14.IN5
iD0[31][18] => Mux13.IN5
iD0[31][19] => Mux12.IN5
iD0[31][20] => Mux11.IN5
iD0[31][21] => Mux10.IN5
iD0[31][22] => Mux9.IN5
iD0[31][23] => Mux8.IN5
iD0[31][24] => Mux7.IN5
iD0[31][25] => Mux6.IN5
iD0[31][26] => Mux5.IN5
iD0[31][27] => Mux4.IN5
iD0[31][28] => Mux3.IN5
iD0[31][29] => Mux2.IN5
iD0[31][30] => Mux1.IN5
iD0[31][31] => Mux0.IN5
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero
i_CLK => dffg:G_NBit_Register:0:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:1:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:2:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:3:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:4:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:5:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:6:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:7:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:8:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:9:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:10:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:11:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:12:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:13:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:14:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:15:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:16:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:17:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:18:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:19:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:20:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:21:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:22:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:23:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:24:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:25:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:26:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:27:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:28:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:29:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:30:Conection.i_CLK
i_CLK => dffg:G_NBit_Register:31:Conection.i_CLK
i_RST => dffg:G_NBit_Register:0:Conection.i_RST
i_RST => dffg:G_NBit_Register:1:Conection.i_RST
i_RST => dffg:G_NBit_Register:2:Conection.i_RST
i_RST => dffg:G_NBit_Register:3:Conection.i_RST
i_RST => dffg:G_NBit_Register:4:Conection.i_RST
i_RST => dffg:G_NBit_Register:5:Conection.i_RST
i_RST => dffg:G_NBit_Register:6:Conection.i_RST
i_RST => dffg:G_NBit_Register:7:Conection.i_RST
i_RST => dffg:G_NBit_Register:8:Conection.i_RST
i_RST => dffg:G_NBit_Register:9:Conection.i_RST
i_RST => dffg:G_NBit_Register:10:Conection.i_RST
i_RST => dffg:G_NBit_Register:11:Conection.i_RST
i_RST => dffg:G_NBit_Register:12:Conection.i_RST
i_RST => dffg:G_NBit_Register:13:Conection.i_RST
i_RST => dffg:G_NBit_Register:14:Conection.i_RST
i_RST => dffg:G_NBit_Register:15:Conection.i_RST
i_RST => dffg:G_NBit_Register:16:Conection.i_RST
i_RST => dffg:G_NBit_Register:17:Conection.i_RST
i_RST => dffg:G_NBit_Register:18:Conection.i_RST
i_RST => dffg:G_NBit_Register:19:Conection.i_RST
i_RST => dffg:G_NBit_Register:20:Conection.i_RST
i_RST => dffg:G_NBit_Register:21:Conection.i_RST
i_RST => dffg:G_NBit_Register:22:Conection.i_RST
i_RST => dffg:G_NBit_Register:23:Conection.i_RST
i_RST => dffg:G_NBit_Register:24:Conection.i_RST
i_RST => dffg:G_NBit_Register:25:Conection.i_RST
i_RST => dffg:G_NBit_Register:26:Conection.i_RST
i_RST => dffg:G_NBit_Register:27:Conection.i_RST
i_RST => dffg:G_NBit_Register:28:Conection.i_RST
i_RST => dffg:G_NBit_Register:29:Conection.i_RST
i_RST => dffg:G_NBit_Register:30:Conection.i_RST
i_RST => dffg:G_NBit_Register:31:Conection.i_RST
i_WE => dffg:G_NBit_Register:0:Conection.i_WE
i_WE => dffg:G_NBit_Register:1:Conection.i_WE
i_WE => dffg:G_NBit_Register:2:Conection.i_WE
i_WE => dffg:G_NBit_Register:3:Conection.i_WE
i_WE => dffg:G_NBit_Register:4:Conection.i_WE
i_WE => dffg:G_NBit_Register:5:Conection.i_WE
i_WE => dffg:G_NBit_Register:6:Conection.i_WE
i_WE => dffg:G_NBit_Register:7:Conection.i_WE
i_WE => dffg:G_NBit_Register:8:Conection.i_WE
i_WE => dffg:G_NBit_Register:9:Conection.i_WE
i_WE => dffg:G_NBit_Register:10:Conection.i_WE
i_WE => dffg:G_NBit_Register:11:Conection.i_WE
i_WE => dffg:G_NBit_Register:12:Conection.i_WE
i_WE => dffg:G_NBit_Register:13:Conection.i_WE
i_WE => dffg:G_NBit_Register:14:Conection.i_WE
i_WE => dffg:G_NBit_Register:15:Conection.i_WE
i_WE => dffg:G_NBit_Register:16:Conection.i_WE
i_WE => dffg:G_NBit_Register:17:Conection.i_WE
i_WE => dffg:G_NBit_Register:18:Conection.i_WE
i_WE => dffg:G_NBit_Register:19:Conection.i_WE
i_WE => dffg:G_NBit_Register:20:Conection.i_WE
i_WE => dffg:G_NBit_Register:21:Conection.i_WE
i_WE => dffg:G_NBit_Register:22:Conection.i_WE
i_WE => dffg:G_NBit_Register:23:Conection.i_WE
i_WE => dffg:G_NBit_Register:24:Conection.i_WE
i_WE => dffg:G_NBit_Register:25:Conection.i_WE
i_WE => dffg:G_NBit_Register:26:Conection.i_WE
i_WE => dffg:G_NBit_Register:27:Conection.i_WE
i_WE => dffg:G_NBit_Register:28:Conection.i_WE
i_WE => dffg:G_NBit_Register:29:Conection.i_WE
i_WE => dffg:G_NBit_Register:30:Conection.i_WE
i_WE => dffg:G_NBit_Register:31:Conection.i_WE
i_D[0] => dffg:G_NBit_Register:0:Conection.i_D
i_D[1] => dffg:G_NBit_Register:1:Conection.i_D
i_D[2] => dffg:G_NBit_Register:2:Conection.i_D
i_D[3] => dffg:G_NBit_Register:3:Conection.i_D
i_D[4] => dffg:G_NBit_Register:4:Conection.i_D
i_D[5] => dffg:G_NBit_Register:5:Conection.i_D
i_D[6] => dffg:G_NBit_Register:6:Conection.i_D
i_D[7] => dffg:G_NBit_Register:7:Conection.i_D
i_D[8] => dffg:G_NBit_Register:8:Conection.i_D
i_D[9] => dffg:G_NBit_Register:9:Conection.i_D
i_D[10] => dffg:G_NBit_Register:10:Conection.i_D
i_D[11] => dffg:G_NBit_Register:11:Conection.i_D
i_D[12] => dffg:G_NBit_Register:12:Conection.i_D
i_D[13] => dffg:G_NBit_Register:13:Conection.i_D
i_D[14] => dffg:G_NBit_Register:14:Conection.i_D
i_D[15] => dffg:G_NBit_Register:15:Conection.i_D
i_D[16] => dffg:G_NBit_Register:16:Conection.i_D
i_D[17] => dffg:G_NBit_Register:17:Conection.i_D
i_D[18] => dffg:G_NBit_Register:18:Conection.i_D
i_D[19] => dffg:G_NBit_Register:19:Conection.i_D
i_D[20] => dffg:G_NBit_Register:20:Conection.i_D
i_D[21] => dffg:G_NBit_Register:21:Conection.i_D
i_D[22] => dffg:G_NBit_Register:22:Conection.i_D
i_D[23] => dffg:G_NBit_Register:23:Conection.i_D
i_D[24] => dffg:G_NBit_Register:24:Conection.i_D
i_D[25] => dffg:G_NBit_Register:25:Conection.i_D
i_D[26] => dffg:G_NBit_Register:26:Conection.i_D
i_D[27] => dffg:G_NBit_Register:27:Conection.i_D
i_D[28] => dffg:G_NBit_Register:28:Conection.i_D
i_D[29] => dffg:G_NBit_Register:29:Conection.i_D
i_D[30] => dffg:G_NBit_Register:30:Conection.i_D
i_D[31] => dffg:G_NBit_Register:31:Conection.i_D
o_Q[0] <= dffg:G_NBit_Register:0:Conection.o_Q
o_Q[1] <= dffg:G_NBit_Register:1:Conection.o_Q
o_Q[2] <= dffg:G_NBit_Register:2:Conection.o_Q
o_Q[3] <= dffg:G_NBit_Register:3:Conection.o_Q
o_Q[4] <= dffg:G_NBit_Register:4:Conection.o_Q
o_Q[5] <= dffg:G_NBit_Register:5:Conection.o_Q
o_Q[6] <= dffg:G_NBit_Register:6:Conection.o_Q
o_Q[7] <= dffg:G_NBit_Register:7:Conection.o_Q
o_Q[8] <= dffg:G_NBit_Register:8:Conection.o_Q
o_Q[9] <= dffg:G_NBit_Register:9:Conection.o_Q
o_Q[10] <= dffg:G_NBit_Register:10:Conection.o_Q
o_Q[11] <= dffg:G_NBit_Register:11:Conection.o_Q
o_Q[12] <= dffg:G_NBit_Register:12:Conection.o_Q
o_Q[13] <= dffg:G_NBit_Register:13:Conection.o_Q
o_Q[14] <= dffg:G_NBit_Register:14:Conection.o_Q
o_Q[15] <= dffg:G_NBit_Register:15:Conection.o_Q
o_Q[16] <= dffg:G_NBit_Register:16:Conection.o_Q
o_Q[17] <= dffg:G_NBit_Register:17:Conection.o_Q
o_Q[18] <= dffg:G_NBit_Register:18:Conection.o_Q
o_Q[19] <= dffg:G_NBit_Register:19:Conection.o_Q
o_Q[20] <= dffg:G_NBit_Register:20:Conection.o_Q
o_Q[21] <= dffg:G_NBit_Register:21:Conection.o_Q
o_Q[22] <= dffg:G_NBit_Register:22:Conection.o_Q
o_Q[23] <= dffg:G_NBit_Register:23:Conection.o_Q
o_Q[24] <= dffg:G_NBit_Register:24:Conection.o_Q
o_Q[25] <= dffg:G_NBit_Register:25:Conection.o_Q
o_Q[26] <= dffg:G_NBit_Register:26:Conection.o_Q
o_Q[27] <= dffg:G_NBit_Register:27:Conection.o_Q
o_Q[28] <= dffg:G_NBit_Register:28:Conection.o_Q
o_Q[29] <= dffg:G_NBit_Register:29:Conection.o_Q
o_Q[30] <= dffg:G_NBit_Register:30:Conection.o_Q
o_Q[31] <= dffg:G_NBit_Register:31:Conection.o_Q


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:0:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:1:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:2:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:3:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:4:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:5:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:6:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:7:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:8:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:9:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:10:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:11:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:12:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:13:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:14:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:15:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:16:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:17:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:18:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:19:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:20:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:21:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:22:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:23:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:24:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:25:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:26:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:27:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:28:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:29:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:30:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile32_32:RegFile|NbitRegister:RegisterForZero|dffg:\G_NBit_Register:31:Conection
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit
i_opCode[0] => Mux0.IN69
i_opCode[0] => ControlDecoderOG:OGPortMap.i_reg[0]
i_opCode[1] => Mux0.IN68
i_opCode[1] => ControlDecoderOG:OGPortMap.i_reg[1]
i_opCode[2] => Mux0.IN67
i_opCode[2] => ControlDecoderOG:OGPortMap.i_reg[2]
i_opCode[3] => Mux0.IN66
i_opCode[3] => ControlDecoderOG:OGPortMap.i_reg[3]
i_opCode[4] => Mux0.IN65
i_opCode[4] => ControlDecoderOG:OGPortMap.i_reg[4]
i_opCode[5] => Mux0.IN64
i_opCode[5] => ControlDecoderOG:OGPortMap.i_reg[5]
i_funCode[0] => ControlDecoderRtype:RtypePortMap.i_reg[0]
i_funCode[1] => ControlDecoderRtype:RtypePortMap.i_reg[1]
i_funCode[2] => ControlDecoderRtype:RtypePortMap.i_reg[2]
i_funCode[3] => ControlDecoderRtype:RtypePortMap.i_reg[3]
i_funCode[4] => ControlDecoderRtype:RtypePortMap.i_reg[4]
i_funCode[5] => ControlDecoderRtype:RtypePortMap.i_reg[5]
o_Halt <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_controlOutput[0] <= mux2t1_16:MuxOutput.o_O[0]
o_controlOutput[1] <= mux2t1_16:MuxOutput.o_O[1]
o_controlOutput[2] <= mux2t1_16:MuxOutput.o_O[2]
o_controlOutput[3] <= mux2t1_16:MuxOutput.o_O[3]
o_controlOutput[4] <= mux2t1_16:MuxOutput.o_O[4]
o_controlOutput[5] <= mux2t1_16:MuxOutput.o_O[5]
o_controlOutput[6] <= mux2t1_16:MuxOutput.o_O[6]
o_controlOutput[7] <= mux2t1_16:MuxOutput.o_O[7]
o_controlOutput[8] <= mux2t1_16:MuxOutput.o_O[8]
o_controlOutput[9] <= mux2t1_16:MuxOutput.o_O[9]
o_controlOutput[10] <= mux2t1_16:MuxOutput.o_O[10]
o_controlOutput[11] <= mux2t1_16:MuxOutput.o_O[11]
o_controlOutput[12] <= mux2t1_16:MuxOutput.o_O[12]
o_controlOutput[13] <= mux2t1_16:MuxOutput.o_O[13]
o_controlOutput[14] <= mux2t1_16:MuxOutput.o_O[14]
o_controlOutput[15] <= mux2t1_16:MuxOutput.o_O[15]


|MIPS_Processor|controlUnit:FullControlunit|controlDecoderOG:OGPortMap
i_reg[0] => Mux0.IN69
i_reg[0] => Mux1.IN69
i_reg[0] => Mux3.IN69
i_reg[0] => Mux4.IN36
i_reg[0] => Mux5.IN69
i_reg[0] => Mux6.IN69
i_reg[0] => Mux7.IN69
i_reg[0] => Mux8.IN69
i_reg[0] => Mux11.IN69
i_reg[0] => Mux12.IN69
i_reg[0] => Mux13.IN69
i_reg[0] => Mux14.IN69
i_reg[0] => Mux15.IN69
i_reg[1] => Mux0.IN68
i_reg[1] => Mux1.IN68
i_reg[1] => Mux2.IN36
i_reg[1] => Mux3.IN68
i_reg[1] => Mux4.IN35
i_reg[1] => Mux5.IN68
i_reg[1] => Mux6.IN68
i_reg[1] => Mux7.IN68
i_reg[1] => Mux8.IN68
i_reg[1] => Mux9.IN36
i_reg[1] => Mux10.IN36
i_reg[1] => Mux11.IN68
i_reg[1] => Mux12.IN68
i_reg[1] => Mux13.IN68
i_reg[1] => Mux14.IN68
i_reg[1] => Mux15.IN68
i_reg[2] => Mux0.IN67
i_reg[2] => Mux1.IN67
i_reg[2] => Mux2.IN35
i_reg[2] => Mux3.IN67
i_reg[2] => Mux4.IN34
i_reg[2] => Mux5.IN67
i_reg[2] => Mux6.IN67
i_reg[2] => Mux7.IN67
i_reg[2] => Mux8.IN67
i_reg[2] => Mux9.IN35
i_reg[2] => Mux10.IN35
i_reg[2] => Mux11.IN67
i_reg[2] => Mux12.IN67
i_reg[2] => Mux13.IN67
i_reg[2] => Mux14.IN67
i_reg[2] => Mux15.IN67
i_reg[3] => Mux0.IN66
i_reg[3] => Mux1.IN66
i_reg[3] => Mux2.IN34
i_reg[3] => Mux3.IN66
i_reg[3] => Mux5.IN66
i_reg[3] => Mux6.IN66
i_reg[3] => Mux7.IN66
i_reg[3] => Mux8.IN66
i_reg[3] => Mux9.IN34
i_reg[3] => Mux10.IN34
i_reg[3] => Mux11.IN66
i_reg[3] => Mux12.IN66
i_reg[3] => Mux13.IN66
i_reg[3] => Mux14.IN66
i_reg[3] => Mux15.IN66
i_reg[4] => Mux0.IN65
i_reg[4] => Mux1.IN65
i_reg[4] => Mux2.IN33
i_reg[4] => Mux3.IN65
i_reg[4] => Mux4.IN33
i_reg[4] => Mux5.IN65
i_reg[4] => Mux6.IN65
i_reg[4] => Mux7.IN65
i_reg[4] => Mux8.IN65
i_reg[4] => Mux9.IN33
i_reg[4] => Mux10.IN33
i_reg[4] => Mux11.IN65
i_reg[4] => Mux12.IN65
i_reg[4] => Mux13.IN65
i_reg[4] => Mux14.IN65
i_reg[4] => Mux15.IN65
i_reg[5] => Mux0.IN64
i_reg[5] => Mux1.IN64
i_reg[5] => Mux2.IN32
i_reg[5] => Mux3.IN64
i_reg[5] => Mux4.IN32
i_reg[5] => Mux5.IN64
i_reg[5] => Mux6.IN64
i_reg[5] => Mux7.IN64
i_reg[5] => Mux8.IN64
i_reg[5] => Mux9.IN32
i_reg[5] => Mux10.IN32
i_reg[5] => Mux11.IN64
i_reg[5] => Mux12.IN64
i_reg[5] => Mux13.IN64
i_reg[5] => Mux14.IN64
i_reg[5] => Mux15.IN64
o_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= <GND>
o_data[16] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|controlDecoderRtype:RtypePortMap
i_write => Mux0.IN128
i_write => Mux1.IN64
i_write => Mux2.IN128
i_write => Mux3.IN128
i_write => Mux4.IN128
i_write => Mux5.IN128
i_write => Mux6.IN128
i_write => Mux7.IN128
i_write => Mux8.IN128
i_write => Mux9.IN128
i_reg[0] => Mux0.IN134
i_reg[0] => Mux1.IN69
i_reg[0] => Mux2.IN134
i_reg[0] => Mux3.IN134
i_reg[0] => Mux4.IN134
i_reg[0] => Mux5.IN134
i_reg[0] => Mux6.IN134
i_reg[0] => Mux7.IN134
i_reg[0] => Mux8.IN134
i_reg[0] => Mux9.IN134
i_reg[1] => Mux0.IN133
i_reg[1] => Mux2.IN133
i_reg[1] => Mux3.IN133
i_reg[1] => Mux4.IN133
i_reg[1] => Mux5.IN133
i_reg[1] => Mux6.IN133
i_reg[1] => Mux7.IN133
i_reg[1] => Mux8.IN133
i_reg[1] => Mux9.IN133
i_reg[2] => Mux0.IN132
i_reg[2] => Mux1.IN68
i_reg[2] => Mux2.IN132
i_reg[2] => Mux3.IN132
i_reg[2] => Mux4.IN132
i_reg[2] => Mux5.IN132
i_reg[2] => Mux6.IN132
i_reg[2] => Mux7.IN132
i_reg[2] => Mux8.IN132
i_reg[2] => Mux9.IN132
i_reg[3] => Mux0.IN131
i_reg[3] => Mux1.IN67
i_reg[3] => Mux2.IN131
i_reg[3] => Mux3.IN131
i_reg[3] => Mux4.IN131
i_reg[3] => Mux5.IN131
i_reg[3] => Mux6.IN131
i_reg[3] => Mux7.IN131
i_reg[3] => Mux8.IN131
i_reg[3] => Mux9.IN131
i_reg[4] => Mux0.IN130
i_reg[4] => Mux1.IN66
i_reg[4] => Mux2.IN130
i_reg[4] => Mux3.IN130
i_reg[4] => Mux4.IN130
i_reg[4] => Mux5.IN130
i_reg[4] => Mux6.IN130
i_reg[4] => Mux7.IN130
i_reg[4] => Mux8.IN130
i_reg[4] => Mux9.IN130
i_reg[5] => Mux0.IN129
i_reg[5] => Mux1.IN65
i_reg[5] => Mux2.IN129
i_reg[5] => Mux3.IN129
i_reg[5] => Mux4.IN129
i_reg[5] => Mux5.IN129
i_reg[5] => Mux6.IN129
i_reg[5] => Mux7.IN129
i_reg[5] => Mux8.IN129
i_reg[5] => Mux9.IN129
o_data[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= <GND>
o_data[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= <VCC>
o_data[9] <= <GND>
o_data[10] <= <GND>
o_data[11] <= <GND>
o_data[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= <GND>
o_data[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|invg:MuxEnable
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:FullControlunit|mux2t1_16:MuxOutput|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest
i_S => mux2t1:G_5Bit_MUX:0:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:1:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:2:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:3:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_5Bit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_5Bit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_5Bit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_5Bit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_5Bit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegWriteDest|mux2t1:\G_5Bit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest
i_S => mux2t1:G_5Bit_MUX:0:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:1:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:2:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:3:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_5Bit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_5Bit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_5Bit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_5Bit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_5Bit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:RegJALDest|mux2t1:\G_5Bit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux
i_S => mux2t1:G_5Bit_MUX:0:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:1:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:2:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:3:MUXI.i_S
i_S => mux2t1:G_5Bit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_5Bit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_5Bit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_5Bit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_5Bit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_5Bit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_5Bit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_5Bit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_5Bit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_5Bit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_5Bit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_5:FLushSelMux|mux2t1:\G_5Bit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|bitExtender:signExt
i_input[0] => o_Output[0].DATAIN
i_input[1] => o_Output[1].DATAIN
i_input[2] => o_Output[2].DATAIN
i_input[3] => o_Output[3].DATAIN
i_input[4] => o_Output[4].DATAIN
i_input[5] => o_Output[5].DATAIN
i_input[6] => o_Output[6].DATAIN
i_input[7] => o_Output[7].DATAIN
i_input[8] => o_Output[8].DATAIN
i_input[9] => o_Output[9].DATAIN
i_input[10] => o_Output[10].DATAIN
i_input[11] => o_Output[11].DATAIN
i_input[12] => o_Output[12].DATAIN
i_input[13] => o_Output[13].DATAIN
i_input[14] => o_Output[14].DATAIN
i_input[15] => Mux0.IN5
i_input[15] => Mux1.IN5
i_input[15] => Mux2.IN5
i_input[15] => Mux3.IN5
i_input[15] => Mux4.IN5
i_input[15] => Mux5.IN5
i_input[15] => Mux6.IN5
i_input[15] => Mux7.IN5
i_input[15] => Mux8.IN5
i_input[15] => Mux9.IN5
i_input[15] => Mux10.IN5
i_input[15] => Mux11.IN5
i_input[15] => Mux12.IN5
i_input[15] => Mux13.IN5
i_input[15] => Mux14.IN5
i_input[15] => Mux15.IN5
i_input[15] => o_Output[15].DATAIN
i_unsigned => Mux0.IN4
i_unsigned => Mux1.IN4
i_unsigned => Mux2.IN4
i_unsigned => Mux3.IN4
i_unsigned => Mux4.IN4
i_unsigned => Mux5.IN4
i_unsigned => Mux6.IN4
i_unsigned => Mux7.IN4
i_unsigned => Mux8.IN4
i_unsigned => Mux9.IN4
i_unsigned => Mux10.IN4
i_unsigned => Mux11.IN4
i_unsigned => Mux12.IN4
i_unsigned => Mux13.IN4
i_unsigned => Mux14.IN4
i_unsigned => Mux15.IN4
o_Output[0] <= i_input[0].DB_MAX_OUTPUT_PORT_TYPE
o_Output[1] <= i_input[1].DB_MAX_OUTPUT_PORT_TYPE
o_Output[2] <= i_input[2].DB_MAX_OUTPUT_PORT_TYPE
o_Output[3] <= i_input[3].DB_MAX_OUTPUT_PORT_TYPE
o_Output[4] <= i_input[4].DB_MAX_OUTPUT_PORT_TYPE
o_Output[5] <= i_input[5].DB_MAX_OUTPUT_PORT_TYPE
o_Output[6] <= i_input[6].DB_MAX_OUTPUT_PORT_TYPE
o_Output[7] <= i_input[7].DB_MAX_OUTPUT_PORT_TYPE
o_Output[8] <= i_input[8].DB_MAX_OUTPUT_PORT_TYPE
o_Output[9] <= i_input[9].DB_MAX_OUTPUT_PORT_TYPE
o_Output[10] <= i_input[10].DB_MAX_OUTPUT_PORT_TYPE
o_Output[11] <= i_input[11].DB_MAX_OUTPUT_PORT_TYPE
o_Output[12] <= i_input[12].DB_MAX_OUTPUT_PORT_TYPE
o_Output[13] <= i_input[13].DB_MAX_OUTPUT_PORT_TYPE
o_Output[14] <= i_input[14].DB_MAX_OUTPUT_PORT_TYPE
o_Output[15] <= i_input[15].DB_MAX_OUTPUT_PORT_TYPE
o_Output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_Output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Mux32_1:JALOrImmed
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAA
i_D0[1] => o_O.DATAA
i_D0[2] => o_O.DATAA
i_D0[3] => o_O.DATAA
i_D0[4] => o_O.DATAA
i_D0[5] => o_O.DATAA
i_D0[6] => o_O.DATAA
i_D0[7] => o_O.DATAA
i_D0[8] => o_O.DATAA
i_D0[9] => o_O.DATAA
i_D0[10] => o_O.DATAA
i_D0[11] => o_O.DATAA
i_D0[12] => o_O.DATAA
i_D0[13] => o_O.DATAA
i_D0[14] => o_O.DATAA
i_D0[15] => o_O.DATAA
i_D0[16] => o_O.DATAA
i_D0[17] => o_O.DATAA
i_D0[18] => o_O.DATAA
i_D0[19] => o_O.DATAA
i_D0[20] => o_O.DATAA
i_D0[21] => o_O.DATAA
i_D0[22] => o_O.DATAA
i_D0[23] => o_O.DATAA
i_D0[24] => o_O.DATAA
i_D0[25] => o_O.DATAA
i_D0[26] => o_O.DATAA
i_D0[27] => o_O.DATAA
i_D0[28] => o_O.DATAA
i_D0[29] => o_O.DATAA
i_D0[30] => o_O.DATAA
i_D0[31] => o_O.DATAA
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Mux32_1:ImmMux
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAA
i_D0[1] => o_O.DATAA
i_D0[2] => o_O.DATAA
i_D0[3] => o_O.DATAA
i_D0[4] => o_O.DATAA
i_D0[5] => o_O.DATAA
i_D0[6] => o_O.DATAA
i_D0[7] => o_O.DATAA
i_D0[8] => o_O.DATAA
i_D0[9] => o_O.DATAA
i_D0[10] => o_O.DATAA
i_D0[11] => o_O.DATAA
i_D0[12] => o_O.DATAA
i_D0[13] => o_O.DATAA
i_D0[14] => o_O.DATAA
i_D0[15] => o_O.DATAA
i_D0[16] => o_O.DATAA
i_D0[17] => o_O.DATAA
i_D0[18] => o_O.DATAA
i_D0[19] => o_O.DATAA
i_D0[20] => o_O.DATAA
i_D0[21] => o_O.DATAA
i_D0[22] => o_O.DATAA
i_D0[23] => o_O.DATAA
i_D0[24] => o_O.DATAA
i_D0[25] => o_O.DATAA
i_D0[26] => o_O.DATAA
i_D0[27] => o_O.DATAA
i_D0[28] => o_O.DATAA
i_D0[29] => o_O.DATAA
i_D0[30] => o_O.DATAA
i_D0[31] => o_O.DATAA
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign
i_rs[0] => addIns:add.i_DA[0]
i_rs[0] => adduIns:addu.i_DA[0]
i_rs[0] => andIns:andInst.i_A[0]
i_rs[0] => notIns:notInst.i_A[0]
i_rs[0] => norIns:norInst.i_A[0]
i_rs[0] => xorIns:xorInst.i_A[0]
i_rs[0] => orIns:orInst.i_A[0]
i_rs[0] => Slt:Sltins.i_rs[0]
i_rs[0] => subIns:sub.i_DA[0]
i_rs[0] => jumpRegister:jumpReg.i_rt[0]
i_rs[0] => move_N:movn.i_rt[0]
i_rs[0] => jump:jumpIns.i_rt[0]
i_rs[0] => jumpAndLink:jumpAndLinkIns.i_rt[0]
i_rs[0] => beq:beqIns.i_rt[0]
i_rs[0] => bne:bneIns.i_rt[0]
i_rs[0] => addiIns:addi.i_DA[0]
i_rs[0] => addiuIns:addiu.i_DA[0]
i_rs[0] => SltImm:Slti.i_rs[0]
i_rs[0] => orImm:ori.i_rs[0]
i_rs[0] => XorImm:Xori.i_rs[0]
i_rs[0] => loadUpperImm:lui.i_rs[0]
i_rs[0] => loadWord:lw.i_rs[0]
i_rs[0] => storeWord:sw.i_rs[0]
i_rs[0] => subuIns:subuInst.i_DA[0]
i_rs[0] => andImmIns:andImmInst.i_A[0]
i_rs[1] => addIns:add.i_DA[1]
i_rs[1] => adduIns:addu.i_DA[1]
i_rs[1] => andIns:andInst.i_A[1]
i_rs[1] => notIns:notInst.i_A[1]
i_rs[1] => norIns:norInst.i_A[1]
i_rs[1] => xorIns:xorInst.i_A[1]
i_rs[1] => orIns:orInst.i_A[1]
i_rs[1] => Slt:Sltins.i_rs[1]
i_rs[1] => subIns:sub.i_DA[1]
i_rs[1] => jumpRegister:jumpReg.i_rt[1]
i_rs[1] => move_N:movn.i_rt[1]
i_rs[1] => jump:jumpIns.i_rt[1]
i_rs[1] => jumpAndLink:jumpAndLinkIns.i_rt[1]
i_rs[1] => beq:beqIns.i_rt[1]
i_rs[1] => bne:bneIns.i_rt[1]
i_rs[1] => addiIns:addi.i_DA[1]
i_rs[1] => addiuIns:addiu.i_DA[1]
i_rs[1] => SltImm:Slti.i_rs[1]
i_rs[1] => orImm:ori.i_rs[1]
i_rs[1] => XorImm:Xori.i_rs[1]
i_rs[1] => loadUpperImm:lui.i_rs[1]
i_rs[1] => loadWord:lw.i_rs[1]
i_rs[1] => storeWord:sw.i_rs[1]
i_rs[1] => subuIns:subuInst.i_DA[1]
i_rs[1] => andImmIns:andImmInst.i_A[1]
i_rs[2] => addIns:add.i_DA[2]
i_rs[2] => adduIns:addu.i_DA[2]
i_rs[2] => andIns:andInst.i_A[2]
i_rs[2] => notIns:notInst.i_A[2]
i_rs[2] => norIns:norInst.i_A[2]
i_rs[2] => xorIns:xorInst.i_A[2]
i_rs[2] => orIns:orInst.i_A[2]
i_rs[2] => Slt:Sltins.i_rs[2]
i_rs[2] => subIns:sub.i_DA[2]
i_rs[2] => jumpRegister:jumpReg.i_rt[2]
i_rs[2] => move_N:movn.i_rt[2]
i_rs[2] => jump:jumpIns.i_rt[2]
i_rs[2] => jumpAndLink:jumpAndLinkIns.i_rt[2]
i_rs[2] => beq:beqIns.i_rt[2]
i_rs[2] => bne:bneIns.i_rt[2]
i_rs[2] => addiIns:addi.i_DA[2]
i_rs[2] => addiuIns:addiu.i_DA[2]
i_rs[2] => SltImm:Slti.i_rs[2]
i_rs[2] => orImm:ori.i_rs[2]
i_rs[2] => XorImm:Xori.i_rs[2]
i_rs[2] => loadUpperImm:lui.i_rs[2]
i_rs[2] => loadWord:lw.i_rs[2]
i_rs[2] => storeWord:sw.i_rs[2]
i_rs[2] => subuIns:subuInst.i_DA[2]
i_rs[2] => andImmIns:andImmInst.i_A[2]
i_rs[3] => addIns:add.i_DA[3]
i_rs[3] => adduIns:addu.i_DA[3]
i_rs[3] => andIns:andInst.i_A[3]
i_rs[3] => notIns:notInst.i_A[3]
i_rs[3] => norIns:norInst.i_A[3]
i_rs[3] => xorIns:xorInst.i_A[3]
i_rs[3] => orIns:orInst.i_A[3]
i_rs[3] => Slt:Sltins.i_rs[3]
i_rs[3] => subIns:sub.i_DA[3]
i_rs[3] => jumpRegister:jumpReg.i_rt[3]
i_rs[3] => move_N:movn.i_rt[3]
i_rs[3] => jump:jumpIns.i_rt[3]
i_rs[3] => jumpAndLink:jumpAndLinkIns.i_rt[3]
i_rs[3] => beq:beqIns.i_rt[3]
i_rs[3] => bne:bneIns.i_rt[3]
i_rs[3] => addiIns:addi.i_DA[3]
i_rs[3] => addiuIns:addiu.i_DA[3]
i_rs[3] => SltImm:Slti.i_rs[3]
i_rs[3] => orImm:ori.i_rs[3]
i_rs[3] => XorImm:Xori.i_rs[3]
i_rs[3] => loadUpperImm:lui.i_rs[3]
i_rs[3] => loadWord:lw.i_rs[3]
i_rs[3] => storeWord:sw.i_rs[3]
i_rs[3] => subuIns:subuInst.i_DA[3]
i_rs[3] => andImmIns:andImmInst.i_A[3]
i_rs[4] => addIns:add.i_DA[4]
i_rs[4] => adduIns:addu.i_DA[4]
i_rs[4] => andIns:andInst.i_A[4]
i_rs[4] => notIns:notInst.i_A[4]
i_rs[4] => norIns:norInst.i_A[4]
i_rs[4] => xorIns:xorInst.i_A[4]
i_rs[4] => orIns:orInst.i_A[4]
i_rs[4] => Slt:Sltins.i_rs[4]
i_rs[4] => subIns:sub.i_DA[4]
i_rs[4] => jumpRegister:jumpReg.i_rt[4]
i_rs[4] => move_N:movn.i_rt[4]
i_rs[4] => jump:jumpIns.i_rt[4]
i_rs[4] => jumpAndLink:jumpAndLinkIns.i_rt[4]
i_rs[4] => beq:beqIns.i_rt[4]
i_rs[4] => bne:bneIns.i_rt[4]
i_rs[4] => addiIns:addi.i_DA[4]
i_rs[4] => addiuIns:addiu.i_DA[4]
i_rs[4] => SltImm:Slti.i_rs[4]
i_rs[4] => orImm:ori.i_rs[4]
i_rs[4] => XorImm:Xori.i_rs[4]
i_rs[4] => loadUpperImm:lui.i_rs[4]
i_rs[4] => loadWord:lw.i_rs[4]
i_rs[4] => storeWord:sw.i_rs[4]
i_rs[4] => subuIns:subuInst.i_DA[4]
i_rs[4] => andImmIns:andImmInst.i_A[4]
i_rs[5] => addIns:add.i_DA[5]
i_rs[5] => adduIns:addu.i_DA[5]
i_rs[5] => andIns:andInst.i_A[5]
i_rs[5] => notIns:notInst.i_A[5]
i_rs[5] => norIns:norInst.i_A[5]
i_rs[5] => xorIns:xorInst.i_A[5]
i_rs[5] => orIns:orInst.i_A[5]
i_rs[5] => Slt:Sltins.i_rs[5]
i_rs[5] => subIns:sub.i_DA[5]
i_rs[5] => jumpRegister:jumpReg.i_rt[5]
i_rs[5] => move_N:movn.i_rt[5]
i_rs[5] => jump:jumpIns.i_rt[5]
i_rs[5] => jumpAndLink:jumpAndLinkIns.i_rt[5]
i_rs[5] => beq:beqIns.i_rt[5]
i_rs[5] => bne:bneIns.i_rt[5]
i_rs[5] => addiIns:addi.i_DA[5]
i_rs[5] => addiuIns:addiu.i_DA[5]
i_rs[5] => SltImm:Slti.i_rs[5]
i_rs[5] => orImm:ori.i_rs[5]
i_rs[5] => XorImm:Xori.i_rs[5]
i_rs[5] => loadUpperImm:lui.i_rs[5]
i_rs[5] => loadWord:lw.i_rs[5]
i_rs[5] => storeWord:sw.i_rs[5]
i_rs[5] => subuIns:subuInst.i_DA[5]
i_rs[5] => andImmIns:andImmInst.i_A[5]
i_rs[6] => addIns:add.i_DA[6]
i_rs[6] => adduIns:addu.i_DA[6]
i_rs[6] => andIns:andInst.i_A[6]
i_rs[6] => notIns:notInst.i_A[6]
i_rs[6] => norIns:norInst.i_A[6]
i_rs[6] => xorIns:xorInst.i_A[6]
i_rs[6] => orIns:orInst.i_A[6]
i_rs[6] => Slt:Sltins.i_rs[6]
i_rs[6] => subIns:sub.i_DA[6]
i_rs[6] => jumpRegister:jumpReg.i_rt[6]
i_rs[6] => move_N:movn.i_rt[6]
i_rs[6] => jump:jumpIns.i_rt[6]
i_rs[6] => jumpAndLink:jumpAndLinkIns.i_rt[6]
i_rs[6] => beq:beqIns.i_rt[6]
i_rs[6] => bne:bneIns.i_rt[6]
i_rs[6] => addiIns:addi.i_DA[6]
i_rs[6] => addiuIns:addiu.i_DA[6]
i_rs[6] => SltImm:Slti.i_rs[6]
i_rs[6] => orImm:ori.i_rs[6]
i_rs[6] => XorImm:Xori.i_rs[6]
i_rs[6] => loadUpperImm:lui.i_rs[6]
i_rs[6] => loadWord:lw.i_rs[6]
i_rs[6] => storeWord:sw.i_rs[6]
i_rs[6] => subuIns:subuInst.i_DA[6]
i_rs[6] => andImmIns:andImmInst.i_A[6]
i_rs[7] => addIns:add.i_DA[7]
i_rs[7] => adduIns:addu.i_DA[7]
i_rs[7] => andIns:andInst.i_A[7]
i_rs[7] => notIns:notInst.i_A[7]
i_rs[7] => norIns:norInst.i_A[7]
i_rs[7] => xorIns:xorInst.i_A[7]
i_rs[7] => orIns:orInst.i_A[7]
i_rs[7] => Slt:Sltins.i_rs[7]
i_rs[7] => subIns:sub.i_DA[7]
i_rs[7] => jumpRegister:jumpReg.i_rt[7]
i_rs[7] => move_N:movn.i_rt[7]
i_rs[7] => jump:jumpIns.i_rt[7]
i_rs[7] => jumpAndLink:jumpAndLinkIns.i_rt[7]
i_rs[7] => beq:beqIns.i_rt[7]
i_rs[7] => bne:bneIns.i_rt[7]
i_rs[7] => addiIns:addi.i_DA[7]
i_rs[7] => addiuIns:addiu.i_DA[7]
i_rs[7] => SltImm:Slti.i_rs[7]
i_rs[7] => orImm:ori.i_rs[7]
i_rs[7] => XorImm:Xori.i_rs[7]
i_rs[7] => loadUpperImm:lui.i_rs[7]
i_rs[7] => loadWord:lw.i_rs[7]
i_rs[7] => storeWord:sw.i_rs[7]
i_rs[7] => subuIns:subuInst.i_DA[7]
i_rs[7] => andImmIns:andImmInst.i_A[7]
i_rs[8] => addIns:add.i_DA[8]
i_rs[8] => adduIns:addu.i_DA[8]
i_rs[8] => andIns:andInst.i_A[8]
i_rs[8] => notIns:notInst.i_A[8]
i_rs[8] => norIns:norInst.i_A[8]
i_rs[8] => xorIns:xorInst.i_A[8]
i_rs[8] => orIns:orInst.i_A[8]
i_rs[8] => Slt:Sltins.i_rs[8]
i_rs[8] => subIns:sub.i_DA[8]
i_rs[8] => jumpRegister:jumpReg.i_rt[8]
i_rs[8] => move_N:movn.i_rt[8]
i_rs[8] => jump:jumpIns.i_rt[8]
i_rs[8] => jumpAndLink:jumpAndLinkIns.i_rt[8]
i_rs[8] => beq:beqIns.i_rt[8]
i_rs[8] => bne:bneIns.i_rt[8]
i_rs[8] => addiIns:addi.i_DA[8]
i_rs[8] => addiuIns:addiu.i_DA[8]
i_rs[8] => SltImm:Slti.i_rs[8]
i_rs[8] => orImm:ori.i_rs[8]
i_rs[8] => XorImm:Xori.i_rs[8]
i_rs[8] => loadUpperImm:lui.i_rs[8]
i_rs[8] => loadWord:lw.i_rs[8]
i_rs[8] => storeWord:sw.i_rs[8]
i_rs[8] => subuIns:subuInst.i_DA[8]
i_rs[8] => andImmIns:andImmInst.i_A[8]
i_rs[9] => addIns:add.i_DA[9]
i_rs[9] => adduIns:addu.i_DA[9]
i_rs[9] => andIns:andInst.i_A[9]
i_rs[9] => notIns:notInst.i_A[9]
i_rs[9] => norIns:norInst.i_A[9]
i_rs[9] => xorIns:xorInst.i_A[9]
i_rs[9] => orIns:orInst.i_A[9]
i_rs[9] => Slt:Sltins.i_rs[9]
i_rs[9] => subIns:sub.i_DA[9]
i_rs[9] => jumpRegister:jumpReg.i_rt[9]
i_rs[9] => move_N:movn.i_rt[9]
i_rs[9] => jump:jumpIns.i_rt[9]
i_rs[9] => jumpAndLink:jumpAndLinkIns.i_rt[9]
i_rs[9] => beq:beqIns.i_rt[9]
i_rs[9] => bne:bneIns.i_rt[9]
i_rs[9] => addiIns:addi.i_DA[9]
i_rs[9] => addiuIns:addiu.i_DA[9]
i_rs[9] => SltImm:Slti.i_rs[9]
i_rs[9] => orImm:ori.i_rs[9]
i_rs[9] => XorImm:Xori.i_rs[9]
i_rs[9] => loadUpperImm:lui.i_rs[9]
i_rs[9] => loadWord:lw.i_rs[9]
i_rs[9] => storeWord:sw.i_rs[9]
i_rs[9] => subuIns:subuInst.i_DA[9]
i_rs[9] => andImmIns:andImmInst.i_A[9]
i_rs[10] => addIns:add.i_DA[10]
i_rs[10] => adduIns:addu.i_DA[10]
i_rs[10] => andIns:andInst.i_A[10]
i_rs[10] => notIns:notInst.i_A[10]
i_rs[10] => norIns:norInst.i_A[10]
i_rs[10] => xorIns:xorInst.i_A[10]
i_rs[10] => orIns:orInst.i_A[10]
i_rs[10] => Slt:Sltins.i_rs[10]
i_rs[10] => subIns:sub.i_DA[10]
i_rs[10] => jumpRegister:jumpReg.i_rt[10]
i_rs[10] => move_N:movn.i_rt[10]
i_rs[10] => jump:jumpIns.i_rt[10]
i_rs[10] => jumpAndLink:jumpAndLinkIns.i_rt[10]
i_rs[10] => beq:beqIns.i_rt[10]
i_rs[10] => bne:bneIns.i_rt[10]
i_rs[10] => addiIns:addi.i_DA[10]
i_rs[10] => addiuIns:addiu.i_DA[10]
i_rs[10] => SltImm:Slti.i_rs[10]
i_rs[10] => orImm:ori.i_rs[10]
i_rs[10] => XorImm:Xori.i_rs[10]
i_rs[10] => loadUpperImm:lui.i_rs[10]
i_rs[10] => loadWord:lw.i_rs[10]
i_rs[10] => storeWord:sw.i_rs[10]
i_rs[10] => subuIns:subuInst.i_DA[10]
i_rs[10] => andImmIns:andImmInst.i_A[10]
i_rs[11] => addIns:add.i_DA[11]
i_rs[11] => adduIns:addu.i_DA[11]
i_rs[11] => andIns:andInst.i_A[11]
i_rs[11] => notIns:notInst.i_A[11]
i_rs[11] => norIns:norInst.i_A[11]
i_rs[11] => xorIns:xorInst.i_A[11]
i_rs[11] => orIns:orInst.i_A[11]
i_rs[11] => Slt:Sltins.i_rs[11]
i_rs[11] => subIns:sub.i_DA[11]
i_rs[11] => jumpRegister:jumpReg.i_rt[11]
i_rs[11] => move_N:movn.i_rt[11]
i_rs[11] => jump:jumpIns.i_rt[11]
i_rs[11] => jumpAndLink:jumpAndLinkIns.i_rt[11]
i_rs[11] => beq:beqIns.i_rt[11]
i_rs[11] => bne:bneIns.i_rt[11]
i_rs[11] => addiIns:addi.i_DA[11]
i_rs[11] => addiuIns:addiu.i_DA[11]
i_rs[11] => SltImm:Slti.i_rs[11]
i_rs[11] => orImm:ori.i_rs[11]
i_rs[11] => XorImm:Xori.i_rs[11]
i_rs[11] => loadUpperImm:lui.i_rs[11]
i_rs[11] => loadWord:lw.i_rs[11]
i_rs[11] => storeWord:sw.i_rs[11]
i_rs[11] => subuIns:subuInst.i_DA[11]
i_rs[11] => andImmIns:andImmInst.i_A[11]
i_rs[12] => addIns:add.i_DA[12]
i_rs[12] => adduIns:addu.i_DA[12]
i_rs[12] => andIns:andInst.i_A[12]
i_rs[12] => notIns:notInst.i_A[12]
i_rs[12] => norIns:norInst.i_A[12]
i_rs[12] => xorIns:xorInst.i_A[12]
i_rs[12] => orIns:orInst.i_A[12]
i_rs[12] => Slt:Sltins.i_rs[12]
i_rs[12] => subIns:sub.i_DA[12]
i_rs[12] => jumpRegister:jumpReg.i_rt[12]
i_rs[12] => move_N:movn.i_rt[12]
i_rs[12] => jump:jumpIns.i_rt[12]
i_rs[12] => jumpAndLink:jumpAndLinkIns.i_rt[12]
i_rs[12] => beq:beqIns.i_rt[12]
i_rs[12] => bne:bneIns.i_rt[12]
i_rs[12] => addiIns:addi.i_DA[12]
i_rs[12] => addiuIns:addiu.i_DA[12]
i_rs[12] => SltImm:Slti.i_rs[12]
i_rs[12] => orImm:ori.i_rs[12]
i_rs[12] => XorImm:Xori.i_rs[12]
i_rs[12] => loadUpperImm:lui.i_rs[12]
i_rs[12] => loadWord:lw.i_rs[12]
i_rs[12] => storeWord:sw.i_rs[12]
i_rs[12] => subuIns:subuInst.i_DA[12]
i_rs[12] => andImmIns:andImmInst.i_A[12]
i_rs[13] => addIns:add.i_DA[13]
i_rs[13] => adduIns:addu.i_DA[13]
i_rs[13] => andIns:andInst.i_A[13]
i_rs[13] => notIns:notInst.i_A[13]
i_rs[13] => norIns:norInst.i_A[13]
i_rs[13] => xorIns:xorInst.i_A[13]
i_rs[13] => orIns:orInst.i_A[13]
i_rs[13] => Slt:Sltins.i_rs[13]
i_rs[13] => subIns:sub.i_DA[13]
i_rs[13] => jumpRegister:jumpReg.i_rt[13]
i_rs[13] => move_N:movn.i_rt[13]
i_rs[13] => jump:jumpIns.i_rt[13]
i_rs[13] => jumpAndLink:jumpAndLinkIns.i_rt[13]
i_rs[13] => beq:beqIns.i_rt[13]
i_rs[13] => bne:bneIns.i_rt[13]
i_rs[13] => addiIns:addi.i_DA[13]
i_rs[13] => addiuIns:addiu.i_DA[13]
i_rs[13] => SltImm:Slti.i_rs[13]
i_rs[13] => orImm:ori.i_rs[13]
i_rs[13] => XorImm:Xori.i_rs[13]
i_rs[13] => loadUpperImm:lui.i_rs[13]
i_rs[13] => loadWord:lw.i_rs[13]
i_rs[13] => storeWord:sw.i_rs[13]
i_rs[13] => subuIns:subuInst.i_DA[13]
i_rs[13] => andImmIns:andImmInst.i_A[13]
i_rs[14] => addIns:add.i_DA[14]
i_rs[14] => adduIns:addu.i_DA[14]
i_rs[14] => andIns:andInst.i_A[14]
i_rs[14] => notIns:notInst.i_A[14]
i_rs[14] => norIns:norInst.i_A[14]
i_rs[14] => xorIns:xorInst.i_A[14]
i_rs[14] => orIns:orInst.i_A[14]
i_rs[14] => Slt:Sltins.i_rs[14]
i_rs[14] => subIns:sub.i_DA[14]
i_rs[14] => jumpRegister:jumpReg.i_rt[14]
i_rs[14] => move_N:movn.i_rt[14]
i_rs[14] => jump:jumpIns.i_rt[14]
i_rs[14] => jumpAndLink:jumpAndLinkIns.i_rt[14]
i_rs[14] => beq:beqIns.i_rt[14]
i_rs[14] => bne:bneIns.i_rt[14]
i_rs[14] => addiIns:addi.i_DA[14]
i_rs[14] => addiuIns:addiu.i_DA[14]
i_rs[14] => SltImm:Slti.i_rs[14]
i_rs[14] => orImm:ori.i_rs[14]
i_rs[14] => XorImm:Xori.i_rs[14]
i_rs[14] => loadUpperImm:lui.i_rs[14]
i_rs[14] => loadWord:lw.i_rs[14]
i_rs[14] => storeWord:sw.i_rs[14]
i_rs[14] => subuIns:subuInst.i_DA[14]
i_rs[14] => andImmIns:andImmInst.i_A[14]
i_rs[15] => addIns:add.i_DA[15]
i_rs[15] => adduIns:addu.i_DA[15]
i_rs[15] => andIns:andInst.i_A[15]
i_rs[15] => notIns:notInst.i_A[15]
i_rs[15] => norIns:norInst.i_A[15]
i_rs[15] => xorIns:xorInst.i_A[15]
i_rs[15] => orIns:orInst.i_A[15]
i_rs[15] => Slt:Sltins.i_rs[15]
i_rs[15] => subIns:sub.i_DA[15]
i_rs[15] => jumpRegister:jumpReg.i_rt[15]
i_rs[15] => move_N:movn.i_rt[15]
i_rs[15] => jump:jumpIns.i_rt[15]
i_rs[15] => jumpAndLink:jumpAndLinkIns.i_rt[15]
i_rs[15] => beq:beqIns.i_rt[15]
i_rs[15] => bne:bneIns.i_rt[15]
i_rs[15] => addiIns:addi.i_DA[15]
i_rs[15] => addiuIns:addiu.i_DA[15]
i_rs[15] => SltImm:Slti.i_rs[15]
i_rs[15] => orImm:ori.i_rs[15]
i_rs[15] => XorImm:Xori.i_rs[15]
i_rs[15] => loadUpperImm:lui.i_rs[15]
i_rs[15] => loadWord:lw.i_rs[15]
i_rs[15] => storeWord:sw.i_rs[15]
i_rs[15] => subuIns:subuInst.i_DA[15]
i_rs[15] => andImmIns:andImmInst.i_A[15]
i_rs[16] => addIns:add.i_DA[16]
i_rs[16] => adduIns:addu.i_DA[16]
i_rs[16] => andIns:andInst.i_A[16]
i_rs[16] => notIns:notInst.i_A[16]
i_rs[16] => norIns:norInst.i_A[16]
i_rs[16] => xorIns:xorInst.i_A[16]
i_rs[16] => orIns:orInst.i_A[16]
i_rs[16] => Slt:Sltins.i_rs[16]
i_rs[16] => subIns:sub.i_DA[16]
i_rs[16] => jumpRegister:jumpReg.i_rt[16]
i_rs[16] => move_N:movn.i_rt[16]
i_rs[16] => jump:jumpIns.i_rt[16]
i_rs[16] => jumpAndLink:jumpAndLinkIns.i_rt[16]
i_rs[16] => beq:beqIns.i_rt[16]
i_rs[16] => bne:bneIns.i_rt[16]
i_rs[16] => addiIns:addi.i_DA[16]
i_rs[16] => addiuIns:addiu.i_DA[16]
i_rs[16] => SltImm:Slti.i_rs[16]
i_rs[16] => orImm:ori.i_rs[16]
i_rs[16] => XorImm:Xori.i_rs[16]
i_rs[16] => loadUpperImm:lui.i_rs[16]
i_rs[16] => loadWord:lw.i_rs[16]
i_rs[16] => storeWord:sw.i_rs[16]
i_rs[16] => subuIns:subuInst.i_DA[16]
i_rs[16] => andImmIns:andImmInst.i_A[16]
i_rs[17] => addIns:add.i_DA[17]
i_rs[17] => adduIns:addu.i_DA[17]
i_rs[17] => andIns:andInst.i_A[17]
i_rs[17] => notIns:notInst.i_A[17]
i_rs[17] => norIns:norInst.i_A[17]
i_rs[17] => xorIns:xorInst.i_A[17]
i_rs[17] => orIns:orInst.i_A[17]
i_rs[17] => Slt:Sltins.i_rs[17]
i_rs[17] => subIns:sub.i_DA[17]
i_rs[17] => jumpRegister:jumpReg.i_rt[17]
i_rs[17] => move_N:movn.i_rt[17]
i_rs[17] => jump:jumpIns.i_rt[17]
i_rs[17] => jumpAndLink:jumpAndLinkIns.i_rt[17]
i_rs[17] => beq:beqIns.i_rt[17]
i_rs[17] => bne:bneIns.i_rt[17]
i_rs[17] => addiIns:addi.i_DA[17]
i_rs[17] => addiuIns:addiu.i_DA[17]
i_rs[17] => SltImm:Slti.i_rs[17]
i_rs[17] => orImm:ori.i_rs[17]
i_rs[17] => XorImm:Xori.i_rs[17]
i_rs[17] => loadUpperImm:lui.i_rs[17]
i_rs[17] => loadWord:lw.i_rs[17]
i_rs[17] => storeWord:sw.i_rs[17]
i_rs[17] => subuIns:subuInst.i_DA[17]
i_rs[17] => andImmIns:andImmInst.i_A[17]
i_rs[18] => addIns:add.i_DA[18]
i_rs[18] => adduIns:addu.i_DA[18]
i_rs[18] => andIns:andInst.i_A[18]
i_rs[18] => notIns:notInst.i_A[18]
i_rs[18] => norIns:norInst.i_A[18]
i_rs[18] => xorIns:xorInst.i_A[18]
i_rs[18] => orIns:orInst.i_A[18]
i_rs[18] => Slt:Sltins.i_rs[18]
i_rs[18] => subIns:sub.i_DA[18]
i_rs[18] => jumpRegister:jumpReg.i_rt[18]
i_rs[18] => move_N:movn.i_rt[18]
i_rs[18] => jump:jumpIns.i_rt[18]
i_rs[18] => jumpAndLink:jumpAndLinkIns.i_rt[18]
i_rs[18] => beq:beqIns.i_rt[18]
i_rs[18] => bne:bneIns.i_rt[18]
i_rs[18] => addiIns:addi.i_DA[18]
i_rs[18] => addiuIns:addiu.i_DA[18]
i_rs[18] => SltImm:Slti.i_rs[18]
i_rs[18] => orImm:ori.i_rs[18]
i_rs[18] => XorImm:Xori.i_rs[18]
i_rs[18] => loadUpperImm:lui.i_rs[18]
i_rs[18] => loadWord:lw.i_rs[18]
i_rs[18] => storeWord:sw.i_rs[18]
i_rs[18] => subuIns:subuInst.i_DA[18]
i_rs[18] => andImmIns:andImmInst.i_A[18]
i_rs[19] => addIns:add.i_DA[19]
i_rs[19] => adduIns:addu.i_DA[19]
i_rs[19] => andIns:andInst.i_A[19]
i_rs[19] => notIns:notInst.i_A[19]
i_rs[19] => norIns:norInst.i_A[19]
i_rs[19] => xorIns:xorInst.i_A[19]
i_rs[19] => orIns:orInst.i_A[19]
i_rs[19] => Slt:Sltins.i_rs[19]
i_rs[19] => subIns:sub.i_DA[19]
i_rs[19] => jumpRegister:jumpReg.i_rt[19]
i_rs[19] => move_N:movn.i_rt[19]
i_rs[19] => jump:jumpIns.i_rt[19]
i_rs[19] => jumpAndLink:jumpAndLinkIns.i_rt[19]
i_rs[19] => beq:beqIns.i_rt[19]
i_rs[19] => bne:bneIns.i_rt[19]
i_rs[19] => addiIns:addi.i_DA[19]
i_rs[19] => addiuIns:addiu.i_DA[19]
i_rs[19] => SltImm:Slti.i_rs[19]
i_rs[19] => orImm:ori.i_rs[19]
i_rs[19] => XorImm:Xori.i_rs[19]
i_rs[19] => loadUpperImm:lui.i_rs[19]
i_rs[19] => loadWord:lw.i_rs[19]
i_rs[19] => storeWord:sw.i_rs[19]
i_rs[19] => subuIns:subuInst.i_DA[19]
i_rs[19] => andImmIns:andImmInst.i_A[19]
i_rs[20] => addIns:add.i_DA[20]
i_rs[20] => adduIns:addu.i_DA[20]
i_rs[20] => andIns:andInst.i_A[20]
i_rs[20] => notIns:notInst.i_A[20]
i_rs[20] => norIns:norInst.i_A[20]
i_rs[20] => xorIns:xorInst.i_A[20]
i_rs[20] => orIns:orInst.i_A[20]
i_rs[20] => Slt:Sltins.i_rs[20]
i_rs[20] => subIns:sub.i_DA[20]
i_rs[20] => jumpRegister:jumpReg.i_rt[20]
i_rs[20] => move_N:movn.i_rt[20]
i_rs[20] => jump:jumpIns.i_rt[20]
i_rs[20] => jumpAndLink:jumpAndLinkIns.i_rt[20]
i_rs[20] => beq:beqIns.i_rt[20]
i_rs[20] => bne:bneIns.i_rt[20]
i_rs[20] => addiIns:addi.i_DA[20]
i_rs[20] => addiuIns:addiu.i_DA[20]
i_rs[20] => SltImm:Slti.i_rs[20]
i_rs[20] => orImm:ori.i_rs[20]
i_rs[20] => XorImm:Xori.i_rs[20]
i_rs[20] => loadUpperImm:lui.i_rs[20]
i_rs[20] => loadWord:lw.i_rs[20]
i_rs[20] => storeWord:sw.i_rs[20]
i_rs[20] => subuIns:subuInst.i_DA[20]
i_rs[20] => andImmIns:andImmInst.i_A[20]
i_rs[21] => addIns:add.i_DA[21]
i_rs[21] => adduIns:addu.i_DA[21]
i_rs[21] => andIns:andInst.i_A[21]
i_rs[21] => notIns:notInst.i_A[21]
i_rs[21] => norIns:norInst.i_A[21]
i_rs[21] => xorIns:xorInst.i_A[21]
i_rs[21] => orIns:orInst.i_A[21]
i_rs[21] => Slt:Sltins.i_rs[21]
i_rs[21] => subIns:sub.i_DA[21]
i_rs[21] => jumpRegister:jumpReg.i_rt[21]
i_rs[21] => move_N:movn.i_rt[21]
i_rs[21] => jump:jumpIns.i_rt[21]
i_rs[21] => jumpAndLink:jumpAndLinkIns.i_rt[21]
i_rs[21] => beq:beqIns.i_rt[21]
i_rs[21] => bne:bneIns.i_rt[21]
i_rs[21] => addiIns:addi.i_DA[21]
i_rs[21] => addiuIns:addiu.i_DA[21]
i_rs[21] => SltImm:Slti.i_rs[21]
i_rs[21] => orImm:ori.i_rs[21]
i_rs[21] => XorImm:Xori.i_rs[21]
i_rs[21] => loadUpperImm:lui.i_rs[21]
i_rs[21] => loadWord:lw.i_rs[21]
i_rs[21] => storeWord:sw.i_rs[21]
i_rs[21] => subuIns:subuInst.i_DA[21]
i_rs[21] => andImmIns:andImmInst.i_A[21]
i_rs[22] => addIns:add.i_DA[22]
i_rs[22] => adduIns:addu.i_DA[22]
i_rs[22] => andIns:andInst.i_A[22]
i_rs[22] => notIns:notInst.i_A[22]
i_rs[22] => norIns:norInst.i_A[22]
i_rs[22] => xorIns:xorInst.i_A[22]
i_rs[22] => orIns:orInst.i_A[22]
i_rs[22] => Slt:Sltins.i_rs[22]
i_rs[22] => subIns:sub.i_DA[22]
i_rs[22] => jumpRegister:jumpReg.i_rt[22]
i_rs[22] => move_N:movn.i_rt[22]
i_rs[22] => jump:jumpIns.i_rt[22]
i_rs[22] => jumpAndLink:jumpAndLinkIns.i_rt[22]
i_rs[22] => beq:beqIns.i_rt[22]
i_rs[22] => bne:bneIns.i_rt[22]
i_rs[22] => addiIns:addi.i_DA[22]
i_rs[22] => addiuIns:addiu.i_DA[22]
i_rs[22] => SltImm:Slti.i_rs[22]
i_rs[22] => orImm:ori.i_rs[22]
i_rs[22] => XorImm:Xori.i_rs[22]
i_rs[22] => loadUpperImm:lui.i_rs[22]
i_rs[22] => loadWord:lw.i_rs[22]
i_rs[22] => storeWord:sw.i_rs[22]
i_rs[22] => subuIns:subuInst.i_DA[22]
i_rs[22] => andImmIns:andImmInst.i_A[22]
i_rs[23] => addIns:add.i_DA[23]
i_rs[23] => adduIns:addu.i_DA[23]
i_rs[23] => andIns:andInst.i_A[23]
i_rs[23] => notIns:notInst.i_A[23]
i_rs[23] => norIns:norInst.i_A[23]
i_rs[23] => xorIns:xorInst.i_A[23]
i_rs[23] => orIns:orInst.i_A[23]
i_rs[23] => Slt:Sltins.i_rs[23]
i_rs[23] => subIns:sub.i_DA[23]
i_rs[23] => jumpRegister:jumpReg.i_rt[23]
i_rs[23] => move_N:movn.i_rt[23]
i_rs[23] => jump:jumpIns.i_rt[23]
i_rs[23] => jumpAndLink:jumpAndLinkIns.i_rt[23]
i_rs[23] => beq:beqIns.i_rt[23]
i_rs[23] => bne:bneIns.i_rt[23]
i_rs[23] => addiIns:addi.i_DA[23]
i_rs[23] => addiuIns:addiu.i_DA[23]
i_rs[23] => SltImm:Slti.i_rs[23]
i_rs[23] => orImm:ori.i_rs[23]
i_rs[23] => XorImm:Xori.i_rs[23]
i_rs[23] => loadUpperImm:lui.i_rs[23]
i_rs[23] => loadWord:lw.i_rs[23]
i_rs[23] => storeWord:sw.i_rs[23]
i_rs[23] => subuIns:subuInst.i_DA[23]
i_rs[23] => andImmIns:andImmInst.i_A[23]
i_rs[24] => addIns:add.i_DA[24]
i_rs[24] => adduIns:addu.i_DA[24]
i_rs[24] => andIns:andInst.i_A[24]
i_rs[24] => notIns:notInst.i_A[24]
i_rs[24] => norIns:norInst.i_A[24]
i_rs[24] => xorIns:xorInst.i_A[24]
i_rs[24] => orIns:orInst.i_A[24]
i_rs[24] => Slt:Sltins.i_rs[24]
i_rs[24] => subIns:sub.i_DA[24]
i_rs[24] => jumpRegister:jumpReg.i_rt[24]
i_rs[24] => move_N:movn.i_rt[24]
i_rs[24] => jump:jumpIns.i_rt[24]
i_rs[24] => jumpAndLink:jumpAndLinkIns.i_rt[24]
i_rs[24] => beq:beqIns.i_rt[24]
i_rs[24] => bne:bneIns.i_rt[24]
i_rs[24] => addiIns:addi.i_DA[24]
i_rs[24] => addiuIns:addiu.i_DA[24]
i_rs[24] => SltImm:Slti.i_rs[24]
i_rs[24] => orImm:ori.i_rs[24]
i_rs[24] => XorImm:Xori.i_rs[24]
i_rs[24] => loadUpperImm:lui.i_rs[24]
i_rs[24] => loadWord:lw.i_rs[24]
i_rs[24] => storeWord:sw.i_rs[24]
i_rs[24] => subuIns:subuInst.i_DA[24]
i_rs[24] => andImmIns:andImmInst.i_A[24]
i_rs[25] => addIns:add.i_DA[25]
i_rs[25] => adduIns:addu.i_DA[25]
i_rs[25] => andIns:andInst.i_A[25]
i_rs[25] => notIns:notInst.i_A[25]
i_rs[25] => norIns:norInst.i_A[25]
i_rs[25] => xorIns:xorInst.i_A[25]
i_rs[25] => orIns:orInst.i_A[25]
i_rs[25] => Slt:Sltins.i_rs[25]
i_rs[25] => subIns:sub.i_DA[25]
i_rs[25] => jumpRegister:jumpReg.i_rt[25]
i_rs[25] => move_N:movn.i_rt[25]
i_rs[25] => jump:jumpIns.i_rt[25]
i_rs[25] => jumpAndLink:jumpAndLinkIns.i_rt[25]
i_rs[25] => beq:beqIns.i_rt[25]
i_rs[25] => bne:bneIns.i_rt[25]
i_rs[25] => addiIns:addi.i_DA[25]
i_rs[25] => addiuIns:addiu.i_DA[25]
i_rs[25] => SltImm:Slti.i_rs[25]
i_rs[25] => orImm:ori.i_rs[25]
i_rs[25] => XorImm:Xori.i_rs[25]
i_rs[25] => loadUpperImm:lui.i_rs[25]
i_rs[25] => loadWord:lw.i_rs[25]
i_rs[25] => storeWord:sw.i_rs[25]
i_rs[25] => subuIns:subuInst.i_DA[25]
i_rs[25] => andImmIns:andImmInst.i_A[25]
i_rs[26] => addIns:add.i_DA[26]
i_rs[26] => adduIns:addu.i_DA[26]
i_rs[26] => andIns:andInst.i_A[26]
i_rs[26] => notIns:notInst.i_A[26]
i_rs[26] => norIns:norInst.i_A[26]
i_rs[26] => xorIns:xorInst.i_A[26]
i_rs[26] => orIns:orInst.i_A[26]
i_rs[26] => Slt:Sltins.i_rs[26]
i_rs[26] => subIns:sub.i_DA[26]
i_rs[26] => jumpRegister:jumpReg.i_rt[26]
i_rs[26] => move_N:movn.i_rt[26]
i_rs[26] => jump:jumpIns.i_rt[26]
i_rs[26] => jumpAndLink:jumpAndLinkIns.i_rt[26]
i_rs[26] => beq:beqIns.i_rt[26]
i_rs[26] => bne:bneIns.i_rt[26]
i_rs[26] => addiIns:addi.i_DA[26]
i_rs[26] => addiuIns:addiu.i_DA[26]
i_rs[26] => SltImm:Slti.i_rs[26]
i_rs[26] => orImm:ori.i_rs[26]
i_rs[26] => XorImm:Xori.i_rs[26]
i_rs[26] => loadUpperImm:lui.i_rs[26]
i_rs[26] => loadWord:lw.i_rs[26]
i_rs[26] => storeWord:sw.i_rs[26]
i_rs[26] => subuIns:subuInst.i_DA[26]
i_rs[26] => andImmIns:andImmInst.i_A[26]
i_rs[27] => addIns:add.i_DA[27]
i_rs[27] => adduIns:addu.i_DA[27]
i_rs[27] => andIns:andInst.i_A[27]
i_rs[27] => notIns:notInst.i_A[27]
i_rs[27] => norIns:norInst.i_A[27]
i_rs[27] => xorIns:xorInst.i_A[27]
i_rs[27] => orIns:orInst.i_A[27]
i_rs[27] => Slt:Sltins.i_rs[27]
i_rs[27] => subIns:sub.i_DA[27]
i_rs[27] => jumpRegister:jumpReg.i_rt[27]
i_rs[27] => move_N:movn.i_rt[27]
i_rs[27] => jump:jumpIns.i_rt[27]
i_rs[27] => jumpAndLink:jumpAndLinkIns.i_rt[27]
i_rs[27] => beq:beqIns.i_rt[27]
i_rs[27] => bne:bneIns.i_rt[27]
i_rs[27] => addiIns:addi.i_DA[27]
i_rs[27] => addiuIns:addiu.i_DA[27]
i_rs[27] => SltImm:Slti.i_rs[27]
i_rs[27] => orImm:ori.i_rs[27]
i_rs[27] => XorImm:Xori.i_rs[27]
i_rs[27] => loadUpperImm:lui.i_rs[27]
i_rs[27] => loadWord:lw.i_rs[27]
i_rs[27] => storeWord:sw.i_rs[27]
i_rs[27] => subuIns:subuInst.i_DA[27]
i_rs[27] => andImmIns:andImmInst.i_A[27]
i_rs[28] => addIns:add.i_DA[28]
i_rs[28] => adduIns:addu.i_DA[28]
i_rs[28] => andIns:andInst.i_A[28]
i_rs[28] => notIns:notInst.i_A[28]
i_rs[28] => norIns:norInst.i_A[28]
i_rs[28] => xorIns:xorInst.i_A[28]
i_rs[28] => orIns:orInst.i_A[28]
i_rs[28] => Slt:Sltins.i_rs[28]
i_rs[28] => subIns:sub.i_DA[28]
i_rs[28] => jumpRegister:jumpReg.i_rt[28]
i_rs[28] => move_N:movn.i_rt[28]
i_rs[28] => jump:jumpIns.i_rt[28]
i_rs[28] => jumpAndLink:jumpAndLinkIns.i_rt[28]
i_rs[28] => beq:beqIns.i_rt[28]
i_rs[28] => bne:bneIns.i_rt[28]
i_rs[28] => addiIns:addi.i_DA[28]
i_rs[28] => addiuIns:addiu.i_DA[28]
i_rs[28] => SltImm:Slti.i_rs[28]
i_rs[28] => orImm:ori.i_rs[28]
i_rs[28] => XorImm:Xori.i_rs[28]
i_rs[28] => loadUpperImm:lui.i_rs[28]
i_rs[28] => loadWord:lw.i_rs[28]
i_rs[28] => storeWord:sw.i_rs[28]
i_rs[28] => subuIns:subuInst.i_DA[28]
i_rs[28] => andImmIns:andImmInst.i_A[28]
i_rs[29] => addIns:add.i_DA[29]
i_rs[29] => adduIns:addu.i_DA[29]
i_rs[29] => andIns:andInst.i_A[29]
i_rs[29] => notIns:notInst.i_A[29]
i_rs[29] => norIns:norInst.i_A[29]
i_rs[29] => xorIns:xorInst.i_A[29]
i_rs[29] => orIns:orInst.i_A[29]
i_rs[29] => Slt:Sltins.i_rs[29]
i_rs[29] => subIns:sub.i_DA[29]
i_rs[29] => jumpRegister:jumpReg.i_rt[29]
i_rs[29] => move_N:movn.i_rt[29]
i_rs[29] => jump:jumpIns.i_rt[29]
i_rs[29] => jumpAndLink:jumpAndLinkIns.i_rt[29]
i_rs[29] => beq:beqIns.i_rt[29]
i_rs[29] => bne:bneIns.i_rt[29]
i_rs[29] => addiIns:addi.i_DA[29]
i_rs[29] => addiuIns:addiu.i_DA[29]
i_rs[29] => SltImm:Slti.i_rs[29]
i_rs[29] => orImm:ori.i_rs[29]
i_rs[29] => XorImm:Xori.i_rs[29]
i_rs[29] => loadUpperImm:lui.i_rs[29]
i_rs[29] => loadWord:lw.i_rs[29]
i_rs[29] => storeWord:sw.i_rs[29]
i_rs[29] => subuIns:subuInst.i_DA[29]
i_rs[29] => andImmIns:andImmInst.i_A[29]
i_rs[30] => addIns:add.i_DA[30]
i_rs[30] => adduIns:addu.i_DA[30]
i_rs[30] => andIns:andInst.i_A[30]
i_rs[30] => notIns:notInst.i_A[30]
i_rs[30] => norIns:norInst.i_A[30]
i_rs[30] => xorIns:xorInst.i_A[30]
i_rs[30] => orIns:orInst.i_A[30]
i_rs[30] => Slt:Sltins.i_rs[30]
i_rs[30] => subIns:sub.i_DA[30]
i_rs[30] => jumpRegister:jumpReg.i_rt[30]
i_rs[30] => move_N:movn.i_rt[30]
i_rs[30] => jump:jumpIns.i_rt[30]
i_rs[30] => jumpAndLink:jumpAndLinkIns.i_rt[30]
i_rs[30] => beq:beqIns.i_rt[30]
i_rs[30] => bne:bneIns.i_rt[30]
i_rs[30] => addiIns:addi.i_DA[30]
i_rs[30] => addiuIns:addiu.i_DA[30]
i_rs[30] => SltImm:Slti.i_rs[30]
i_rs[30] => orImm:ori.i_rs[30]
i_rs[30] => XorImm:Xori.i_rs[30]
i_rs[30] => loadUpperImm:lui.i_rs[30]
i_rs[30] => loadWord:lw.i_rs[30]
i_rs[30] => storeWord:sw.i_rs[30]
i_rs[30] => subuIns:subuInst.i_DA[30]
i_rs[30] => andImmIns:andImmInst.i_A[30]
i_rs[31] => addIns:add.i_DA[31]
i_rs[31] => adduIns:addu.i_DA[31]
i_rs[31] => andIns:andInst.i_A[31]
i_rs[31] => notIns:notInst.i_A[31]
i_rs[31] => norIns:norInst.i_A[31]
i_rs[31] => xorIns:xorInst.i_A[31]
i_rs[31] => orIns:orInst.i_A[31]
i_rs[31] => Slt:Sltins.i_rs[31]
i_rs[31] => subIns:sub.i_DA[31]
i_rs[31] => jumpRegister:jumpReg.i_rt[31]
i_rs[31] => move_N:movn.i_rt[31]
i_rs[31] => jump:jumpIns.i_rt[31]
i_rs[31] => jumpAndLink:jumpAndLinkIns.i_rt[31]
i_rs[31] => beq:beqIns.i_rt[31]
i_rs[31] => bne:bneIns.i_rt[31]
i_rs[31] => addiIns:addi.i_DA[31]
i_rs[31] => addiuIns:addiu.i_DA[31]
i_rs[31] => SltImm:Slti.i_rs[31]
i_rs[31] => orImm:ori.i_rs[31]
i_rs[31] => XorImm:Xori.i_rs[31]
i_rs[31] => loadUpperImm:lui.i_rs[31]
i_rs[31] => loadWord:lw.i_rs[31]
i_rs[31] => storeWord:sw.i_rs[31]
i_rs[31] => subuIns:subuInst.i_DA[31]
i_rs[31] => andImmIns:andImmInst.i_A[31]
i_rt[0] => addIns:add.i_DB[0]
i_rt[0] => adduIns:addu.i_DB[0]
i_rt[0] => andIns:andInst.i_B[0]
i_rt[0] => norIns:norInst.i_B[0]
i_rt[0] => xorIns:xorInst.i_B[0]
i_rt[0] => orIns:orInst.i_B[0]
i_rt[0] => Slt:Sltins.i_rt[0]
i_rt[0] => shiftLeftLogical:ShiftLL.i_In[0]
i_rt[0] => shiftRightLogical:ShiftRL.i_In[0]
i_rt[0] => shiftRightArithmetic:ShiftRA.i_In[0]
i_rt[0] => subIns:sub.i_DB[0]
i_rt[0] => jumpRegister:jumpReg.i_rs[0]
i_rt[0] => move_N:movn.i_rs[0]
i_rt[0] => jump:jumpIns.i_rs[0]
i_rt[0] => beq:beqIns.i_rs[0]
i_rt[0] => bne:bneIns.i_rs[0]
i_rt[0] => addiIns:addi.i_DB[0]
i_rt[0] => addiuIns:addiu.i_DB[0]
i_rt[0] => SltImm:Slti.i_imm[0]
i_rt[0] => orImm:ori.i_imm[0]
i_rt[0] => XorImm:Xori.i_imm[0]
i_rt[0] => loadUpperImm:lui.i_imm[0]
i_rt[0] => loadWord:lw.i_imm[0]
i_rt[0] => storeWord:sw.i_imm[0]
i_rt[0] => subuIns:subuInst.i_DB[0]
i_rt[0] => andImmIns:andImmInst.i_Imm[0]
i_rt[1] => addIns:add.i_DB[1]
i_rt[1] => adduIns:addu.i_DB[1]
i_rt[1] => andIns:andInst.i_B[1]
i_rt[1] => norIns:norInst.i_B[1]
i_rt[1] => xorIns:xorInst.i_B[1]
i_rt[1] => orIns:orInst.i_B[1]
i_rt[1] => Slt:Sltins.i_rt[1]
i_rt[1] => shiftLeftLogical:ShiftLL.i_In[1]
i_rt[1] => shiftRightLogical:ShiftRL.i_In[1]
i_rt[1] => shiftRightArithmetic:ShiftRA.i_In[1]
i_rt[1] => subIns:sub.i_DB[1]
i_rt[1] => jumpRegister:jumpReg.i_rs[1]
i_rt[1] => move_N:movn.i_rs[1]
i_rt[1] => jump:jumpIns.i_rs[1]
i_rt[1] => beq:beqIns.i_rs[1]
i_rt[1] => bne:bneIns.i_rs[1]
i_rt[1] => addiIns:addi.i_DB[1]
i_rt[1] => addiuIns:addiu.i_DB[1]
i_rt[1] => SltImm:Slti.i_imm[1]
i_rt[1] => orImm:ori.i_imm[1]
i_rt[1] => XorImm:Xori.i_imm[1]
i_rt[1] => loadUpperImm:lui.i_imm[1]
i_rt[1] => loadWord:lw.i_imm[1]
i_rt[1] => storeWord:sw.i_imm[1]
i_rt[1] => subuIns:subuInst.i_DB[1]
i_rt[1] => andImmIns:andImmInst.i_Imm[1]
i_rt[2] => addIns:add.i_DB[2]
i_rt[2] => adduIns:addu.i_DB[2]
i_rt[2] => andIns:andInst.i_B[2]
i_rt[2] => norIns:norInst.i_B[2]
i_rt[2] => xorIns:xorInst.i_B[2]
i_rt[2] => orIns:orInst.i_B[2]
i_rt[2] => Slt:Sltins.i_rt[2]
i_rt[2] => shiftLeftLogical:ShiftLL.i_In[2]
i_rt[2] => shiftRightLogical:ShiftRL.i_In[2]
i_rt[2] => shiftRightArithmetic:ShiftRA.i_In[2]
i_rt[2] => subIns:sub.i_DB[2]
i_rt[2] => jumpRegister:jumpReg.i_rs[2]
i_rt[2] => move_N:movn.i_rs[2]
i_rt[2] => jump:jumpIns.i_rs[2]
i_rt[2] => beq:beqIns.i_rs[2]
i_rt[2] => bne:bneIns.i_rs[2]
i_rt[2] => addiIns:addi.i_DB[2]
i_rt[2] => addiuIns:addiu.i_DB[2]
i_rt[2] => SltImm:Slti.i_imm[2]
i_rt[2] => orImm:ori.i_imm[2]
i_rt[2] => XorImm:Xori.i_imm[2]
i_rt[2] => loadUpperImm:lui.i_imm[2]
i_rt[2] => loadWord:lw.i_imm[2]
i_rt[2] => storeWord:sw.i_imm[2]
i_rt[2] => subuIns:subuInst.i_DB[2]
i_rt[2] => andImmIns:andImmInst.i_Imm[2]
i_rt[3] => addIns:add.i_DB[3]
i_rt[3] => adduIns:addu.i_DB[3]
i_rt[3] => andIns:andInst.i_B[3]
i_rt[3] => norIns:norInst.i_B[3]
i_rt[3] => xorIns:xorInst.i_B[3]
i_rt[3] => orIns:orInst.i_B[3]
i_rt[3] => Slt:Sltins.i_rt[3]
i_rt[3] => shiftLeftLogical:ShiftLL.i_In[3]
i_rt[3] => shiftRightLogical:ShiftRL.i_In[3]
i_rt[3] => shiftRightArithmetic:ShiftRA.i_In[3]
i_rt[3] => subIns:sub.i_DB[3]
i_rt[3] => jumpRegister:jumpReg.i_rs[3]
i_rt[3] => move_N:movn.i_rs[3]
i_rt[3] => jump:jumpIns.i_rs[3]
i_rt[3] => beq:beqIns.i_rs[3]
i_rt[3] => bne:bneIns.i_rs[3]
i_rt[3] => addiIns:addi.i_DB[3]
i_rt[3] => addiuIns:addiu.i_DB[3]
i_rt[3] => SltImm:Slti.i_imm[3]
i_rt[3] => orImm:ori.i_imm[3]
i_rt[3] => XorImm:Xori.i_imm[3]
i_rt[3] => loadUpperImm:lui.i_imm[3]
i_rt[3] => loadWord:lw.i_imm[3]
i_rt[3] => storeWord:sw.i_imm[3]
i_rt[3] => subuIns:subuInst.i_DB[3]
i_rt[3] => andImmIns:andImmInst.i_Imm[3]
i_rt[4] => addIns:add.i_DB[4]
i_rt[4] => adduIns:addu.i_DB[4]
i_rt[4] => andIns:andInst.i_B[4]
i_rt[4] => norIns:norInst.i_B[4]
i_rt[4] => xorIns:xorInst.i_B[4]
i_rt[4] => orIns:orInst.i_B[4]
i_rt[4] => Slt:Sltins.i_rt[4]
i_rt[4] => shiftLeftLogical:ShiftLL.i_In[4]
i_rt[4] => shiftRightLogical:ShiftRL.i_In[4]
i_rt[4] => shiftRightArithmetic:ShiftRA.i_In[4]
i_rt[4] => subIns:sub.i_DB[4]
i_rt[4] => jumpRegister:jumpReg.i_rs[4]
i_rt[4] => move_N:movn.i_rs[4]
i_rt[4] => jump:jumpIns.i_rs[4]
i_rt[4] => beq:beqIns.i_rs[4]
i_rt[4] => bne:bneIns.i_rs[4]
i_rt[4] => addiIns:addi.i_DB[4]
i_rt[4] => addiuIns:addiu.i_DB[4]
i_rt[4] => SltImm:Slti.i_imm[4]
i_rt[4] => orImm:ori.i_imm[4]
i_rt[4] => XorImm:Xori.i_imm[4]
i_rt[4] => loadUpperImm:lui.i_imm[4]
i_rt[4] => loadWord:lw.i_imm[4]
i_rt[4] => storeWord:sw.i_imm[4]
i_rt[4] => subuIns:subuInst.i_DB[4]
i_rt[4] => andImmIns:andImmInst.i_Imm[4]
i_rt[5] => addIns:add.i_DB[5]
i_rt[5] => adduIns:addu.i_DB[5]
i_rt[5] => andIns:andInst.i_B[5]
i_rt[5] => norIns:norInst.i_B[5]
i_rt[5] => xorIns:xorInst.i_B[5]
i_rt[5] => orIns:orInst.i_B[5]
i_rt[5] => Slt:Sltins.i_rt[5]
i_rt[5] => shiftLeftLogical:ShiftLL.i_In[5]
i_rt[5] => shiftRightLogical:ShiftRL.i_In[5]
i_rt[5] => shiftRightArithmetic:ShiftRA.i_In[5]
i_rt[5] => subIns:sub.i_DB[5]
i_rt[5] => jumpRegister:jumpReg.i_rs[5]
i_rt[5] => move_N:movn.i_rs[5]
i_rt[5] => jump:jumpIns.i_rs[5]
i_rt[5] => beq:beqIns.i_rs[5]
i_rt[5] => bne:bneIns.i_rs[5]
i_rt[5] => addiIns:addi.i_DB[5]
i_rt[5] => addiuIns:addiu.i_DB[5]
i_rt[5] => SltImm:Slti.i_imm[5]
i_rt[5] => orImm:ori.i_imm[5]
i_rt[5] => XorImm:Xori.i_imm[5]
i_rt[5] => loadUpperImm:lui.i_imm[5]
i_rt[5] => loadWord:lw.i_imm[5]
i_rt[5] => storeWord:sw.i_imm[5]
i_rt[5] => subuIns:subuInst.i_DB[5]
i_rt[5] => andImmIns:andImmInst.i_Imm[5]
i_rt[6] => addIns:add.i_DB[6]
i_rt[6] => adduIns:addu.i_DB[6]
i_rt[6] => andIns:andInst.i_B[6]
i_rt[6] => norIns:norInst.i_B[6]
i_rt[6] => xorIns:xorInst.i_B[6]
i_rt[6] => orIns:orInst.i_B[6]
i_rt[6] => Slt:Sltins.i_rt[6]
i_rt[6] => shiftLeftLogical:ShiftLL.i_In[6]
i_rt[6] => shiftRightLogical:ShiftRL.i_In[6]
i_rt[6] => shiftRightArithmetic:ShiftRA.i_In[6]
i_rt[6] => subIns:sub.i_DB[6]
i_rt[6] => jumpRegister:jumpReg.i_rs[6]
i_rt[6] => move_N:movn.i_rs[6]
i_rt[6] => jump:jumpIns.i_rs[6]
i_rt[6] => beq:beqIns.i_rs[6]
i_rt[6] => bne:bneIns.i_rs[6]
i_rt[6] => addiIns:addi.i_DB[6]
i_rt[6] => addiuIns:addiu.i_DB[6]
i_rt[6] => SltImm:Slti.i_imm[6]
i_rt[6] => orImm:ori.i_imm[6]
i_rt[6] => XorImm:Xori.i_imm[6]
i_rt[6] => loadUpperImm:lui.i_imm[6]
i_rt[6] => loadWord:lw.i_imm[6]
i_rt[6] => storeWord:sw.i_imm[6]
i_rt[6] => subuIns:subuInst.i_DB[6]
i_rt[6] => andImmIns:andImmInst.i_Imm[6]
i_rt[7] => addIns:add.i_DB[7]
i_rt[7] => adduIns:addu.i_DB[7]
i_rt[7] => andIns:andInst.i_B[7]
i_rt[7] => norIns:norInst.i_B[7]
i_rt[7] => xorIns:xorInst.i_B[7]
i_rt[7] => orIns:orInst.i_B[7]
i_rt[7] => Slt:Sltins.i_rt[7]
i_rt[7] => shiftLeftLogical:ShiftLL.i_In[7]
i_rt[7] => shiftRightLogical:ShiftRL.i_In[7]
i_rt[7] => shiftRightArithmetic:ShiftRA.i_In[7]
i_rt[7] => subIns:sub.i_DB[7]
i_rt[7] => jumpRegister:jumpReg.i_rs[7]
i_rt[7] => move_N:movn.i_rs[7]
i_rt[7] => jump:jumpIns.i_rs[7]
i_rt[7] => beq:beqIns.i_rs[7]
i_rt[7] => bne:bneIns.i_rs[7]
i_rt[7] => addiIns:addi.i_DB[7]
i_rt[7] => addiuIns:addiu.i_DB[7]
i_rt[7] => SltImm:Slti.i_imm[7]
i_rt[7] => orImm:ori.i_imm[7]
i_rt[7] => XorImm:Xori.i_imm[7]
i_rt[7] => loadUpperImm:lui.i_imm[7]
i_rt[7] => loadWord:lw.i_imm[7]
i_rt[7] => storeWord:sw.i_imm[7]
i_rt[7] => subuIns:subuInst.i_DB[7]
i_rt[7] => andImmIns:andImmInst.i_Imm[7]
i_rt[8] => addIns:add.i_DB[8]
i_rt[8] => adduIns:addu.i_DB[8]
i_rt[8] => andIns:andInst.i_B[8]
i_rt[8] => norIns:norInst.i_B[8]
i_rt[8] => xorIns:xorInst.i_B[8]
i_rt[8] => orIns:orInst.i_B[8]
i_rt[8] => Slt:Sltins.i_rt[8]
i_rt[8] => shiftLeftLogical:ShiftLL.i_In[8]
i_rt[8] => shiftRightLogical:ShiftRL.i_In[8]
i_rt[8] => shiftRightArithmetic:ShiftRA.i_In[8]
i_rt[8] => subIns:sub.i_DB[8]
i_rt[8] => jumpRegister:jumpReg.i_rs[8]
i_rt[8] => move_N:movn.i_rs[8]
i_rt[8] => jump:jumpIns.i_rs[8]
i_rt[8] => beq:beqIns.i_rs[8]
i_rt[8] => bne:bneIns.i_rs[8]
i_rt[8] => addiIns:addi.i_DB[8]
i_rt[8] => addiuIns:addiu.i_DB[8]
i_rt[8] => SltImm:Slti.i_imm[8]
i_rt[8] => orImm:ori.i_imm[8]
i_rt[8] => XorImm:Xori.i_imm[8]
i_rt[8] => loadUpperImm:lui.i_imm[8]
i_rt[8] => loadWord:lw.i_imm[8]
i_rt[8] => storeWord:sw.i_imm[8]
i_rt[8] => subuIns:subuInst.i_DB[8]
i_rt[8] => andImmIns:andImmInst.i_Imm[8]
i_rt[9] => addIns:add.i_DB[9]
i_rt[9] => adduIns:addu.i_DB[9]
i_rt[9] => andIns:andInst.i_B[9]
i_rt[9] => norIns:norInst.i_B[9]
i_rt[9] => xorIns:xorInst.i_B[9]
i_rt[9] => orIns:orInst.i_B[9]
i_rt[9] => Slt:Sltins.i_rt[9]
i_rt[9] => shiftLeftLogical:ShiftLL.i_In[9]
i_rt[9] => shiftRightLogical:ShiftRL.i_In[9]
i_rt[9] => shiftRightArithmetic:ShiftRA.i_In[9]
i_rt[9] => subIns:sub.i_DB[9]
i_rt[9] => jumpRegister:jumpReg.i_rs[9]
i_rt[9] => move_N:movn.i_rs[9]
i_rt[9] => jump:jumpIns.i_rs[9]
i_rt[9] => beq:beqIns.i_rs[9]
i_rt[9] => bne:bneIns.i_rs[9]
i_rt[9] => addiIns:addi.i_DB[9]
i_rt[9] => addiuIns:addiu.i_DB[9]
i_rt[9] => SltImm:Slti.i_imm[9]
i_rt[9] => orImm:ori.i_imm[9]
i_rt[9] => XorImm:Xori.i_imm[9]
i_rt[9] => loadUpperImm:lui.i_imm[9]
i_rt[9] => loadWord:lw.i_imm[9]
i_rt[9] => storeWord:sw.i_imm[9]
i_rt[9] => subuIns:subuInst.i_DB[9]
i_rt[9] => andImmIns:andImmInst.i_Imm[9]
i_rt[10] => addIns:add.i_DB[10]
i_rt[10] => adduIns:addu.i_DB[10]
i_rt[10] => andIns:andInst.i_B[10]
i_rt[10] => norIns:norInst.i_B[10]
i_rt[10] => xorIns:xorInst.i_B[10]
i_rt[10] => orIns:orInst.i_B[10]
i_rt[10] => Slt:Sltins.i_rt[10]
i_rt[10] => shiftLeftLogical:ShiftLL.i_In[10]
i_rt[10] => shiftRightLogical:ShiftRL.i_In[10]
i_rt[10] => shiftRightArithmetic:ShiftRA.i_In[10]
i_rt[10] => subIns:sub.i_DB[10]
i_rt[10] => jumpRegister:jumpReg.i_rs[10]
i_rt[10] => move_N:movn.i_rs[10]
i_rt[10] => jump:jumpIns.i_rs[10]
i_rt[10] => beq:beqIns.i_rs[10]
i_rt[10] => bne:bneIns.i_rs[10]
i_rt[10] => addiIns:addi.i_DB[10]
i_rt[10] => addiuIns:addiu.i_DB[10]
i_rt[10] => SltImm:Slti.i_imm[10]
i_rt[10] => orImm:ori.i_imm[10]
i_rt[10] => XorImm:Xori.i_imm[10]
i_rt[10] => loadUpperImm:lui.i_imm[10]
i_rt[10] => loadWord:lw.i_imm[10]
i_rt[10] => storeWord:sw.i_imm[10]
i_rt[10] => subuIns:subuInst.i_DB[10]
i_rt[10] => andImmIns:andImmInst.i_Imm[10]
i_rt[11] => addIns:add.i_DB[11]
i_rt[11] => adduIns:addu.i_DB[11]
i_rt[11] => andIns:andInst.i_B[11]
i_rt[11] => norIns:norInst.i_B[11]
i_rt[11] => xorIns:xorInst.i_B[11]
i_rt[11] => orIns:orInst.i_B[11]
i_rt[11] => Slt:Sltins.i_rt[11]
i_rt[11] => shiftLeftLogical:ShiftLL.i_In[11]
i_rt[11] => shiftRightLogical:ShiftRL.i_In[11]
i_rt[11] => shiftRightArithmetic:ShiftRA.i_In[11]
i_rt[11] => subIns:sub.i_DB[11]
i_rt[11] => jumpRegister:jumpReg.i_rs[11]
i_rt[11] => move_N:movn.i_rs[11]
i_rt[11] => jump:jumpIns.i_rs[11]
i_rt[11] => beq:beqIns.i_rs[11]
i_rt[11] => bne:bneIns.i_rs[11]
i_rt[11] => addiIns:addi.i_DB[11]
i_rt[11] => addiuIns:addiu.i_DB[11]
i_rt[11] => SltImm:Slti.i_imm[11]
i_rt[11] => orImm:ori.i_imm[11]
i_rt[11] => XorImm:Xori.i_imm[11]
i_rt[11] => loadUpperImm:lui.i_imm[11]
i_rt[11] => loadWord:lw.i_imm[11]
i_rt[11] => storeWord:sw.i_imm[11]
i_rt[11] => subuIns:subuInst.i_DB[11]
i_rt[11] => andImmIns:andImmInst.i_Imm[11]
i_rt[12] => addIns:add.i_DB[12]
i_rt[12] => adduIns:addu.i_DB[12]
i_rt[12] => andIns:andInst.i_B[12]
i_rt[12] => norIns:norInst.i_B[12]
i_rt[12] => xorIns:xorInst.i_B[12]
i_rt[12] => orIns:orInst.i_B[12]
i_rt[12] => Slt:Sltins.i_rt[12]
i_rt[12] => shiftLeftLogical:ShiftLL.i_In[12]
i_rt[12] => shiftRightLogical:ShiftRL.i_In[12]
i_rt[12] => shiftRightArithmetic:ShiftRA.i_In[12]
i_rt[12] => subIns:sub.i_DB[12]
i_rt[12] => jumpRegister:jumpReg.i_rs[12]
i_rt[12] => move_N:movn.i_rs[12]
i_rt[12] => jump:jumpIns.i_rs[12]
i_rt[12] => beq:beqIns.i_rs[12]
i_rt[12] => bne:bneIns.i_rs[12]
i_rt[12] => addiIns:addi.i_DB[12]
i_rt[12] => addiuIns:addiu.i_DB[12]
i_rt[12] => SltImm:Slti.i_imm[12]
i_rt[12] => orImm:ori.i_imm[12]
i_rt[12] => XorImm:Xori.i_imm[12]
i_rt[12] => loadUpperImm:lui.i_imm[12]
i_rt[12] => loadWord:lw.i_imm[12]
i_rt[12] => storeWord:sw.i_imm[12]
i_rt[12] => subuIns:subuInst.i_DB[12]
i_rt[12] => andImmIns:andImmInst.i_Imm[12]
i_rt[13] => addIns:add.i_DB[13]
i_rt[13] => adduIns:addu.i_DB[13]
i_rt[13] => andIns:andInst.i_B[13]
i_rt[13] => norIns:norInst.i_B[13]
i_rt[13] => xorIns:xorInst.i_B[13]
i_rt[13] => orIns:orInst.i_B[13]
i_rt[13] => Slt:Sltins.i_rt[13]
i_rt[13] => shiftLeftLogical:ShiftLL.i_In[13]
i_rt[13] => shiftRightLogical:ShiftRL.i_In[13]
i_rt[13] => shiftRightArithmetic:ShiftRA.i_In[13]
i_rt[13] => subIns:sub.i_DB[13]
i_rt[13] => jumpRegister:jumpReg.i_rs[13]
i_rt[13] => move_N:movn.i_rs[13]
i_rt[13] => jump:jumpIns.i_rs[13]
i_rt[13] => beq:beqIns.i_rs[13]
i_rt[13] => bne:bneIns.i_rs[13]
i_rt[13] => addiIns:addi.i_DB[13]
i_rt[13] => addiuIns:addiu.i_DB[13]
i_rt[13] => SltImm:Slti.i_imm[13]
i_rt[13] => orImm:ori.i_imm[13]
i_rt[13] => XorImm:Xori.i_imm[13]
i_rt[13] => loadUpperImm:lui.i_imm[13]
i_rt[13] => loadWord:lw.i_imm[13]
i_rt[13] => storeWord:sw.i_imm[13]
i_rt[13] => subuIns:subuInst.i_DB[13]
i_rt[13] => andImmIns:andImmInst.i_Imm[13]
i_rt[14] => addIns:add.i_DB[14]
i_rt[14] => adduIns:addu.i_DB[14]
i_rt[14] => andIns:andInst.i_B[14]
i_rt[14] => norIns:norInst.i_B[14]
i_rt[14] => xorIns:xorInst.i_B[14]
i_rt[14] => orIns:orInst.i_B[14]
i_rt[14] => Slt:Sltins.i_rt[14]
i_rt[14] => shiftLeftLogical:ShiftLL.i_In[14]
i_rt[14] => shiftRightLogical:ShiftRL.i_In[14]
i_rt[14] => shiftRightArithmetic:ShiftRA.i_In[14]
i_rt[14] => subIns:sub.i_DB[14]
i_rt[14] => jumpRegister:jumpReg.i_rs[14]
i_rt[14] => move_N:movn.i_rs[14]
i_rt[14] => jump:jumpIns.i_rs[14]
i_rt[14] => beq:beqIns.i_rs[14]
i_rt[14] => bne:bneIns.i_rs[14]
i_rt[14] => addiIns:addi.i_DB[14]
i_rt[14] => addiuIns:addiu.i_DB[14]
i_rt[14] => SltImm:Slti.i_imm[14]
i_rt[14] => orImm:ori.i_imm[14]
i_rt[14] => XorImm:Xori.i_imm[14]
i_rt[14] => loadUpperImm:lui.i_imm[14]
i_rt[14] => loadWord:lw.i_imm[14]
i_rt[14] => storeWord:sw.i_imm[14]
i_rt[14] => subuIns:subuInst.i_DB[14]
i_rt[14] => andImmIns:andImmInst.i_Imm[14]
i_rt[15] => addIns:add.i_DB[15]
i_rt[15] => adduIns:addu.i_DB[15]
i_rt[15] => andIns:andInst.i_B[15]
i_rt[15] => norIns:norInst.i_B[15]
i_rt[15] => xorIns:xorInst.i_B[15]
i_rt[15] => orIns:orInst.i_B[15]
i_rt[15] => Slt:Sltins.i_rt[15]
i_rt[15] => shiftLeftLogical:ShiftLL.i_In[15]
i_rt[15] => shiftRightLogical:ShiftRL.i_In[15]
i_rt[15] => shiftRightArithmetic:ShiftRA.i_In[15]
i_rt[15] => subIns:sub.i_DB[15]
i_rt[15] => jumpRegister:jumpReg.i_rs[15]
i_rt[15] => move_N:movn.i_rs[15]
i_rt[15] => jump:jumpIns.i_rs[15]
i_rt[15] => beq:beqIns.i_rs[15]
i_rt[15] => bne:bneIns.i_rs[15]
i_rt[15] => addiIns:addi.i_DB[15]
i_rt[15] => addiuIns:addiu.i_DB[15]
i_rt[15] => SltImm:Slti.i_imm[15]
i_rt[15] => orImm:ori.i_imm[15]
i_rt[15] => XorImm:Xori.i_imm[15]
i_rt[15] => loadUpperImm:lui.i_imm[15]
i_rt[15] => loadWord:lw.i_imm[15]
i_rt[15] => storeWord:sw.i_imm[15]
i_rt[15] => subuIns:subuInst.i_DB[15]
i_rt[15] => andImmIns:andImmInst.i_Imm[15]
i_rt[16] => addIns:add.i_DB[16]
i_rt[16] => adduIns:addu.i_DB[16]
i_rt[16] => andIns:andInst.i_B[16]
i_rt[16] => norIns:norInst.i_B[16]
i_rt[16] => xorIns:xorInst.i_B[16]
i_rt[16] => orIns:orInst.i_B[16]
i_rt[16] => Slt:Sltins.i_rt[16]
i_rt[16] => shiftLeftLogical:ShiftLL.i_In[16]
i_rt[16] => shiftRightLogical:ShiftRL.i_In[16]
i_rt[16] => shiftRightArithmetic:ShiftRA.i_In[16]
i_rt[16] => subIns:sub.i_DB[16]
i_rt[16] => jumpRegister:jumpReg.i_rs[16]
i_rt[16] => move_N:movn.i_rs[16]
i_rt[16] => jump:jumpIns.i_rs[16]
i_rt[16] => beq:beqIns.i_rs[16]
i_rt[16] => bne:bneIns.i_rs[16]
i_rt[16] => addiIns:addi.i_DB[16]
i_rt[16] => addiuIns:addiu.i_DB[16]
i_rt[16] => SltImm:Slti.i_imm[16]
i_rt[16] => orImm:ori.i_imm[16]
i_rt[16] => XorImm:Xori.i_imm[16]
i_rt[16] => loadUpperImm:lui.i_imm[16]
i_rt[16] => loadWord:lw.i_imm[16]
i_rt[16] => storeWord:sw.i_imm[16]
i_rt[16] => subuIns:subuInst.i_DB[16]
i_rt[16] => andImmIns:andImmInst.i_Imm[16]
i_rt[17] => addIns:add.i_DB[17]
i_rt[17] => adduIns:addu.i_DB[17]
i_rt[17] => andIns:andInst.i_B[17]
i_rt[17] => norIns:norInst.i_B[17]
i_rt[17] => xorIns:xorInst.i_B[17]
i_rt[17] => orIns:orInst.i_B[17]
i_rt[17] => Slt:Sltins.i_rt[17]
i_rt[17] => shiftLeftLogical:ShiftLL.i_In[17]
i_rt[17] => shiftRightLogical:ShiftRL.i_In[17]
i_rt[17] => shiftRightArithmetic:ShiftRA.i_In[17]
i_rt[17] => subIns:sub.i_DB[17]
i_rt[17] => jumpRegister:jumpReg.i_rs[17]
i_rt[17] => move_N:movn.i_rs[17]
i_rt[17] => jump:jumpIns.i_rs[17]
i_rt[17] => beq:beqIns.i_rs[17]
i_rt[17] => bne:bneIns.i_rs[17]
i_rt[17] => addiIns:addi.i_DB[17]
i_rt[17] => addiuIns:addiu.i_DB[17]
i_rt[17] => SltImm:Slti.i_imm[17]
i_rt[17] => orImm:ori.i_imm[17]
i_rt[17] => XorImm:Xori.i_imm[17]
i_rt[17] => loadUpperImm:lui.i_imm[17]
i_rt[17] => loadWord:lw.i_imm[17]
i_rt[17] => storeWord:sw.i_imm[17]
i_rt[17] => subuIns:subuInst.i_DB[17]
i_rt[17] => andImmIns:andImmInst.i_Imm[17]
i_rt[18] => addIns:add.i_DB[18]
i_rt[18] => adduIns:addu.i_DB[18]
i_rt[18] => andIns:andInst.i_B[18]
i_rt[18] => norIns:norInst.i_B[18]
i_rt[18] => xorIns:xorInst.i_B[18]
i_rt[18] => orIns:orInst.i_B[18]
i_rt[18] => Slt:Sltins.i_rt[18]
i_rt[18] => shiftLeftLogical:ShiftLL.i_In[18]
i_rt[18] => shiftRightLogical:ShiftRL.i_In[18]
i_rt[18] => shiftRightArithmetic:ShiftRA.i_In[18]
i_rt[18] => subIns:sub.i_DB[18]
i_rt[18] => jumpRegister:jumpReg.i_rs[18]
i_rt[18] => move_N:movn.i_rs[18]
i_rt[18] => jump:jumpIns.i_rs[18]
i_rt[18] => beq:beqIns.i_rs[18]
i_rt[18] => bne:bneIns.i_rs[18]
i_rt[18] => addiIns:addi.i_DB[18]
i_rt[18] => addiuIns:addiu.i_DB[18]
i_rt[18] => SltImm:Slti.i_imm[18]
i_rt[18] => orImm:ori.i_imm[18]
i_rt[18] => XorImm:Xori.i_imm[18]
i_rt[18] => loadUpperImm:lui.i_imm[18]
i_rt[18] => loadWord:lw.i_imm[18]
i_rt[18] => storeWord:sw.i_imm[18]
i_rt[18] => subuIns:subuInst.i_DB[18]
i_rt[18] => andImmIns:andImmInst.i_Imm[18]
i_rt[19] => addIns:add.i_DB[19]
i_rt[19] => adduIns:addu.i_DB[19]
i_rt[19] => andIns:andInst.i_B[19]
i_rt[19] => norIns:norInst.i_B[19]
i_rt[19] => xorIns:xorInst.i_B[19]
i_rt[19] => orIns:orInst.i_B[19]
i_rt[19] => Slt:Sltins.i_rt[19]
i_rt[19] => shiftLeftLogical:ShiftLL.i_In[19]
i_rt[19] => shiftRightLogical:ShiftRL.i_In[19]
i_rt[19] => shiftRightArithmetic:ShiftRA.i_In[19]
i_rt[19] => subIns:sub.i_DB[19]
i_rt[19] => jumpRegister:jumpReg.i_rs[19]
i_rt[19] => move_N:movn.i_rs[19]
i_rt[19] => jump:jumpIns.i_rs[19]
i_rt[19] => beq:beqIns.i_rs[19]
i_rt[19] => bne:bneIns.i_rs[19]
i_rt[19] => addiIns:addi.i_DB[19]
i_rt[19] => addiuIns:addiu.i_DB[19]
i_rt[19] => SltImm:Slti.i_imm[19]
i_rt[19] => orImm:ori.i_imm[19]
i_rt[19] => XorImm:Xori.i_imm[19]
i_rt[19] => loadUpperImm:lui.i_imm[19]
i_rt[19] => loadWord:lw.i_imm[19]
i_rt[19] => storeWord:sw.i_imm[19]
i_rt[19] => subuIns:subuInst.i_DB[19]
i_rt[19] => andImmIns:andImmInst.i_Imm[19]
i_rt[20] => addIns:add.i_DB[20]
i_rt[20] => adduIns:addu.i_DB[20]
i_rt[20] => andIns:andInst.i_B[20]
i_rt[20] => norIns:norInst.i_B[20]
i_rt[20] => xorIns:xorInst.i_B[20]
i_rt[20] => orIns:orInst.i_B[20]
i_rt[20] => Slt:Sltins.i_rt[20]
i_rt[20] => shiftLeftLogical:ShiftLL.i_In[20]
i_rt[20] => shiftRightLogical:ShiftRL.i_In[20]
i_rt[20] => shiftRightArithmetic:ShiftRA.i_In[20]
i_rt[20] => subIns:sub.i_DB[20]
i_rt[20] => jumpRegister:jumpReg.i_rs[20]
i_rt[20] => move_N:movn.i_rs[20]
i_rt[20] => jump:jumpIns.i_rs[20]
i_rt[20] => beq:beqIns.i_rs[20]
i_rt[20] => bne:bneIns.i_rs[20]
i_rt[20] => addiIns:addi.i_DB[20]
i_rt[20] => addiuIns:addiu.i_DB[20]
i_rt[20] => SltImm:Slti.i_imm[20]
i_rt[20] => orImm:ori.i_imm[20]
i_rt[20] => XorImm:Xori.i_imm[20]
i_rt[20] => loadUpperImm:lui.i_imm[20]
i_rt[20] => loadWord:lw.i_imm[20]
i_rt[20] => storeWord:sw.i_imm[20]
i_rt[20] => subuIns:subuInst.i_DB[20]
i_rt[20] => andImmIns:andImmInst.i_Imm[20]
i_rt[21] => addIns:add.i_DB[21]
i_rt[21] => adduIns:addu.i_DB[21]
i_rt[21] => andIns:andInst.i_B[21]
i_rt[21] => norIns:norInst.i_B[21]
i_rt[21] => xorIns:xorInst.i_B[21]
i_rt[21] => orIns:orInst.i_B[21]
i_rt[21] => Slt:Sltins.i_rt[21]
i_rt[21] => shiftLeftLogical:ShiftLL.i_In[21]
i_rt[21] => shiftRightLogical:ShiftRL.i_In[21]
i_rt[21] => shiftRightArithmetic:ShiftRA.i_In[21]
i_rt[21] => subIns:sub.i_DB[21]
i_rt[21] => jumpRegister:jumpReg.i_rs[21]
i_rt[21] => move_N:movn.i_rs[21]
i_rt[21] => jump:jumpIns.i_rs[21]
i_rt[21] => beq:beqIns.i_rs[21]
i_rt[21] => bne:bneIns.i_rs[21]
i_rt[21] => addiIns:addi.i_DB[21]
i_rt[21] => addiuIns:addiu.i_DB[21]
i_rt[21] => SltImm:Slti.i_imm[21]
i_rt[21] => orImm:ori.i_imm[21]
i_rt[21] => XorImm:Xori.i_imm[21]
i_rt[21] => loadUpperImm:lui.i_imm[21]
i_rt[21] => loadWord:lw.i_imm[21]
i_rt[21] => storeWord:sw.i_imm[21]
i_rt[21] => subuIns:subuInst.i_DB[21]
i_rt[21] => andImmIns:andImmInst.i_Imm[21]
i_rt[22] => addIns:add.i_DB[22]
i_rt[22] => adduIns:addu.i_DB[22]
i_rt[22] => andIns:andInst.i_B[22]
i_rt[22] => norIns:norInst.i_B[22]
i_rt[22] => xorIns:xorInst.i_B[22]
i_rt[22] => orIns:orInst.i_B[22]
i_rt[22] => Slt:Sltins.i_rt[22]
i_rt[22] => shiftLeftLogical:ShiftLL.i_In[22]
i_rt[22] => shiftRightLogical:ShiftRL.i_In[22]
i_rt[22] => shiftRightArithmetic:ShiftRA.i_In[22]
i_rt[22] => subIns:sub.i_DB[22]
i_rt[22] => jumpRegister:jumpReg.i_rs[22]
i_rt[22] => move_N:movn.i_rs[22]
i_rt[22] => jump:jumpIns.i_rs[22]
i_rt[22] => beq:beqIns.i_rs[22]
i_rt[22] => bne:bneIns.i_rs[22]
i_rt[22] => addiIns:addi.i_DB[22]
i_rt[22] => addiuIns:addiu.i_DB[22]
i_rt[22] => SltImm:Slti.i_imm[22]
i_rt[22] => orImm:ori.i_imm[22]
i_rt[22] => XorImm:Xori.i_imm[22]
i_rt[22] => loadUpperImm:lui.i_imm[22]
i_rt[22] => loadWord:lw.i_imm[22]
i_rt[22] => storeWord:sw.i_imm[22]
i_rt[22] => subuIns:subuInst.i_DB[22]
i_rt[22] => andImmIns:andImmInst.i_Imm[22]
i_rt[23] => addIns:add.i_DB[23]
i_rt[23] => adduIns:addu.i_DB[23]
i_rt[23] => andIns:andInst.i_B[23]
i_rt[23] => norIns:norInst.i_B[23]
i_rt[23] => xorIns:xorInst.i_B[23]
i_rt[23] => orIns:orInst.i_B[23]
i_rt[23] => Slt:Sltins.i_rt[23]
i_rt[23] => shiftLeftLogical:ShiftLL.i_In[23]
i_rt[23] => shiftRightLogical:ShiftRL.i_In[23]
i_rt[23] => shiftRightArithmetic:ShiftRA.i_In[23]
i_rt[23] => subIns:sub.i_DB[23]
i_rt[23] => jumpRegister:jumpReg.i_rs[23]
i_rt[23] => move_N:movn.i_rs[23]
i_rt[23] => jump:jumpIns.i_rs[23]
i_rt[23] => beq:beqIns.i_rs[23]
i_rt[23] => bne:bneIns.i_rs[23]
i_rt[23] => addiIns:addi.i_DB[23]
i_rt[23] => addiuIns:addiu.i_DB[23]
i_rt[23] => SltImm:Slti.i_imm[23]
i_rt[23] => orImm:ori.i_imm[23]
i_rt[23] => XorImm:Xori.i_imm[23]
i_rt[23] => loadUpperImm:lui.i_imm[23]
i_rt[23] => loadWord:lw.i_imm[23]
i_rt[23] => storeWord:sw.i_imm[23]
i_rt[23] => subuIns:subuInst.i_DB[23]
i_rt[23] => andImmIns:andImmInst.i_Imm[23]
i_rt[24] => addIns:add.i_DB[24]
i_rt[24] => adduIns:addu.i_DB[24]
i_rt[24] => andIns:andInst.i_B[24]
i_rt[24] => norIns:norInst.i_B[24]
i_rt[24] => xorIns:xorInst.i_B[24]
i_rt[24] => orIns:orInst.i_B[24]
i_rt[24] => Slt:Sltins.i_rt[24]
i_rt[24] => shiftLeftLogical:ShiftLL.i_In[24]
i_rt[24] => shiftRightLogical:ShiftRL.i_In[24]
i_rt[24] => shiftRightArithmetic:ShiftRA.i_In[24]
i_rt[24] => subIns:sub.i_DB[24]
i_rt[24] => jumpRegister:jumpReg.i_rs[24]
i_rt[24] => move_N:movn.i_rs[24]
i_rt[24] => jump:jumpIns.i_rs[24]
i_rt[24] => beq:beqIns.i_rs[24]
i_rt[24] => bne:bneIns.i_rs[24]
i_rt[24] => addiIns:addi.i_DB[24]
i_rt[24] => addiuIns:addiu.i_DB[24]
i_rt[24] => SltImm:Slti.i_imm[24]
i_rt[24] => orImm:ori.i_imm[24]
i_rt[24] => XorImm:Xori.i_imm[24]
i_rt[24] => loadUpperImm:lui.i_imm[24]
i_rt[24] => loadWord:lw.i_imm[24]
i_rt[24] => storeWord:sw.i_imm[24]
i_rt[24] => subuIns:subuInst.i_DB[24]
i_rt[24] => andImmIns:andImmInst.i_Imm[24]
i_rt[25] => addIns:add.i_DB[25]
i_rt[25] => adduIns:addu.i_DB[25]
i_rt[25] => andIns:andInst.i_B[25]
i_rt[25] => norIns:norInst.i_B[25]
i_rt[25] => xorIns:xorInst.i_B[25]
i_rt[25] => orIns:orInst.i_B[25]
i_rt[25] => Slt:Sltins.i_rt[25]
i_rt[25] => shiftLeftLogical:ShiftLL.i_In[25]
i_rt[25] => shiftRightLogical:ShiftRL.i_In[25]
i_rt[25] => shiftRightArithmetic:ShiftRA.i_In[25]
i_rt[25] => subIns:sub.i_DB[25]
i_rt[25] => jumpRegister:jumpReg.i_rs[25]
i_rt[25] => move_N:movn.i_rs[25]
i_rt[25] => jump:jumpIns.i_rs[25]
i_rt[25] => beq:beqIns.i_rs[25]
i_rt[25] => bne:bneIns.i_rs[25]
i_rt[25] => addiIns:addi.i_DB[25]
i_rt[25] => addiuIns:addiu.i_DB[25]
i_rt[25] => SltImm:Slti.i_imm[25]
i_rt[25] => orImm:ori.i_imm[25]
i_rt[25] => XorImm:Xori.i_imm[25]
i_rt[25] => loadUpperImm:lui.i_imm[25]
i_rt[25] => loadWord:lw.i_imm[25]
i_rt[25] => storeWord:sw.i_imm[25]
i_rt[25] => subuIns:subuInst.i_DB[25]
i_rt[25] => andImmIns:andImmInst.i_Imm[25]
i_rt[26] => addIns:add.i_DB[26]
i_rt[26] => adduIns:addu.i_DB[26]
i_rt[26] => andIns:andInst.i_B[26]
i_rt[26] => norIns:norInst.i_B[26]
i_rt[26] => xorIns:xorInst.i_B[26]
i_rt[26] => orIns:orInst.i_B[26]
i_rt[26] => Slt:Sltins.i_rt[26]
i_rt[26] => shiftLeftLogical:ShiftLL.i_In[26]
i_rt[26] => shiftRightLogical:ShiftRL.i_In[26]
i_rt[26] => shiftRightArithmetic:ShiftRA.i_In[26]
i_rt[26] => subIns:sub.i_DB[26]
i_rt[26] => jumpRegister:jumpReg.i_rs[26]
i_rt[26] => move_N:movn.i_rs[26]
i_rt[26] => jump:jumpIns.i_rs[26]
i_rt[26] => beq:beqIns.i_rs[26]
i_rt[26] => bne:bneIns.i_rs[26]
i_rt[26] => addiIns:addi.i_DB[26]
i_rt[26] => addiuIns:addiu.i_DB[26]
i_rt[26] => SltImm:Slti.i_imm[26]
i_rt[26] => orImm:ori.i_imm[26]
i_rt[26] => XorImm:Xori.i_imm[26]
i_rt[26] => loadUpperImm:lui.i_imm[26]
i_rt[26] => loadWord:lw.i_imm[26]
i_rt[26] => storeWord:sw.i_imm[26]
i_rt[26] => subuIns:subuInst.i_DB[26]
i_rt[26] => andImmIns:andImmInst.i_Imm[26]
i_rt[27] => addIns:add.i_DB[27]
i_rt[27] => adduIns:addu.i_DB[27]
i_rt[27] => andIns:andInst.i_B[27]
i_rt[27] => norIns:norInst.i_B[27]
i_rt[27] => xorIns:xorInst.i_B[27]
i_rt[27] => orIns:orInst.i_B[27]
i_rt[27] => Slt:Sltins.i_rt[27]
i_rt[27] => shiftLeftLogical:ShiftLL.i_In[27]
i_rt[27] => shiftRightLogical:ShiftRL.i_In[27]
i_rt[27] => shiftRightArithmetic:ShiftRA.i_In[27]
i_rt[27] => subIns:sub.i_DB[27]
i_rt[27] => jumpRegister:jumpReg.i_rs[27]
i_rt[27] => move_N:movn.i_rs[27]
i_rt[27] => jump:jumpIns.i_rs[27]
i_rt[27] => beq:beqIns.i_rs[27]
i_rt[27] => bne:bneIns.i_rs[27]
i_rt[27] => addiIns:addi.i_DB[27]
i_rt[27] => addiuIns:addiu.i_DB[27]
i_rt[27] => SltImm:Slti.i_imm[27]
i_rt[27] => orImm:ori.i_imm[27]
i_rt[27] => XorImm:Xori.i_imm[27]
i_rt[27] => loadUpperImm:lui.i_imm[27]
i_rt[27] => loadWord:lw.i_imm[27]
i_rt[27] => storeWord:sw.i_imm[27]
i_rt[27] => subuIns:subuInst.i_DB[27]
i_rt[27] => andImmIns:andImmInst.i_Imm[27]
i_rt[28] => addIns:add.i_DB[28]
i_rt[28] => adduIns:addu.i_DB[28]
i_rt[28] => andIns:andInst.i_B[28]
i_rt[28] => norIns:norInst.i_B[28]
i_rt[28] => xorIns:xorInst.i_B[28]
i_rt[28] => orIns:orInst.i_B[28]
i_rt[28] => Slt:Sltins.i_rt[28]
i_rt[28] => shiftLeftLogical:ShiftLL.i_In[28]
i_rt[28] => shiftRightLogical:ShiftRL.i_In[28]
i_rt[28] => shiftRightArithmetic:ShiftRA.i_In[28]
i_rt[28] => subIns:sub.i_DB[28]
i_rt[28] => jumpRegister:jumpReg.i_rs[28]
i_rt[28] => move_N:movn.i_rs[28]
i_rt[28] => jump:jumpIns.i_rs[28]
i_rt[28] => beq:beqIns.i_rs[28]
i_rt[28] => bne:bneIns.i_rs[28]
i_rt[28] => addiIns:addi.i_DB[28]
i_rt[28] => addiuIns:addiu.i_DB[28]
i_rt[28] => SltImm:Slti.i_imm[28]
i_rt[28] => orImm:ori.i_imm[28]
i_rt[28] => XorImm:Xori.i_imm[28]
i_rt[28] => loadUpperImm:lui.i_imm[28]
i_rt[28] => loadWord:lw.i_imm[28]
i_rt[28] => storeWord:sw.i_imm[28]
i_rt[28] => subuIns:subuInst.i_DB[28]
i_rt[28] => andImmIns:andImmInst.i_Imm[28]
i_rt[29] => addIns:add.i_DB[29]
i_rt[29] => adduIns:addu.i_DB[29]
i_rt[29] => andIns:andInst.i_B[29]
i_rt[29] => norIns:norInst.i_B[29]
i_rt[29] => xorIns:xorInst.i_B[29]
i_rt[29] => orIns:orInst.i_B[29]
i_rt[29] => Slt:Sltins.i_rt[29]
i_rt[29] => shiftLeftLogical:ShiftLL.i_In[29]
i_rt[29] => shiftRightLogical:ShiftRL.i_In[29]
i_rt[29] => shiftRightArithmetic:ShiftRA.i_In[29]
i_rt[29] => subIns:sub.i_DB[29]
i_rt[29] => jumpRegister:jumpReg.i_rs[29]
i_rt[29] => move_N:movn.i_rs[29]
i_rt[29] => jump:jumpIns.i_rs[29]
i_rt[29] => beq:beqIns.i_rs[29]
i_rt[29] => bne:bneIns.i_rs[29]
i_rt[29] => addiIns:addi.i_DB[29]
i_rt[29] => addiuIns:addiu.i_DB[29]
i_rt[29] => SltImm:Slti.i_imm[29]
i_rt[29] => orImm:ori.i_imm[29]
i_rt[29] => XorImm:Xori.i_imm[29]
i_rt[29] => loadUpperImm:lui.i_imm[29]
i_rt[29] => loadWord:lw.i_imm[29]
i_rt[29] => storeWord:sw.i_imm[29]
i_rt[29] => subuIns:subuInst.i_DB[29]
i_rt[29] => andImmIns:andImmInst.i_Imm[29]
i_rt[30] => addIns:add.i_DB[30]
i_rt[30] => adduIns:addu.i_DB[30]
i_rt[30] => andIns:andInst.i_B[30]
i_rt[30] => norIns:norInst.i_B[30]
i_rt[30] => xorIns:xorInst.i_B[30]
i_rt[30] => orIns:orInst.i_B[30]
i_rt[30] => Slt:Sltins.i_rt[30]
i_rt[30] => shiftLeftLogical:ShiftLL.i_In[30]
i_rt[30] => shiftRightLogical:ShiftRL.i_In[30]
i_rt[30] => shiftRightArithmetic:ShiftRA.i_In[30]
i_rt[30] => subIns:sub.i_DB[30]
i_rt[30] => jumpRegister:jumpReg.i_rs[30]
i_rt[30] => move_N:movn.i_rs[30]
i_rt[30] => jump:jumpIns.i_rs[30]
i_rt[30] => beq:beqIns.i_rs[30]
i_rt[30] => bne:bneIns.i_rs[30]
i_rt[30] => addiIns:addi.i_DB[30]
i_rt[30] => addiuIns:addiu.i_DB[30]
i_rt[30] => SltImm:Slti.i_imm[30]
i_rt[30] => orImm:ori.i_imm[30]
i_rt[30] => XorImm:Xori.i_imm[30]
i_rt[30] => loadUpperImm:lui.i_imm[30]
i_rt[30] => loadWord:lw.i_imm[30]
i_rt[30] => storeWord:sw.i_imm[30]
i_rt[30] => subuIns:subuInst.i_DB[30]
i_rt[30] => andImmIns:andImmInst.i_Imm[30]
i_rt[31] => addIns:add.i_DB[31]
i_rt[31] => adduIns:addu.i_DB[31]
i_rt[31] => andIns:andInst.i_B[31]
i_rt[31] => norIns:norInst.i_B[31]
i_rt[31] => xorIns:xorInst.i_B[31]
i_rt[31] => orIns:orInst.i_B[31]
i_rt[31] => Slt:Sltins.i_rt[31]
i_rt[31] => shiftLeftLogical:ShiftLL.i_In[31]
i_rt[31] => shiftRightLogical:ShiftRL.i_In[31]
i_rt[31] => shiftRightArithmetic:ShiftRA.i_In[31]
i_rt[31] => subIns:sub.i_DB[31]
i_rt[31] => jumpRegister:jumpReg.i_rs[31]
i_rt[31] => move_N:movn.i_rs[31]
i_rt[31] => jump:jumpIns.i_rs[31]
i_rt[31] => beq:beqIns.i_rs[31]
i_rt[31] => bne:bneIns.i_rs[31]
i_rt[31] => addiIns:addi.i_DB[31]
i_rt[31] => addiuIns:addiu.i_DB[31]
i_rt[31] => SltImm:Slti.i_imm[31]
i_rt[31] => orImm:ori.i_imm[31]
i_rt[31] => XorImm:Xori.i_imm[31]
i_rt[31] => loadUpperImm:lui.i_imm[31]
i_rt[31] => loadWord:lw.i_imm[31]
i_rt[31] => storeWord:sw.i_imm[31]
i_rt[31] => subuIns:subuInst.i_DB[31]
i_rt[31] => andImmIns:andImmInst.i_Imm[31]
i_shiftImm[0] => shiftLeftLogical:ShiftLL.i_shamt[0]
i_shiftImm[0] => shiftRightLogical:ShiftRL.i_shamt[0]
i_shiftImm[0] => shiftRightArithmetic:ShiftRA.i_shamt[0]
i_shiftImm[1] => shiftLeftLogical:ShiftLL.i_shamt[1]
i_shiftImm[1] => shiftRightLogical:ShiftRL.i_shamt[1]
i_shiftImm[1] => shiftRightArithmetic:ShiftRA.i_shamt[1]
i_shiftImm[2] => shiftLeftLogical:ShiftLL.i_shamt[2]
i_shiftImm[2] => shiftRightLogical:ShiftRL.i_shamt[2]
i_shiftImm[2] => shiftRightArithmetic:ShiftRA.i_shamt[2]
i_shiftImm[3] => shiftLeftLogical:ShiftLL.i_shamt[3]
i_shiftImm[3] => shiftRightLogical:ShiftRL.i_shamt[3]
i_shiftImm[3] => shiftRightArithmetic:ShiftRA.i_shamt[3]
i_shiftImm[4] => shiftLeftLogical:ShiftLL.i_shamt[4]
i_shiftImm[4] => shiftRightLogical:ShiftRL.i_shamt[4]
i_shiftImm[4] => shiftRightArithmetic:ShiftRA.i_shamt[4]
i_AluOpcode[0] => ALUMux:ALUMulti.i_S[0]
i_AluOpcode[0] => bit29_1Mux:CarryMux.i_S[0]
i_AluOpcode[0] => bit29_1Mux:OverflowMux.i_S[0]
i_AluOpcode[1] => ALUMux:ALUMulti.i_S[1]
i_AluOpcode[1] => bit29_1Mux:CarryMux.i_S[1]
i_AluOpcode[1] => bit29_1Mux:OverflowMux.i_S[1]
i_AluOpcode[2] => ALUMux:ALUMulti.i_S[2]
i_AluOpcode[2] => bit29_1Mux:CarryMux.i_S[2]
i_AluOpcode[2] => bit29_1Mux:OverflowMux.i_S[2]
i_AluOpcode[3] => ALUMux:ALUMulti.i_S[3]
i_AluOpcode[3] => bit29_1Mux:CarryMux.i_S[3]
i_AluOpcode[3] => bit29_1Mux:OverflowMux.i_S[3]
i_AluOpcode[4] => ALUMux:ALUMulti.i_S[4]
i_AluOpcode[4] => bit29_1Mux:CarryMux.i_S[4]
i_AluOpcode[4] => bit29_1Mux:OverflowMux.i_S[4]
i_replImm[0] => repl_qb:replQB.i_8bitIm[0]
i_replImm[1] => repl_qb:replQB.i_8bitIm[1]
i_replImm[2] => repl_qb:replQB.i_8bitIm[2]
i_replImm[3] => repl_qb:replQB.i_8bitIm[3]
i_replImm[4] => repl_qb:replQB.i_8bitIm[4]
i_replImm[5] => repl_qb:replQB.i_8bitIm[5]
i_replImm[6] => repl_qb:replQB.i_8bitIm[6]
i_replImm[7] => repl_qb:replQB.i_8bitIm[7]
i_PCJAL[0] => jumpAndLink:jumpAndLinkIns.i_rs[0]
i_PCJAL[1] => jumpAndLink:jumpAndLinkIns.i_rs[1]
i_PCJAL[2] => jumpAndLink:jumpAndLinkIns.i_rs[2]
i_PCJAL[3] => jumpAndLink:jumpAndLinkIns.i_rs[3]
i_PCJAL[4] => jumpAndLink:jumpAndLinkIns.i_rs[4]
i_PCJAL[5] => jumpAndLink:jumpAndLinkIns.i_rs[5]
i_PCJAL[6] => jumpAndLink:jumpAndLinkIns.i_rs[6]
i_PCJAL[7] => jumpAndLink:jumpAndLinkIns.i_rs[7]
i_PCJAL[8] => jumpAndLink:jumpAndLinkIns.i_rs[8]
i_PCJAL[9] => jumpAndLink:jumpAndLinkIns.i_rs[9]
i_PCJAL[10] => jumpAndLink:jumpAndLinkIns.i_rs[10]
i_PCJAL[11] => jumpAndLink:jumpAndLinkIns.i_rs[11]
i_PCJAL[12] => jumpAndLink:jumpAndLinkIns.i_rs[12]
i_PCJAL[13] => jumpAndLink:jumpAndLinkIns.i_rs[13]
i_PCJAL[14] => jumpAndLink:jumpAndLinkIns.i_rs[14]
i_PCJAL[15] => jumpAndLink:jumpAndLinkIns.i_rs[15]
i_PCJAL[16] => jumpAndLink:jumpAndLinkIns.i_rs[16]
i_PCJAL[17] => jumpAndLink:jumpAndLinkIns.i_rs[17]
i_PCJAL[18] => jumpAndLink:jumpAndLinkIns.i_rs[18]
i_PCJAL[19] => jumpAndLink:jumpAndLinkIns.i_rs[19]
i_PCJAL[20] => jumpAndLink:jumpAndLinkIns.i_rs[20]
i_PCJAL[21] => jumpAndLink:jumpAndLinkIns.i_rs[21]
i_PCJAL[22] => jumpAndLink:jumpAndLinkIns.i_rs[22]
i_PCJAL[23] => jumpAndLink:jumpAndLinkIns.i_rs[23]
i_PCJAL[24] => jumpAndLink:jumpAndLinkIns.i_rs[24]
i_PCJAL[25] => jumpAndLink:jumpAndLinkIns.i_rs[25]
i_PCJAL[26] => jumpAndLink:jumpAndLinkIns.i_rs[26]
i_PCJAL[27] => jumpAndLink:jumpAndLinkIns.i_rs[27]
i_PCJAL[28] => jumpAndLink:jumpAndLinkIns.i_rs[28]
i_PCJAL[29] => jumpAndLink:jumpAndLinkIns.i_rs[29]
i_PCJAL[30] => jumpAndLink:jumpAndLinkIns.i_rs[30]
i_PCJAL[31] => jumpAndLink:jumpAndLinkIns.i_rs[31]
o_output[0] <= ALUMux:ALUMulti.o_O[0]
o_output[1] <= ALUMux:ALUMulti.o_O[1]
o_output[2] <= ALUMux:ALUMulti.o_O[2]
o_output[3] <= ALUMux:ALUMulti.o_O[3]
o_output[4] <= ALUMux:ALUMulti.o_O[4]
o_output[5] <= ALUMux:ALUMulti.o_O[5]
o_output[6] <= ALUMux:ALUMulti.o_O[6]
o_output[7] <= ALUMux:ALUMulti.o_O[7]
o_output[8] <= ALUMux:ALUMulti.o_O[8]
o_output[9] <= ALUMux:ALUMulti.o_O[9]
o_output[10] <= ALUMux:ALUMulti.o_O[10]
o_output[11] <= ALUMux:ALUMulti.o_O[11]
o_output[12] <= ALUMux:ALUMulti.o_O[12]
o_output[13] <= ALUMux:ALUMulti.o_O[13]
o_output[14] <= ALUMux:ALUMulti.o_O[14]
o_output[15] <= ALUMux:ALUMulti.o_O[15]
o_output[16] <= ALUMux:ALUMulti.o_O[16]
o_output[17] <= ALUMux:ALUMulti.o_O[17]
o_output[18] <= ALUMux:ALUMulti.o_O[18]
o_output[19] <= ALUMux:ALUMulti.o_O[19]
o_output[20] <= ALUMux:ALUMulti.o_O[20]
o_output[21] <= ALUMux:ALUMulti.o_O[21]
o_output[22] <= ALUMux:ALUMulti.o_O[22]
o_output[23] <= ALUMux:ALUMulti.o_O[23]
o_output[24] <= ALUMux:ALUMulti.o_O[24]
o_output[25] <= ALUMux:ALUMulti.o_O[25]
o_output[26] <= ALUMux:ALUMulti.o_O[26]
o_output[27] <= ALUMux:ALUMulti.o_O[27]
o_output[28] <= ALUMux:ALUMulti.o_O[28]
o_output[29] <= ALUMux:ALUMulti.o_O[29]
o_output[30] <= ALUMux:ALUMulti.o_O[30]
o_output[31] <= ALUMux:ALUMulti.o_O[31]
o_carryOut <= bit29_1Mux:CarryMux.o_O
o_overflow <= bit29_1Mux:OverflowMux.o_O


|MIPS_Processor|ALU:ALUDesign|addIns:add
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => RippleAdder:RippleAdderTime.i_DB[0]
i_DB[1] => RippleAdder:RippleAdderTime.i_DB[1]
i_DB[2] => RippleAdder:RippleAdderTime.i_DB[2]
i_DB[3] => RippleAdder:RippleAdderTime.i_DB[3]
i_DB[4] => RippleAdder:RippleAdderTime.i_DB[4]
i_DB[5] => RippleAdder:RippleAdderTime.i_DB[5]
i_DB[6] => RippleAdder:RippleAdderTime.i_DB[6]
i_DB[7] => RippleAdder:RippleAdderTime.i_DB[7]
i_DB[8] => RippleAdder:RippleAdderTime.i_DB[8]
i_DB[9] => RippleAdder:RippleAdderTime.i_DB[9]
i_DB[10] => RippleAdder:RippleAdderTime.i_DB[10]
i_DB[11] => RippleAdder:RippleAdderTime.i_DB[11]
i_DB[12] => RippleAdder:RippleAdderTime.i_DB[12]
i_DB[13] => RippleAdder:RippleAdderTime.i_DB[13]
i_DB[14] => RippleAdder:RippleAdderTime.i_DB[14]
i_DB[15] => RippleAdder:RippleAdderTime.i_DB[15]
i_DB[16] => RippleAdder:RippleAdderTime.i_DB[16]
i_DB[17] => RippleAdder:RippleAdderTime.i_DB[17]
i_DB[18] => RippleAdder:RippleAdderTime.i_DB[18]
i_DB[19] => RippleAdder:RippleAdderTime.i_DB[19]
i_DB[20] => RippleAdder:RippleAdderTime.i_DB[20]
i_DB[21] => RippleAdder:RippleAdderTime.i_DB[21]
i_DB[22] => RippleAdder:RippleAdderTime.i_DB[22]
i_DB[23] => RippleAdder:RippleAdderTime.i_DB[23]
i_DB[24] => RippleAdder:RippleAdderTime.i_DB[24]
i_DB[25] => RippleAdder:RippleAdderTime.i_DB[25]
i_DB[26] => RippleAdder:RippleAdderTime.i_DB[26]
i_DB[27] => RippleAdder:RippleAdderTime.i_DB[27]
i_DB[28] => RippleAdder:RippleAdderTime.i_DB[28]
i_DB[29] => RippleAdder:RippleAdderTime.i_DB[29]
i_DB[30] => RippleAdder:RippleAdderTime.i_DB[30]
i_DB[31] => RippleAdder:RippleAdderTime.i_DB[31]
o_Sum[0] <= RippleAdder:RippleAdderTime.o_Sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_Sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_Sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_Sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_Sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_Sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_Sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_Sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_Sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_Sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_Sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_Sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_Sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_Sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_Sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_Sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_Sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_Sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_Sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_Sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_Sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_Sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_Sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_Sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_Sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_Sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_Sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_Sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_Sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_Sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_Sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_Sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Overflow
o_Carry <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addIns:add|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => RippleAdder:RippleAdderTime.i_DB[0]
i_DB[1] => RippleAdder:RippleAdderTime.i_DB[1]
i_DB[2] => RippleAdder:RippleAdderTime.i_DB[2]
i_DB[3] => RippleAdder:RippleAdderTime.i_DB[3]
i_DB[4] => RippleAdder:RippleAdderTime.i_DB[4]
i_DB[5] => RippleAdder:RippleAdderTime.i_DB[5]
i_DB[6] => RippleAdder:RippleAdderTime.i_DB[6]
i_DB[7] => RippleAdder:RippleAdderTime.i_DB[7]
i_DB[8] => RippleAdder:RippleAdderTime.i_DB[8]
i_DB[9] => RippleAdder:RippleAdderTime.i_DB[9]
i_DB[10] => RippleAdder:RippleAdderTime.i_DB[10]
i_DB[11] => RippleAdder:RippleAdderTime.i_DB[11]
i_DB[12] => RippleAdder:RippleAdderTime.i_DB[12]
i_DB[13] => RippleAdder:RippleAdderTime.i_DB[13]
i_DB[14] => RippleAdder:RippleAdderTime.i_DB[14]
i_DB[15] => RippleAdder:RippleAdderTime.i_DB[15]
i_DB[16] => RippleAdder:RippleAdderTime.i_DB[16]
i_DB[17] => RippleAdder:RippleAdderTime.i_DB[17]
i_DB[18] => RippleAdder:RippleAdderTime.i_DB[18]
i_DB[19] => RippleAdder:RippleAdderTime.i_DB[19]
i_DB[20] => RippleAdder:RippleAdderTime.i_DB[20]
i_DB[21] => RippleAdder:RippleAdderTime.i_DB[21]
i_DB[22] => RippleAdder:RippleAdderTime.i_DB[22]
i_DB[23] => RippleAdder:RippleAdderTime.i_DB[23]
i_DB[24] => RippleAdder:RippleAdderTime.i_DB[24]
i_DB[25] => RippleAdder:RippleAdderTime.i_DB[25]
i_DB[26] => RippleAdder:RippleAdderTime.i_DB[26]
i_DB[27] => RippleAdder:RippleAdderTime.i_DB[27]
i_DB[28] => RippleAdder:RippleAdderTime.i_DB[28]
i_DB[29] => RippleAdder:RippleAdderTime.i_DB[29]
i_DB[30] => RippleAdder:RippleAdderTime.i_DB[30]
i_DB[31] => RippleAdder:RippleAdderTime.i_DB[31]
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Carry <= RippleAdder:RippleAdderTime.o_Carry
o_Overflow <= RippleAdder:RippleAdderTime.o_Overflow


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|adduIns:addu|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|andIns:andInst
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|notIns:notInst
i_A[0] => o_F[0].DATAIN
i_A[1] => o_F[1].DATAIN
i_A[2] => o_F[2].DATAIN
i_A[3] => o_F[3].DATAIN
i_A[4] => o_F[4].DATAIN
i_A[5] => o_F[5].DATAIN
i_A[6] => o_F[6].DATAIN
i_A[7] => o_F[7].DATAIN
i_A[8] => o_F[8].DATAIN
i_A[9] => o_F[9].DATAIN
i_A[10] => o_F[10].DATAIN
i_A[11] => o_F[11].DATAIN
i_A[12] => o_F[12].DATAIN
i_A[13] => o_F[13].DATAIN
i_A[14] => o_F[14].DATAIN
i_A[15] => o_F[15].DATAIN
i_A[16] => o_F[16].DATAIN
i_A[17] => o_F[17].DATAIN
i_A[18] => o_F[18].DATAIN
i_A[19] => o_F[19].DATAIN
i_A[20] => o_F[20].DATAIN
i_A[21] => o_F[21].DATAIN
i_A[22] => o_F[22].DATAIN
i_A[23] => o_F[23].DATAIN
i_A[24] => o_F[24].DATAIN
i_A[25] => o_F[25].DATAIN
i_A[26] => o_F[26].DATAIN
i_A[27] => o_F[27].DATAIN
i_A[28] => o_F[28].DATAIN
i_A[29] => o_F[29].DATAIN
i_A[30] => o_F[30].DATAIN
i_A[31] => o_F[31].DATAIN
o_F[0] <= i_A[0].DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= i_A[1].DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= i_A[2].DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= i_A[3].DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= i_A[4].DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= i_A[5].DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= i_A[6].DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= i_A[7].DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= i_A[8].DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= i_A[9].DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= i_A[10].DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= i_A[11].DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= i_A[12].DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= i_A[13].DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= i_A[14].DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= i_A[15].DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= i_A[16].DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= i_A[17].DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= i_A[18].DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= i_A[19].DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= i_A[20].DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= i_A[21].DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= i_A[22].DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= i_A[23].DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= i_A[24].DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= i_A[25].DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= i_A[26].DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= i_A[27].DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= i_A[28].DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= i_A[29].DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= i_A[30].DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= i_A[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|norIns:norInst
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|xorIns:xorInst
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|orIns:orInst
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins
i_rt[0] => NBitAdder_Sub:Adder.i_DB[0]
i_rt[1] => NBitAdder_Sub:Adder.i_DB[1]
i_rt[2] => NBitAdder_Sub:Adder.i_DB[2]
i_rt[3] => NBitAdder_Sub:Adder.i_DB[3]
i_rt[4] => NBitAdder_Sub:Adder.i_DB[4]
i_rt[5] => NBitAdder_Sub:Adder.i_DB[5]
i_rt[6] => NBitAdder_Sub:Adder.i_DB[6]
i_rt[7] => NBitAdder_Sub:Adder.i_DB[7]
i_rt[8] => NBitAdder_Sub:Adder.i_DB[8]
i_rt[9] => NBitAdder_Sub:Adder.i_DB[9]
i_rt[10] => NBitAdder_Sub:Adder.i_DB[10]
i_rt[11] => NBitAdder_Sub:Adder.i_DB[11]
i_rt[12] => NBitAdder_Sub:Adder.i_DB[12]
i_rt[13] => NBitAdder_Sub:Adder.i_DB[13]
i_rt[14] => NBitAdder_Sub:Adder.i_DB[14]
i_rt[15] => NBitAdder_Sub:Adder.i_DB[15]
i_rt[16] => NBitAdder_Sub:Adder.i_DB[16]
i_rt[17] => NBitAdder_Sub:Adder.i_DB[17]
i_rt[18] => NBitAdder_Sub:Adder.i_DB[18]
i_rt[19] => NBitAdder_Sub:Adder.i_DB[19]
i_rt[20] => NBitAdder_Sub:Adder.i_DB[20]
i_rt[21] => NBitAdder_Sub:Adder.i_DB[21]
i_rt[22] => NBitAdder_Sub:Adder.i_DB[22]
i_rt[23] => NBitAdder_Sub:Adder.i_DB[23]
i_rt[24] => NBitAdder_Sub:Adder.i_DB[24]
i_rt[25] => NBitAdder_Sub:Adder.i_DB[25]
i_rt[26] => NBitAdder_Sub:Adder.i_DB[26]
i_rt[27] => NBitAdder_Sub:Adder.i_DB[27]
i_rt[28] => NBitAdder_Sub:Adder.i_DB[28]
i_rt[29] => NBitAdder_Sub:Adder.i_DB[29]
i_rt[30] => NBitAdder_Sub:Adder.i_DB[30]
i_rt[31] => NBitAdder_Sub:Adder.i_DB[31]
i_rs[0] => NBitAdder_Sub:Adder.i_DA[0]
i_rs[1] => NBitAdder_Sub:Adder.i_DA[1]
i_rs[2] => NBitAdder_Sub:Adder.i_DA[2]
i_rs[3] => NBitAdder_Sub:Adder.i_DA[3]
i_rs[4] => NBitAdder_Sub:Adder.i_DA[4]
i_rs[5] => NBitAdder_Sub:Adder.i_DA[5]
i_rs[6] => NBitAdder_Sub:Adder.i_DA[6]
i_rs[7] => NBitAdder_Sub:Adder.i_DA[7]
i_rs[8] => NBitAdder_Sub:Adder.i_DA[8]
i_rs[9] => NBitAdder_Sub:Adder.i_DA[9]
i_rs[10] => NBitAdder_Sub:Adder.i_DA[10]
i_rs[11] => NBitAdder_Sub:Adder.i_DA[11]
i_rs[12] => NBitAdder_Sub:Adder.i_DA[12]
i_rs[13] => NBitAdder_Sub:Adder.i_DA[13]
i_rs[14] => NBitAdder_Sub:Adder.i_DA[14]
i_rs[15] => NBitAdder_Sub:Adder.i_DA[15]
i_rs[16] => NBitAdder_Sub:Adder.i_DA[16]
i_rs[17] => NBitAdder_Sub:Adder.i_DA[17]
i_rs[18] => NBitAdder_Sub:Adder.i_DA[18]
i_rs[19] => NBitAdder_Sub:Adder.i_DA[19]
i_rs[20] => NBitAdder_Sub:Adder.i_DA[20]
i_rs[21] => NBitAdder_Sub:Adder.i_DA[21]
i_rs[22] => NBitAdder_Sub:Adder.i_DA[22]
i_rs[23] => NBitAdder_Sub:Adder.i_DA[23]
i_rs[24] => NBitAdder_Sub:Adder.i_DA[24]
i_rs[25] => NBitAdder_Sub:Adder.i_DA[25]
i_rs[26] => NBitAdder_Sub:Adder.i_DA[26]
i_rs[27] => NBitAdder_Sub:Adder.i_DA[27]
i_rs[28] => NBitAdder_Sub:Adder.i_DA[28]
i_rs[29] => NBitAdder_Sub:Adder.i_DA[29]
i_rs[30] => NBitAdder_Sub:Adder.i_DA[30]
i_rs[31] => NBitAdder_Sub:Adder.i_DA[31]
o_rd[0] <= NBitAdder_Sub:Adder.o_sum[31]
o_rd[1] <= <GND>
o_rd[2] <= <GND>
o_rd[3] <= <GND>
o_rd[4] <= <GND>
o_rd[5] <= <GND>
o_rd[6] <= <GND>
o_rd[7] <= <GND>
o_rd[8] <= <GND>
o_rd[9] <= <GND>
o_rd[10] <= <GND>
o_rd[11] <= <GND>
o_rd[12] <= <GND>
o_rd[13] <= <GND>
o_rd[14] <= <GND>
o_rd[15] <= <GND>
o_rd[16] <= <GND>
o_rd[17] <= <GND>
o_rd[18] <= <GND>
o_rd[19] <= <GND>
o_rd[20] <= <GND>
o_rd[21] <= <GND>
o_rd[22] <= <GND>
o_rd[23] <= <GND>
o_rd[24] <= <GND>
o_rd[25] <= <GND>
o_rd[26] <= <GND>
o_rd[27] <= <GND>
o_rd[28] <= <GND>
o_rd[29] <= <GND>
o_rd[30] <= <GND>
o_rd[31] <= <GND>


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[0] => mux2t1_N:Multiplexer.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[1] => mux2t1_N:Multiplexer.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[2] => mux2t1_N:Multiplexer.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[3] => mux2t1_N:Multiplexer.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[4] => mux2t1_N:Multiplexer.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[5] => mux2t1_N:Multiplexer.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[6] => mux2t1_N:Multiplexer.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[7] => mux2t1_N:Multiplexer.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[8] => mux2t1_N:Multiplexer.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[9] => mux2t1_N:Multiplexer.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[10] => mux2t1_N:Multiplexer.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[11] => mux2t1_N:Multiplexer.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[12] => mux2t1_N:Multiplexer.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[13] => mux2t1_N:Multiplexer.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[14] => mux2t1_N:Multiplexer.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[15] => mux2t1_N:Multiplexer.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[16] => mux2t1_N:Multiplexer.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[17] => mux2t1_N:Multiplexer.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[18] => mux2t1_N:Multiplexer.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[19] => mux2t1_N:Multiplexer.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[20] => mux2t1_N:Multiplexer.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[21] => mux2t1_N:Multiplexer.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[22] => mux2t1_N:Multiplexer.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[23] => mux2t1_N:Multiplexer.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[24] => mux2t1_N:Multiplexer.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[25] => mux2t1_N:Multiplexer.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[26] => mux2t1_N:Multiplexer.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[27] => mux2t1_N:Multiplexer.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[28] => mux2t1_N:Multiplexer.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[29] => mux2t1_N:Multiplexer.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[30] => mux2t1_N:Multiplexer.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
i_DB[31] => mux2t1_N:Multiplexer.i_D0[31]
i_Control => mux2t1_N:Multiplexer.i_S
i_Control => RippleAdder:RippleAdderTime.i_Carry
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|Slt:Sltins|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL
i_In[0] => mux2t1:shift1zero.i_D0
i_In[0] => mux2t1:shift1:30:shiftLeftLogical.i_D1
i_In[1] => mux2t1:shift1:29:shiftLeftLogical.i_D1
i_In[1] => mux2t1:shift1:30:shiftLeftLogical.i_D0
i_In[2] => mux2t1:shift1:28:shiftLeftLogical.i_D1
i_In[2] => mux2t1:shift1:29:shiftLeftLogical.i_D0
i_In[3] => mux2t1:shift1:27:shiftLeftLogical.i_D1
i_In[3] => mux2t1:shift1:28:shiftLeftLogical.i_D0
i_In[4] => mux2t1:shift1:26:shiftLeftLogical.i_D1
i_In[4] => mux2t1:shift1:27:shiftLeftLogical.i_D0
i_In[5] => mux2t1:shift1:25:shiftLeftLogical.i_D1
i_In[5] => mux2t1:shift1:26:shiftLeftLogical.i_D0
i_In[6] => mux2t1:shift1:24:shiftLeftLogical.i_D1
i_In[6] => mux2t1:shift1:25:shiftLeftLogical.i_D0
i_In[7] => mux2t1:shift1:23:shiftLeftLogical.i_D1
i_In[7] => mux2t1:shift1:24:shiftLeftLogical.i_D0
i_In[8] => mux2t1:shift1:22:shiftLeftLogical.i_D1
i_In[8] => mux2t1:shift1:23:shiftLeftLogical.i_D0
i_In[9] => mux2t1:shift1:21:shiftLeftLogical.i_D1
i_In[9] => mux2t1:shift1:22:shiftLeftLogical.i_D0
i_In[10] => mux2t1:shift1:20:shiftLeftLogical.i_D1
i_In[10] => mux2t1:shift1:21:shiftLeftLogical.i_D0
i_In[11] => mux2t1:shift1:19:shiftLeftLogical.i_D1
i_In[11] => mux2t1:shift1:20:shiftLeftLogical.i_D0
i_In[12] => mux2t1:shift1:18:shiftLeftLogical.i_D1
i_In[12] => mux2t1:shift1:19:shiftLeftLogical.i_D0
i_In[13] => mux2t1:shift1:17:shiftLeftLogical.i_D1
i_In[13] => mux2t1:shift1:18:shiftLeftLogical.i_D0
i_In[14] => mux2t1:shift1:16:shiftLeftLogical.i_D1
i_In[14] => mux2t1:shift1:17:shiftLeftLogical.i_D0
i_In[15] => mux2t1:shift1:15:shiftLeftLogical.i_D1
i_In[15] => mux2t1:shift1:16:shiftLeftLogical.i_D0
i_In[16] => mux2t1:shift1:14:shiftLeftLogical.i_D1
i_In[16] => mux2t1:shift1:15:shiftLeftLogical.i_D0
i_In[17] => mux2t1:shift1:13:shiftLeftLogical.i_D1
i_In[17] => mux2t1:shift1:14:shiftLeftLogical.i_D0
i_In[18] => mux2t1:shift1:12:shiftLeftLogical.i_D1
i_In[18] => mux2t1:shift1:13:shiftLeftLogical.i_D0
i_In[19] => mux2t1:shift1:11:shiftLeftLogical.i_D1
i_In[19] => mux2t1:shift1:12:shiftLeftLogical.i_D0
i_In[20] => mux2t1:shift1:10:shiftLeftLogical.i_D1
i_In[20] => mux2t1:shift1:11:shiftLeftLogical.i_D0
i_In[21] => mux2t1:shift1:9:shiftLeftLogical.i_D1
i_In[21] => mux2t1:shift1:10:shiftLeftLogical.i_D0
i_In[22] => mux2t1:shift1:8:shiftLeftLogical.i_D1
i_In[22] => mux2t1:shift1:9:shiftLeftLogical.i_D0
i_In[23] => mux2t1:shift1:7:shiftLeftLogical.i_D1
i_In[23] => mux2t1:shift1:8:shiftLeftLogical.i_D0
i_In[24] => mux2t1:shift1:6:shiftLeftLogical.i_D1
i_In[24] => mux2t1:shift1:7:shiftLeftLogical.i_D0
i_In[25] => mux2t1:shift1:5:shiftLeftLogical.i_D1
i_In[25] => mux2t1:shift1:6:shiftLeftLogical.i_D0
i_In[26] => mux2t1:shift1:4:shiftLeftLogical.i_D1
i_In[26] => mux2t1:shift1:5:shiftLeftLogical.i_D0
i_In[27] => mux2t1:shift1:3:shiftLeftLogical.i_D1
i_In[27] => mux2t1:shift1:4:shiftLeftLogical.i_D0
i_In[28] => mux2t1:shift1:2:shiftLeftLogical.i_D1
i_In[28] => mux2t1:shift1:3:shiftLeftLogical.i_D0
i_In[29] => mux2t1:shift1:1:shiftLeftLogical.i_D1
i_In[29] => mux2t1:shift1:2:shiftLeftLogical.i_D0
i_In[30] => mux2t1:shift1:0:shiftLeftLogical.i_D1
i_In[30] => mux2t1:shift1:1:shiftLeftLogical.i_D0
i_In[31] => mux2t1:shift1:0:shiftLeftLogical.i_D0
i_shamt[0] => mux2t1:shift1zero.i_S
i_shamt[0] => mux2t1:shift1:0:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:1:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:2:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:3:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:4:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:5:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:6:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:7:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:8:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:9:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:10:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:11:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:12:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:13:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:14:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:15:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:16:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:17:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:18:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:19:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:20:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:21:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:22:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:23:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:24:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:25:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:26:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:27:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:28:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:29:shiftLeftLogical.i_S
i_shamt[0] => mux2t1:shift1:30:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2ext:30:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2ext:31:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:0:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:1:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:2:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:3:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:4:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:5:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:6:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:7:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:8:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:9:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:10:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:11:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:12:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:13:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:14:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:15:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:16:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:17:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:18:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:19:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:20:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:21:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:22:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:23:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:24:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:25:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:26:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:27:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:28:shiftLeftLogical.i_S
i_shamt[1] => mux2t1:shift2:29:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4ext:28:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4ext:29:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4ext:30:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4ext:31:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:0:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:1:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:2:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:3:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:4:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:5:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:6:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:7:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:8:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:9:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:10:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:11:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:12:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:13:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:14:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:15:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:16:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:17:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:18:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:19:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:20:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:21:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:22:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:23:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:24:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:25:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:26:shiftLeftLogical.i_S
i_shamt[2] => mux2t1:shift4:27:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:24:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:25:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:26:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:27:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:28:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:29:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:30:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8ext:31:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:0:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:1:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:2:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:3:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:4:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:5:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:6:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:7:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:8:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:9:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:10:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:11:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:12:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:13:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:14:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:15:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:16:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:17:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:18:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:19:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:20:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:21:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:22:shiftLeftLogical.i_S
i_shamt[3] => mux2t1:shift8:23:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:16:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:17:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:18:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:19:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:20:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:21:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:22:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:23:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:24:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:25:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:26:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:27:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:28:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:29:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:30:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16ext:31:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:0:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:1:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:2:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:3:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:4:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:5:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:6:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:7:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:8:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:9:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:10:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:11:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:12:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:13:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:14:shiftLeftLogical.i_S
i_shamt[4] => mux2t1:shift16:15:shiftLeftLogical.i_S
o_Out[0] <= mux2t1:shift16ext:31:shiftLeftLogical.o_O
o_Out[1] <= mux2t1:shift16ext:30:shiftLeftLogical.o_O
o_Out[2] <= mux2t1:shift16ext:29:shiftLeftLogical.o_O
o_Out[3] <= mux2t1:shift16ext:28:shiftLeftLogical.o_O
o_Out[4] <= mux2t1:shift16ext:27:shiftLeftLogical.o_O
o_Out[5] <= mux2t1:shift16ext:26:shiftLeftLogical.o_O
o_Out[6] <= mux2t1:shift16ext:25:shiftLeftLogical.o_O
o_Out[7] <= mux2t1:shift16ext:24:shiftLeftLogical.o_O
o_Out[8] <= mux2t1:shift16ext:23:shiftLeftLogical.o_O
o_Out[9] <= mux2t1:shift16ext:22:shiftLeftLogical.o_O
o_Out[10] <= mux2t1:shift16ext:21:shiftLeftLogical.o_O
o_Out[11] <= mux2t1:shift16ext:20:shiftLeftLogical.o_O
o_Out[12] <= mux2t1:shift16ext:19:shiftLeftLogical.o_O
o_Out[13] <= mux2t1:shift16ext:18:shiftLeftLogical.o_O
o_Out[14] <= mux2t1:shift16ext:17:shiftLeftLogical.o_O
o_Out[15] <= mux2t1:shift16ext:16:shiftLeftLogical.o_O
o_Out[16] <= mux2t1:shift16:15:shiftLeftLogical.o_O
o_Out[17] <= mux2t1:shift16:14:shiftLeftLogical.o_O
o_Out[18] <= mux2t1:shift16:13:shiftLeftLogical.o_O
o_Out[19] <= mux2t1:shift16:12:shiftLeftLogical.o_O
o_Out[20] <= mux2t1:shift16:11:shiftLeftLogical.o_O
o_Out[21] <= mux2t1:shift16:10:shiftLeftLogical.o_O
o_Out[22] <= mux2t1:shift16:9:shiftLeftLogical.o_O
o_Out[23] <= mux2t1:shift16:8:shiftLeftLogical.o_O
o_Out[24] <= mux2t1:shift16:7:shiftLeftLogical.o_O
o_Out[25] <= mux2t1:shift16:6:shiftLeftLogical.o_O
o_Out[26] <= mux2t1:shift16:5:shiftLeftLogical.o_O
o_Out[27] <= mux2t1:shift16:4:shiftLeftLogical.o_O
o_Out[28] <= mux2t1:shift16:3:shiftLeftLogical.o_O
o_Out[29] <= mux2t1:shift16:2:shiftLeftLogical.o_O
o_Out[30] <= mux2t1:shift16:1:shiftLeftLogical.o_O
o_Out[31] <= mux2t1:shift16:0:shiftLeftLogical.o_O


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:shift1zero
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:shift1zero|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:shift1zero|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:shift1zero|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:shift1zero|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:0:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:0:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:0:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:0:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:0:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:1:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:1:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:1:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:1:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:1:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:2:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:2:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:2:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:2:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:2:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:3:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:3:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:3:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:3:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:3:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:4:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:4:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:4:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:4:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:4:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:5:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:5:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:5:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:5:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:5:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:6:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:6:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:6:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:6:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:6:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:7:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:7:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:7:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:7:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:7:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:8:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:8:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:8:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:8:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:8:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:9:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:9:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:9:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:9:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:9:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:10:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:10:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:10:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:10:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:10:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:11:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:11:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:11:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:11:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:11:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:12:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:12:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:12:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:12:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:12:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:13:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:13:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:13:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:13:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:13:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:14:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:14:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:14:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:14:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:14:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:15:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:15:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:15:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:15:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:15:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:16:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:16:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:16:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:16:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:16:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:17:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:17:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:17:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:17:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:17:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:18:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:18:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:18:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:18:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:18:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:19:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:19:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:19:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:19:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:19:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:20:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:20:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:20:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:20:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:20:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:21:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:21:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:21:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:21:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:21:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:22:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:22:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:22:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:22:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:22:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:23:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:23:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:23:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:23:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:23:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:24:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:24:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:24:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:24:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:24:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:25:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:25:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:25:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:25:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:25:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:26:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:26:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:26:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:26:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:26:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:27:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:27:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:27:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:27:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:27:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:28:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:28:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:28:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:28:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:28:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:29:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:29:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:29:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:29:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:29:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:30:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:30:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:30:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:30:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift1:30:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:30:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:30:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:30:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:30:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:30:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:31:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:31:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:31:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:31:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2ext:31:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:0:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:0:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:0:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:0:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:0:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:1:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:1:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:1:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:1:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:1:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:2:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:2:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:2:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:2:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:2:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:3:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:3:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:3:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:3:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:3:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:4:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:4:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:4:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:4:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:4:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:5:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:5:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:5:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:5:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:5:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:6:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:6:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:6:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:6:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:6:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:7:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:7:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:7:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:7:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:7:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:8:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:8:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:8:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:8:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:8:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:9:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:9:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:9:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:9:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:9:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:10:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:10:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:10:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:10:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:10:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:11:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:11:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:11:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:11:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:11:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:12:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:12:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:12:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:12:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:12:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:13:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:13:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:13:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:13:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:13:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:14:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:14:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:14:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:14:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:14:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:15:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:15:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:15:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:15:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:15:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:16:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:16:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:16:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:16:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:16:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:17:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:17:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:17:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:17:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:17:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:18:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:18:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:18:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:18:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:18:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:19:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:19:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:19:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:19:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:19:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:20:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:20:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:20:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:20:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:20:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:21:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:21:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:21:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:21:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:21:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:22:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:22:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:22:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:22:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:22:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:23:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:23:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:23:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:23:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:23:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:24:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:24:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:24:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:24:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:24:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:25:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:25:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:25:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:25:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:25:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:26:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:26:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:26:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:26:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:26:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:27:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:27:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:27:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:27:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:27:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:28:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:28:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:28:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:28:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:28:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:29:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:29:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:29:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:29:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift2:29:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:28:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:28:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:28:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:28:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:28:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:29:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:29:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:29:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:29:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:29:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:30:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:30:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:30:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:30:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:30:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:31:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:31:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:31:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:31:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4ext:31:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:0:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:0:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:0:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:0:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:0:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:1:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:1:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:1:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:1:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:1:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:2:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:2:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:2:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:2:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:2:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:3:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:3:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:3:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:3:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:3:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:4:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:4:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:4:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:4:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:4:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:5:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:5:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:5:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:5:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:5:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:6:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:6:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:6:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:6:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:6:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:7:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:7:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:7:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:7:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:7:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:8:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:8:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:8:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:8:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:8:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:9:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:9:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:9:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:9:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:9:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:10:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:10:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:10:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:10:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:10:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:11:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:11:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:11:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:11:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:11:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:12:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:12:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:12:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:12:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:12:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:13:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:13:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:13:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:13:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:13:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:14:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:14:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:14:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:14:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:14:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:15:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:15:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:15:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:15:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:15:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:16:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:16:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:16:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:16:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:16:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:17:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:17:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:17:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:17:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:17:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:18:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:18:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:18:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:18:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:18:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:19:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:19:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:19:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:19:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:19:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:20:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:20:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:20:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:20:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:20:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:21:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:21:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:21:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:21:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:21:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:22:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:22:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:22:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:22:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:22:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:23:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:23:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:23:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:23:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:23:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:24:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:24:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:24:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:24:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:24:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:25:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:25:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:25:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:25:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:25:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:26:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:26:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:26:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:26:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:26:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:27:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:27:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:27:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:27:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift4:27:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:24:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:24:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:24:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:24:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:24:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:25:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:25:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:25:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:25:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:25:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:26:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:26:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:26:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:26:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:26:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:27:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:27:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:27:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:27:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:27:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:28:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:28:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:28:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:28:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:28:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:29:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:29:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:29:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:29:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:29:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:30:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:30:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:30:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:30:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:30:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:31:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:31:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:31:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:31:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8ext:31:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:0:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:0:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:0:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:0:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:0:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:1:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:1:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:1:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:1:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:1:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:2:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:2:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:2:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:2:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:2:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:3:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:3:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:3:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:3:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:3:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:4:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:4:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:4:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:4:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:4:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:5:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:5:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:5:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:5:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:5:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:6:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:6:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:6:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:6:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:6:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:7:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:7:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:7:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:7:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:7:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:8:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:8:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:8:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:8:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:8:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:9:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:9:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:9:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:9:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:9:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:10:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:10:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:10:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:10:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:10:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:11:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:11:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:11:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:11:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:11:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:12:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:12:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:12:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:12:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:12:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:13:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:13:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:13:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:13:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:13:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:14:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:14:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:14:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:14:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:14:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:15:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:15:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:15:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:15:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:15:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:16:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:16:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:16:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:16:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:16:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:17:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:17:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:17:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:17:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:17:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:18:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:18:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:18:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:18:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:18:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:19:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:19:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:19:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:19:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:19:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:20:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:20:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:20:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:20:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:20:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:21:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:21:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:21:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:21:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:21:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:22:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:22:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:22:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:22:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:22:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:23:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:23:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:23:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:23:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift8:23:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:16:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:16:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:16:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:16:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:16:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:17:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:17:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:17:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:17:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:17:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:18:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:18:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:18:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:18:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:18:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:19:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:19:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:19:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:19:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:19:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:20:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:20:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:20:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:20:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:20:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:21:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:21:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:21:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:21:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:21:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:22:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:22:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:22:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:22:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:22:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:23:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:23:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:23:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:23:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:23:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:24:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:24:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:24:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:24:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:24:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:25:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:25:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:25:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:25:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:25:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:26:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:26:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:26:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:26:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:26:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:27:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:27:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:27:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:27:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:27:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:28:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:28:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:28:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:28:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:28:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:29:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:29:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:29:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:29:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:29:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:30:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:30:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:30:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:30:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:30:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:31:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:31:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:31:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:31:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16ext:31:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:0:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:0:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:0:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:0:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:0:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:1:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:1:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:1:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:1:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:1:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:2:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:2:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:2:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:2:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:2:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:3:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:3:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:3:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:3:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:3:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:4:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:4:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:4:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:4:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:4:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:5:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:5:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:5:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:5:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:5:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:6:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:6:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:6:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:6:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:6:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:7:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:7:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:7:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:7:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:7:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:8:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:8:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:8:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:8:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:8:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:9:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:9:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:9:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:9:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:9:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:10:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:10:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:10:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:10:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:10:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:11:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:11:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:11:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:11:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:11:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:12:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:12:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:12:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:12:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:12:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:13:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:13:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:13:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:13:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:13:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:14:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:14:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:14:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:14:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:14:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:15:shiftLeftLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:15:shiftLeftLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:15:shiftLeftLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:15:shiftLeftLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftLeftLogical:ShiftLL|mux2t1:\shift16:15:shiftLeftLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL
i_In[0] => mux2t1:shift1:0:shiftRightLogical.i_D0
i_In[1] => mux2t1:shift1:0:shiftRightLogical.i_D1
i_In[1] => mux2t1:shift1:1:shiftRightLogical.i_D0
i_In[2] => mux2t1:shift1:1:shiftRightLogical.i_D1
i_In[2] => mux2t1:shift1:2:shiftRightLogical.i_D0
i_In[3] => mux2t1:shift1:2:shiftRightLogical.i_D1
i_In[3] => mux2t1:shift1:3:shiftRightLogical.i_D0
i_In[4] => mux2t1:shift1:3:shiftRightLogical.i_D1
i_In[4] => mux2t1:shift1:4:shiftRightLogical.i_D0
i_In[5] => mux2t1:shift1:4:shiftRightLogical.i_D1
i_In[5] => mux2t1:shift1:5:shiftRightLogical.i_D0
i_In[6] => mux2t1:shift1:5:shiftRightLogical.i_D1
i_In[6] => mux2t1:shift1:6:shiftRightLogical.i_D0
i_In[7] => mux2t1:shift1:6:shiftRightLogical.i_D1
i_In[7] => mux2t1:shift1:7:shiftRightLogical.i_D0
i_In[8] => mux2t1:shift1:7:shiftRightLogical.i_D1
i_In[8] => mux2t1:shift1:8:shiftRightLogical.i_D0
i_In[9] => mux2t1:shift1:8:shiftRightLogical.i_D1
i_In[9] => mux2t1:shift1:9:shiftRightLogical.i_D0
i_In[10] => mux2t1:shift1:9:shiftRightLogical.i_D1
i_In[10] => mux2t1:shift1:10:shiftRightLogical.i_D0
i_In[11] => mux2t1:shift1:10:shiftRightLogical.i_D1
i_In[11] => mux2t1:shift1:11:shiftRightLogical.i_D0
i_In[12] => mux2t1:shift1:11:shiftRightLogical.i_D1
i_In[12] => mux2t1:shift1:12:shiftRightLogical.i_D0
i_In[13] => mux2t1:shift1:12:shiftRightLogical.i_D1
i_In[13] => mux2t1:shift1:13:shiftRightLogical.i_D0
i_In[14] => mux2t1:shift1:13:shiftRightLogical.i_D1
i_In[14] => mux2t1:shift1:14:shiftRightLogical.i_D0
i_In[15] => mux2t1:shift1:14:shiftRightLogical.i_D1
i_In[15] => mux2t1:shift1:15:shiftRightLogical.i_D0
i_In[16] => mux2t1:shift1:15:shiftRightLogical.i_D1
i_In[16] => mux2t1:shift1:16:shiftRightLogical.i_D0
i_In[17] => mux2t1:shift1:16:shiftRightLogical.i_D1
i_In[17] => mux2t1:shift1:17:shiftRightLogical.i_D0
i_In[18] => mux2t1:shift1:17:shiftRightLogical.i_D1
i_In[18] => mux2t1:shift1:18:shiftRightLogical.i_D0
i_In[19] => mux2t1:shift1:18:shiftRightLogical.i_D1
i_In[19] => mux2t1:shift1:19:shiftRightLogical.i_D0
i_In[20] => mux2t1:shift1:19:shiftRightLogical.i_D1
i_In[20] => mux2t1:shift1:20:shiftRightLogical.i_D0
i_In[21] => mux2t1:shift1:20:shiftRightLogical.i_D1
i_In[21] => mux2t1:shift1:21:shiftRightLogical.i_D0
i_In[22] => mux2t1:shift1:21:shiftRightLogical.i_D1
i_In[22] => mux2t1:shift1:22:shiftRightLogical.i_D0
i_In[23] => mux2t1:shift1:22:shiftRightLogical.i_D1
i_In[23] => mux2t1:shift1:23:shiftRightLogical.i_D0
i_In[24] => mux2t1:shift1:23:shiftRightLogical.i_D1
i_In[24] => mux2t1:shift1:24:shiftRightLogical.i_D0
i_In[25] => mux2t1:shift1:24:shiftRightLogical.i_D1
i_In[25] => mux2t1:shift1:25:shiftRightLogical.i_D0
i_In[26] => mux2t1:shift1:25:shiftRightLogical.i_D1
i_In[26] => mux2t1:shift1:26:shiftRightLogical.i_D0
i_In[27] => mux2t1:shift1:26:shiftRightLogical.i_D1
i_In[27] => mux2t1:shift1:27:shiftRightLogical.i_D0
i_In[28] => mux2t1:shift1:27:shiftRightLogical.i_D1
i_In[28] => mux2t1:shift1:28:shiftRightLogical.i_D0
i_In[29] => mux2t1:shift1:28:shiftRightLogical.i_D1
i_In[29] => mux2t1:shift1:29:shiftRightLogical.i_D0
i_In[30] => mux2t1:shift1:29:shiftRightLogical.i_D1
i_In[30] => mux2t1:shift1:30:shiftRightLogical.i_D0
i_In[31] => mux2t1:shift1ext.i_D0
i_In[31] => mux2t1:shift1:30:shiftRightLogical.i_D1
i_shamt[0] => mux2t1:shift1ext.i_S
i_shamt[0] => mux2t1:shift1:0:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:1:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:2:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:3:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:4:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:5:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:6:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:7:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:8:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:9:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:10:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:11:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:12:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:13:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:14:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:15:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:16:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:17:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:18:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:19:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:20:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:21:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:22:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:23:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:24:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:25:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:26:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:27:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:28:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:29:shiftRightLogical.i_S
i_shamt[0] => mux2t1:shift1:30:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2ext:30:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2ext:31:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:0:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:1:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:2:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:3:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:4:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:5:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:6:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:7:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:8:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:9:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:10:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:11:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:12:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:13:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:14:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:15:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:16:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:17:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:18:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:19:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:20:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:21:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:22:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:23:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:24:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:25:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:26:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:27:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:28:shiftRightLogical.i_S
i_shamt[1] => mux2t1:shift2:29:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4ext:28:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4ext:29:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4ext:30:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4ext:31:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:0:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:1:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:2:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:3:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:4:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:5:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:6:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:7:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:8:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:9:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:10:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:11:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:12:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:13:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:14:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:15:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:16:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:17:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:18:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:19:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:20:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:21:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:22:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:23:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:24:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:25:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:26:shiftRightLogical.i_S
i_shamt[2] => mux2t1:shift4:27:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:24:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:25:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:26:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:27:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:28:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:29:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:30:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8ext:31:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:0:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:1:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:2:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:3:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:4:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:5:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:6:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:7:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:8:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:9:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:10:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:11:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:12:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:13:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:14:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:15:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:16:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:17:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:18:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:19:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:20:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:21:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:22:shiftRightLogical.i_S
i_shamt[3] => mux2t1:shift8:23:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:16:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:17:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:18:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:19:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:20:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:21:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:22:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:23:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:24:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:25:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:26:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:27:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:28:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:29:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:30:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16ext:31:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:0:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:1:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:2:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:3:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:4:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:5:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:6:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:7:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:8:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:9:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:10:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:11:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:12:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:13:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:14:shiftRightLogical.i_S
i_shamt[4] => mux2t1:shift16:15:shiftRightLogical.i_S
o_Out[0] <= mux2t1:shift16:0:shiftRightLogical.o_O
o_Out[1] <= mux2t1:shift16:1:shiftRightLogical.o_O
o_Out[2] <= mux2t1:shift16:2:shiftRightLogical.o_O
o_Out[3] <= mux2t1:shift16:3:shiftRightLogical.o_O
o_Out[4] <= mux2t1:shift16:4:shiftRightLogical.o_O
o_Out[5] <= mux2t1:shift16:5:shiftRightLogical.o_O
o_Out[6] <= mux2t1:shift16:6:shiftRightLogical.o_O
o_Out[7] <= mux2t1:shift16:7:shiftRightLogical.o_O
o_Out[8] <= mux2t1:shift16:8:shiftRightLogical.o_O
o_Out[9] <= mux2t1:shift16:9:shiftRightLogical.o_O
o_Out[10] <= mux2t1:shift16:10:shiftRightLogical.o_O
o_Out[11] <= mux2t1:shift16:11:shiftRightLogical.o_O
o_Out[12] <= mux2t1:shift16:12:shiftRightLogical.o_O
o_Out[13] <= mux2t1:shift16:13:shiftRightLogical.o_O
o_Out[14] <= mux2t1:shift16:14:shiftRightLogical.o_O
o_Out[15] <= mux2t1:shift16:15:shiftRightLogical.o_O
o_Out[16] <= mux2t1:shift16ext:16:shiftRightLogical.o_O
o_Out[17] <= mux2t1:shift16ext:17:shiftRightLogical.o_O
o_Out[18] <= mux2t1:shift16ext:18:shiftRightLogical.o_O
o_Out[19] <= mux2t1:shift16ext:19:shiftRightLogical.o_O
o_Out[20] <= mux2t1:shift16ext:20:shiftRightLogical.o_O
o_Out[21] <= mux2t1:shift16ext:21:shiftRightLogical.o_O
o_Out[22] <= mux2t1:shift16ext:22:shiftRightLogical.o_O
o_Out[23] <= mux2t1:shift16ext:23:shiftRightLogical.o_O
o_Out[24] <= mux2t1:shift16ext:24:shiftRightLogical.o_O
o_Out[25] <= mux2t1:shift16ext:25:shiftRightLogical.o_O
o_Out[26] <= mux2t1:shift16ext:26:shiftRightLogical.o_O
o_Out[27] <= mux2t1:shift16ext:27:shiftRightLogical.o_O
o_Out[28] <= mux2t1:shift16ext:28:shiftRightLogical.o_O
o_Out[29] <= mux2t1:shift16ext:29:shiftRightLogical.o_O
o_Out[30] <= mux2t1:shift16ext:30:shiftRightLogical.o_O
o_Out[31] <= mux2t1:shift16ext:31:shiftRightLogical.o_O


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:shift1ext
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:shift1ext|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:shift1ext|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:shift1ext|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:shift1ext|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:0:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:0:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:0:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:0:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:0:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:1:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:1:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:1:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:1:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:1:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:2:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:2:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:2:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:2:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:2:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:3:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:3:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:3:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:3:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:3:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:4:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:4:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:4:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:4:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:4:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:5:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:5:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:5:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:5:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:5:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:6:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:6:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:6:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:6:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:6:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:7:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:7:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:7:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:7:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:7:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:8:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:8:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:8:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:8:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:8:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:9:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:9:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:9:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:9:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:9:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:10:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:10:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:10:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:10:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:10:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:11:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:11:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:11:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:11:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:11:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:12:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:12:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:12:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:12:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:12:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:13:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:13:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:13:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:13:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:13:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:14:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:14:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:14:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:14:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:14:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:15:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:15:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:15:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:15:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:15:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:16:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:16:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:16:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:16:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:16:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:17:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:17:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:17:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:17:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:17:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:18:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:18:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:18:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:18:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:18:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:19:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:19:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:19:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:19:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:19:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:20:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:20:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:20:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:20:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:20:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:21:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:21:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:21:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:21:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:21:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:22:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:22:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:22:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:22:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:22:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:23:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:23:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:23:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:23:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:23:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:24:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:24:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:24:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:24:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:24:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:25:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:25:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:25:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:25:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:25:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:26:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:26:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:26:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:26:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:26:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:27:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:27:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:27:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:27:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:27:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:28:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:28:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:28:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:28:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:28:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:29:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:29:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:29:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:29:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:29:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:30:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:30:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:30:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:30:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift1:30:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:30:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:30:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:30:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:30:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:30:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:31:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:31:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:31:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:31:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2ext:31:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:0:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:0:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:0:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:0:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:0:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:1:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:1:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:1:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:1:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:1:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:2:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:2:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:2:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:2:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:2:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:3:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:3:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:3:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:3:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:3:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:4:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:4:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:4:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:4:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:4:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:5:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:5:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:5:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:5:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:5:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:6:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:6:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:6:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:6:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:6:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:7:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:7:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:7:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:7:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:7:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:8:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:8:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:8:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:8:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:8:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:9:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:9:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:9:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:9:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:9:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:10:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:10:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:10:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:10:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:10:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:11:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:11:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:11:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:11:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:11:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:12:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:12:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:12:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:12:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:12:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:13:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:13:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:13:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:13:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:13:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:14:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:14:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:14:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:14:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:14:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:15:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:15:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:15:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:15:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:15:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:16:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:16:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:16:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:16:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:16:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:17:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:17:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:17:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:17:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:17:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:18:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:18:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:18:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:18:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:18:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:19:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:19:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:19:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:19:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:19:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:20:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:20:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:20:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:20:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:20:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:21:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:21:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:21:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:21:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:21:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:22:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:22:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:22:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:22:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:22:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:23:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:23:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:23:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:23:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:23:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:24:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:24:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:24:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:24:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:24:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:25:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:25:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:25:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:25:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:25:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:26:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:26:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:26:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:26:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:26:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:27:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:27:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:27:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:27:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:27:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:28:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:28:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:28:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:28:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:28:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:29:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:29:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:29:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:29:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift2:29:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:28:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:28:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:28:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:28:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:28:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:29:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:29:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:29:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:29:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:29:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:30:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:30:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:30:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:30:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:30:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:31:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:31:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:31:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:31:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4ext:31:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:0:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:0:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:0:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:0:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:0:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:1:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:1:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:1:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:1:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:1:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:2:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:2:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:2:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:2:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:2:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:3:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:3:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:3:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:3:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:3:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:4:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:4:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:4:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:4:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:4:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:5:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:5:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:5:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:5:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:5:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:6:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:6:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:6:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:6:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:6:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:7:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:7:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:7:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:7:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:7:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:8:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:8:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:8:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:8:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:8:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:9:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:9:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:9:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:9:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:9:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:10:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:10:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:10:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:10:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:10:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:11:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:11:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:11:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:11:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:11:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:12:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:12:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:12:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:12:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:12:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:13:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:13:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:13:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:13:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:13:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:14:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:14:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:14:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:14:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:14:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:15:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:15:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:15:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:15:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:15:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:16:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:16:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:16:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:16:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:16:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:17:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:17:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:17:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:17:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:17:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:18:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:18:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:18:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:18:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:18:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:19:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:19:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:19:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:19:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:19:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:20:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:20:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:20:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:20:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:20:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:21:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:21:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:21:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:21:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:21:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:22:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:22:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:22:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:22:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:22:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:23:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:23:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:23:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:23:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:23:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:24:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:24:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:24:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:24:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:24:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:25:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:25:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:25:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:25:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:25:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:26:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:26:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:26:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:26:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:26:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:27:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:27:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:27:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:27:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift4:27:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:24:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:24:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:24:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:24:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:24:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:25:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:25:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:25:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:25:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:25:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:26:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:26:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:26:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:26:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:26:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:27:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:27:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:27:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:27:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:27:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:28:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:28:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:28:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:28:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:28:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:29:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:29:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:29:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:29:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:29:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:30:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:30:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:30:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:30:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:30:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:31:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:31:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:31:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:31:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8ext:31:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:0:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:0:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:0:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:0:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:0:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:1:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:1:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:1:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:1:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:1:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:2:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:2:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:2:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:2:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:2:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:3:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:3:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:3:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:3:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:3:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:4:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:4:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:4:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:4:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:4:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:5:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:5:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:5:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:5:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:5:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:6:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:6:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:6:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:6:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:6:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:7:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:7:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:7:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:7:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:7:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:8:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:8:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:8:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:8:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:8:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:9:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:9:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:9:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:9:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:9:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:10:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:10:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:10:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:10:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:10:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:11:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:11:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:11:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:11:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:11:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:12:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:12:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:12:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:12:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:12:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:13:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:13:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:13:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:13:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:13:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:14:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:14:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:14:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:14:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:14:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:15:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:15:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:15:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:15:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:15:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:16:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:16:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:16:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:16:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:16:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:17:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:17:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:17:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:17:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:17:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:18:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:18:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:18:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:18:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:18:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:19:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:19:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:19:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:19:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:19:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:20:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:20:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:20:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:20:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:20:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:21:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:21:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:21:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:21:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:21:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:22:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:22:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:22:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:22:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:22:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:23:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:23:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:23:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:23:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift8:23:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:16:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:16:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:16:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:16:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:16:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:17:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:17:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:17:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:17:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:17:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:18:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:18:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:18:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:18:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:18:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:19:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:19:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:19:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:19:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:19:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:20:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:20:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:20:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:20:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:20:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:21:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:21:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:21:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:21:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:21:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:22:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:22:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:22:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:22:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:22:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:23:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:23:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:23:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:23:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:23:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:24:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:24:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:24:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:24:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:24:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:25:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:25:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:25:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:25:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:25:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:26:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:26:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:26:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:26:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:26:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:27:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:27:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:27:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:27:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:27:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:28:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:28:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:28:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:28:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:28:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:29:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:29:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:29:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:29:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:29:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:30:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:30:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:30:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:30:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:30:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:31:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:31:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:31:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:31:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16ext:31:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:0:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:0:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:0:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:0:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:0:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:1:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:1:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:1:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:1:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:1:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:2:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:2:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:2:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:2:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:2:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:3:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:3:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:3:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:3:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:3:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:4:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:4:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:4:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:4:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:4:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:5:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:5:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:5:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:5:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:5:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:6:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:6:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:6:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:6:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:6:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:7:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:7:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:7:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:7:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:7:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:8:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:8:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:8:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:8:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:8:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:9:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:9:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:9:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:9:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:9:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:10:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:10:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:10:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:10:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:10:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:11:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:11:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:11:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:11:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:11:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:12:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:12:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:12:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:12:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:12:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:13:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:13:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:13:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:13:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:13:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:14:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:14:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:14:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:14:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:14:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:15:shiftRightLogical
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:15:shiftRightLogical|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:15:shiftRightLogical|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:15:shiftRightLogical|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightLogical:ShiftRL|mux2t1:\shift16:15:shiftRightLogical|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA
i_In[0] => mux2t1:shift1:0:shiftRightArithmetic.i_D0
i_In[1] => mux2t1:shift1:0:shiftRightArithmetic.i_D1
i_In[1] => mux2t1:shift1:1:shiftRightArithmetic.i_D0
i_In[2] => mux2t1:shift1:1:shiftRightArithmetic.i_D1
i_In[2] => mux2t1:shift1:2:shiftRightArithmetic.i_D0
i_In[3] => mux2t1:shift1:2:shiftRightArithmetic.i_D1
i_In[3] => mux2t1:shift1:3:shiftRightArithmetic.i_D0
i_In[4] => mux2t1:shift1:3:shiftRightArithmetic.i_D1
i_In[4] => mux2t1:shift1:4:shiftRightArithmetic.i_D0
i_In[5] => mux2t1:shift1:4:shiftRightArithmetic.i_D1
i_In[5] => mux2t1:shift1:5:shiftRightArithmetic.i_D0
i_In[6] => mux2t1:shift1:5:shiftRightArithmetic.i_D1
i_In[6] => mux2t1:shift1:6:shiftRightArithmetic.i_D0
i_In[7] => mux2t1:shift1:6:shiftRightArithmetic.i_D1
i_In[7] => mux2t1:shift1:7:shiftRightArithmetic.i_D0
i_In[8] => mux2t1:shift1:7:shiftRightArithmetic.i_D1
i_In[8] => mux2t1:shift1:8:shiftRightArithmetic.i_D0
i_In[9] => mux2t1:shift1:8:shiftRightArithmetic.i_D1
i_In[9] => mux2t1:shift1:9:shiftRightArithmetic.i_D0
i_In[10] => mux2t1:shift1:9:shiftRightArithmetic.i_D1
i_In[10] => mux2t1:shift1:10:shiftRightArithmetic.i_D0
i_In[11] => mux2t1:shift1:10:shiftRightArithmetic.i_D1
i_In[11] => mux2t1:shift1:11:shiftRightArithmetic.i_D0
i_In[12] => mux2t1:shift1:11:shiftRightArithmetic.i_D1
i_In[12] => mux2t1:shift1:12:shiftRightArithmetic.i_D0
i_In[13] => mux2t1:shift1:12:shiftRightArithmetic.i_D1
i_In[13] => mux2t1:shift1:13:shiftRightArithmetic.i_D0
i_In[14] => mux2t1:shift1:13:shiftRightArithmetic.i_D1
i_In[14] => mux2t1:shift1:14:shiftRightArithmetic.i_D0
i_In[15] => mux2t1:shift1:14:shiftRightArithmetic.i_D1
i_In[15] => mux2t1:shift1:15:shiftRightArithmetic.i_D0
i_In[16] => mux2t1:shift1:15:shiftRightArithmetic.i_D1
i_In[16] => mux2t1:shift1:16:shiftRightArithmetic.i_D0
i_In[17] => mux2t1:shift1:16:shiftRightArithmetic.i_D1
i_In[17] => mux2t1:shift1:17:shiftRightArithmetic.i_D0
i_In[18] => mux2t1:shift1:17:shiftRightArithmetic.i_D1
i_In[18] => mux2t1:shift1:18:shiftRightArithmetic.i_D0
i_In[19] => mux2t1:shift1:18:shiftRightArithmetic.i_D1
i_In[19] => mux2t1:shift1:19:shiftRightArithmetic.i_D0
i_In[20] => mux2t1:shift1:19:shiftRightArithmetic.i_D1
i_In[20] => mux2t1:shift1:20:shiftRightArithmetic.i_D0
i_In[21] => mux2t1:shift1:20:shiftRightArithmetic.i_D1
i_In[21] => mux2t1:shift1:21:shiftRightArithmetic.i_D0
i_In[22] => mux2t1:shift1:21:shiftRightArithmetic.i_D1
i_In[22] => mux2t1:shift1:22:shiftRightArithmetic.i_D0
i_In[23] => mux2t1:shift1:22:shiftRightArithmetic.i_D1
i_In[23] => mux2t1:shift1:23:shiftRightArithmetic.i_D0
i_In[24] => mux2t1:shift1:23:shiftRightArithmetic.i_D1
i_In[24] => mux2t1:shift1:24:shiftRightArithmetic.i_D0
i_In[25] => mux2t1:shift1:24:shiftRightArithmetic.i_D1
i_In[25] => mux2t1:shift1:25:shiftRightArithmetic.i_D0
i_In[26] => mux2t1:shift1:25:shiftRightArithmetic.i_D1
i_In[26] => mux2t1:shift1:26:shiftRightArithmetic.i_D0
i_In[27] => mux2t1:shift1:26:shiftRightArithmetic.i_D1
i_In[27] => mux2t1:shift1:27:shiftRightArithmetic.i_D0
i_In[28] => mux2t1:shift1:27:shiftRightArithmetic.i_D1
i_In[28] => mux2t1:shift1:28:shiftRightArithmetic.i_D0
i_In[29] => mux2t1:shift1:28:shiftRightArithmetic.i_D1
i_In[29] => mux2t1:shift1:29:shiftRightArithmetic.i_D0
i_In[30] => mux2t1:shift1:29:shiftRightArithmetic.i_D1
i_In[30] => mux2t1:shift1:30:shiftRightArithmetic.i_D0
i_In[31] => mux2t1:shift1ext.i_D0
i_In[31] => mux2t1:shift1ext.i_D1
i_In[31] => mux2t1:shift1:30:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift2ext:30:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift2ext:31:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift4ext:28:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift4ext:29:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift4ext:30:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift4ext:31:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:24:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:25:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:26:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:27:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:28:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:29:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:30:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift8ext:31:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:16:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:17:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:18:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:19:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:20:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:21:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:22:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:23:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:24:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:25:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:26:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:27:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:28:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:29:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:30:shiftRightArithmetic.i_D1
i_In[31] => mux2t1:shift16ext:31:shiftRightArithmetic.i_D1
i_shamt[0] => mux2t1:shift1ext.i_S
i_shamt[0] => mux2t1:shift1:0:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:1:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:2:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:3:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:4:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:5:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:6:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:7:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:8:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:9:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:10:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:11:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:12:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:13:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:14:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:15:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:16:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:17:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:18:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:19:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:20:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:21:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:22:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:23:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:24:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:25:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:26:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:27:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:28:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:29:shiftRightArithmetic.i_S
i_shamt[0] => mux2t1:shift1:30:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2ext:30:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2ext:31:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:0:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:1:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:2:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:3:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:4:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:5:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:6:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:7:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:8:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:9:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:10:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:11:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:12:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:13:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:14:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:15:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:16:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:17:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:18:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:19:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:20:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:21:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:22:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:23:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:24:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:25:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:26:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:27:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:28:shiftRightArithmetic.i_S
i_shamt[1] => mux2t1:shift2:29:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4ext:28:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4ext:29:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4ext:30:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4ext:31:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:0:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:1:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:2:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:3:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:4:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:5:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:6:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:7:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:8:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:9:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:10:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:11:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:12:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:13:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:14:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:15:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:16:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:17:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:18:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:19:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:20:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:21:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:22:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:23:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:24:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:25:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:26:shiftRightArithmetic.i_S
i_shamt[2] => mux2t1:shift4:27:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:24:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:25:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:26:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:27:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:28:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:29:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:30:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8ext:31:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:0:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:1:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:2:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:3:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:4:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:5:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:6:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:7:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:8:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:9:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:10:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:11:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:12:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:13:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:14:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:15:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:16:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:17:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:18:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:19:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:20:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:21:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:22:shiftRightArithmetic.i_S
i_shamt[3] => mux2t1:shift8:23:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:16:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:17:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:18:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:19:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:20:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:21:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:22:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:23:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:24:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:25:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:26:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:27:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:28:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:29:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:30:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16ext:31:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:0:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:1:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:2:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:3:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:4:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:5:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:6:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:7:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:8:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:9:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:10:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:11:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:12:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:13:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:14:shiftRightArithmetic.i_S
i_shamt[4] => mux2t1:shift16:15:shiftRightArithmetic.i_S
o_Out[0] <= mux2t1:shift16:0:shiftRightArithmetic.o_O
o_Out[1] <= mux2t1:shift16:1:shiftRightArithmetic.o_O
o_Out[2] <= mux2t1:shift16:2:shiftRightArithmetic.o_O
o_Out[3] <= mux2t1:shift16:3:shiftRightArithmetic.o_O
o_Out[4] <= mux2t1:shift16:4:shiftRightArithmetic.o_O
o_Out[5] <= mux2t1:shift16:5:shiftRightArithmetic.o_O
o_Out[6] <= mux2t1:shift16:6:shiftRightArithmetic.o_O
o_Out[7] <= mux2t1:shift16:7:shiftRightArithmetic.o_O
o_Out[8] <= mux2t1:shift16:8:shiftRightArithmetic.o_O
o_Out[9] <= mux2t1:shift16:9:shiftRightArithmetic.o_O
o_Out[10] <= mux2t1:shift16:10:shiftRightArithmetic.o_O
o_Out[11] <= mux2t1:shift16:11:shiftRightArithmetic.o_O
o_Out[12] <= mux2t1:shift16:12:shiftRightArithmetic.o_O
o_Out[13] <= mux2t1:shift16:13:shiftRightArithmetic.o_O
o_Out[14] <= mux2t1:shift16:14:shiftRightArithmetic.o_O
o_Out[15] <= mux2t1:shift16:15:shiftRightArithmetic.o_O
o_Out[16] <= mux2t1:shift16ext:16:shiftRightArithmetic.o_O
o_Out[17] <= mux2t1:shift16ext:17:shiftRightArithmetic.o_O
o_Out[18] <= mux2t1:shift16ext:18:shiftRightArithmetic.o_O
o_Out[19] <= mux2t1:shift16ext:19:shiftRightArithmetic.o_O
o_Out[20] <= mux2t1:shift16ext:20:shiftRightArithmetic.o_O
o_Out[21] <= mux2t1:shift16ext:21:shiftRightArithmetic.o_O
o_Out[22] <= mux2t1:shift16ext:22:shiftRightArithmetic.o_O
o_Out[23] <= mux2t1:shift16ext:23:shiftRightArithmetic.o_O
o_Out[24] <= mux2t1:shift16ext:24:shiftRightArithmetic.o_O
o_Out[25] <= mux2t1:shift16ext:25:shiftRightArithmetic.o_O
o_Out[26] <= mux2t1:shift16ext:26:shiftRightArithmetic.o_O
o_Out[27] <= mux2t1:shift16ext:27:shiftRightArithmetic.o_O
o_Out[28] <= mux2t1:shift16ext:28:shiftRightArithmetic.o_O
o_Out[29] <= mux2t1:shift16ext:29:shiftRightArithmetic.o_O
o_Out[30] <= mux2t1:shift16ext:30:shiftRightArithmetic.o_O
o_Out[31] <= mux2t1:shift16ext:31:shiftRightArithmetic.o_O


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:shift1ext
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:shift1ext|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:shift1ext|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:shift1ext|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:shift1ext|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:0:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:0:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:0:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:0:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:0:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:1:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:1:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:1:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:1:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:1:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:2:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:2:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:2:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:2:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:2:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:3:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:3:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:3:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:3:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:3:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:4:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:4:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:4:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:4:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:4:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:5:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:5:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:5:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:5:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:5:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:6:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:6:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:6:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:6:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:6:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:7:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:7:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:7:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:7:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:7:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:8:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:8:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:8:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:8:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:8:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:9:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:9:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:9:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:9:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:9:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:10:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:10:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:10:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:10:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:10:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:11:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:11:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:11:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:11:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:11:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:12:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:12:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:12:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:12:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:12:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:13:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:13:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:13:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:13:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:13:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:14:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:14:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:14:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:14:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:14:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:15:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:15:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:15:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:15:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:15:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:16:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:16:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:16:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:16:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:16:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:17:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:17:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:17:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:17:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:17:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:18:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:18:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:18:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:18:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:18:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:19:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:19:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:19:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:19:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:19:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:20:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:20:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:20:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:20:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:20:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:21:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:21:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:21:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:21:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:21:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:22:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:22:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:22:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:22:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:22:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:23:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:23:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:23:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:23:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:23:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:24:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:24:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:24:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:24:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:24:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:25:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:25:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:25:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:25:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:25:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:26:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:26:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:26:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:26:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:26:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:27:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:27:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:27:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:27:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:27:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:28:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:28:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:28:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:28:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:28:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:29:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:29:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:29:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:29:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:29:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:30:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:30:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:30:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:30:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift1:30:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:30:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:30:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:30:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:30:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:30:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:31:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:31:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:31:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:31:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2ext:31:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:0:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:0:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:0:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:0:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:0:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:1:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:1:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:1:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:1:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:1:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:2:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:2:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:2:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:2:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:2:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:3:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:3:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:3:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:3:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:3:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:4:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:4:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:4:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:4:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:4:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:5:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:5:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:5:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:5:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:5:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:6:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:6:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:6:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:6:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:6:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:7:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:7:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:7:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:7:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:7:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:8:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:8:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:8:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:8:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:8:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:9:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:9:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:9:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:9:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:9:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:10:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:10:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:10:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:10:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:10:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:11:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:11:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:11:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:11:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:11:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:12:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:12:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:12:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:12:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:12:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:13:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:13:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:13:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:13:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:13:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:14:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:14:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:14:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:14:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:14:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:15:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:15:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:15:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:15:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:15:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:16:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:16:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:16:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:16:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:16:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:17:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:17:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:17:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:17:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:17:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:18:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:18:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:18:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:18:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:18:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:19:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:19:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:19:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:19:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:19:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:20:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:20:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:20:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:20:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:20:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:21:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:21:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:21:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:21:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:21:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:22:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:22:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:22:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:22:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:22:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:23:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:23:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:23:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:23:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:23:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:24:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:24:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:24:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:24:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:24:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:25:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:25:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:25:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:25:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:25:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:26:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:26:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:26:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:26:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:26:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:27:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:27:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:27:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:27:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:27:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:28:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:28:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:28:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:28:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:28:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:29:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:29:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:29:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:29:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift2:29:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:28:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:28:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:28:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:28:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:28:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:29:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:29:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:29:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:29:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:29:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:30:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:30:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:30:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:30:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:30:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:31:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:31:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:31:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:31:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4ext:31:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:0:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:0:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:0:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:0:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:0:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:1:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:1:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:1:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:1:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:1:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:2:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:2:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:2:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:2:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:2:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:3:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:3:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:3:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:3:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:3:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:4:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:4:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:4:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:4:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:4:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:5:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:5:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:5:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:5:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:5:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:6:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:6:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:6:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:6:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:6:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:7:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:7:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:7:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:7:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:7:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:8:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:8:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:8:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:8:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:8:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:9:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:9:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:9:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:9:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:9:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:10:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:10:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:10:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:10:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:10:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:11:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:11:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:11:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:11:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:11:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:12:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:12:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:12:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:12:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:12:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:13:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:13:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:13:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:13:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:13:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:14:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:14:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:14:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:14:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:14:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:15:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:15:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:15:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:15:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:15:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:16:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:16:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:16:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:16:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:16:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:17:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:17:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:17:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:17:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:17:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:18:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:18:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:18:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:18:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:18:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:19:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:19:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:19:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:19:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:19:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:20:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:20:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:20:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:20:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:20:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:21:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:21:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:21:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:21:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:21:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:22:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:22:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:22:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:22:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:22:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:23:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:23:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:23:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:23:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:23:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:24:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:24:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:24:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:24:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:24:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:25:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:25:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:25:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:25:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:25:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:26:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:26:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:26:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:26:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:26:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:27:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:27:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:27:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:27:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift4:27:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:24:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:24:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:24:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:24:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:24:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:25:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:25:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:25:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:25:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:25:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:26:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:26:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:26:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:26:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:26:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:27:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:27:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:27:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:27:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:27:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:28:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:28:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:28:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:28:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:28:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:29:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:29:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:29:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:29:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:29:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:30:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:30:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:30:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:30:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:30:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:31:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:31:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:31:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:31:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8ext:31:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:0:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:0:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:0:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:0:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:0:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:1:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:1:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:1:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:1:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:1:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:2:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:2:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:2:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:2:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:2:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:3:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:3:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:3:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:3:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:3:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:4:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:4:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:4:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:4:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:4:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:5:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:5:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:5:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:5:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:5:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:6:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:6:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:6:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:6:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:6:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:7:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:7:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:7:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:7:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:7:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:8:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:8:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:8:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:8:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:8:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:9:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:9:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:9:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:9:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:9:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:10:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:10:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:10:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:10:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:10:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:11:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:11:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:11:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:11:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:11:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:12:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:12:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:12:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:12:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:12:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:13:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:13:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:13:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:13:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:13:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:14:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:14:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:14:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:14:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:14:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:15:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:15:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:15:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:15:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:15:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:16:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:16:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:16:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:16:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:16:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:17:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:17:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:17:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:17:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:17:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:18:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:18:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:18:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:18:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:18:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:19:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:19:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:19:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:19:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:19:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:20:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:20:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:20:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:20:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:20:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:21:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:21:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:21:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:21:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:21:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:22:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:22:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:22:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:22:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:22:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:23:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:23:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:23:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:23:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift8:23:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:16:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:16:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:16:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:16:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:16:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:17:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:17:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:17:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:17:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:17:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:18:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:18:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:18:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:18:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:18:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:19:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:19:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:19:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:19:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:19:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:20:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:20:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:20:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:20:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:20:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:21:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:21:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:21:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:21:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:21:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:22:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:22:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:22:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:22:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:22:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:23:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:23:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:23:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:23:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:23:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:24:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:24:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:24:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:24:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:24:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:25:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:25:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:25:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:25:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:25:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:26:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:26:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:26:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:26:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:26:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:27:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:27:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:27:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:27:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:27:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:28:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:28:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:28:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:28:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:28:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:29:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:29:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:29:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:29:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:29:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:30:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:30:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:30:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:30:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:30:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:31:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:31:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:31:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:31:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16ext:31:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:0:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:0:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:0:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:0:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:0:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:1:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:1:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:1:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:1:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:1:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:2:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:2:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:2:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:2:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:2:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:3:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:3:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:3:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:3:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:3:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:4:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:4:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:4:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:4:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:4:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:5:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:5:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:5:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:5:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:5:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:6:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:6:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:6:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:6:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:6:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:7:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:7:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:7:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:7:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:7:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:8:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:8:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:8:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:8:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:8:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:9:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:9:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:9:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:9:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:9:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:10:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:10:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:10:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:10:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:10:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:11:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:11:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:11:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:11:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:11:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:12:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:12:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:12:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:12:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:12:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:13:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:13:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:13:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:13:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:13:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:14:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:14:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:14:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:14:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:14:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:15:shiftRightArithmetic
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:15:shiftRightArithmetic|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:15:shiftRightArithmetic|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:15:shiftRightArithmetic|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|shiftRightArithmetic:ShiftRA|mux2t1:\shift16:15:shiftRightArithmetic|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Carry <= RippleAdder:RippleAdderTime.o_Carry
o_Overflow <= RippleAdder:RippleAdderTime.o_Overflow


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subIns:sub|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|jumpRegister:jumpReg
i_rt[0] => ~NO_FANOUT~
i_rt[1] => ~NO_FANOUT~
i_rt[2] => ~NO_FANOUT~
i_rt[3] => ~NO_FANOUT~
i_rt[4] => ~NO_FANOUT~
i_rt[5] => ~NO_FANOUT~
i_rt[6] => ~NO_FANOUT~
i_rt[7] => ~NO_FANOUT~
i_rt[8] => ~NO_FANOUT~
i_rt[9] => ~NO_FANOUT~
i_rt[10] => ~NO_FANOUT~
i_rt[11] => ~NO_FANOUT~
i_rt[12] => ~NO_FANOUT~
i_rt[13] => ~NO_FANOUT~
i_rt[14] => ~NO_FANOUT~
i_rt[15] => ~NO_FANOUT~
i_rt[16] => ~NO_FANOUT~
i_rt[17] => ~NO_FANOUT~
i_rt[18] => ~NO_FANOUT~
i_rt[19] => ~NO_FANOUT~
i_rt[20] => ~NO_FANOUT~
i_rt[21] => ~NO_FANOUT~
i_rt[22] => ~NO_FANOUT~
i_rt[23] => ~NO_FANOUT~
i_rt[24] => ~NO_FANOUT~
i_rt[25] => ~NO_FANOUT~
i_rt[26] => ~NO_FANOUT~
i_rt[27] => ~NO_FANOUT~
i_rt[28] => ~NO_FANOUT~
i_rt[29] => ~NO_FANOUT~
i_rt[30] => ~NO_FANOUT~
i_rt[31] => ~NO_FANOUT~
i_rs[0] => o_outPut[0].DATAIN
i_rs[1] => o_outPut[1].DATAIN
i_rs[2] => o_outPut[2].DATAIN
i_rs[3] => o_outPut[3].DATAIN
i_rs[4] => o_outPut[4].DATAIN
i_rs[5] => o_outPut[5].DATAIN
i_rs[6] => o_outPut[6].DATAIN
i_rs[7] => o_outPut[7].DATAIN
i_rs[8] => o_outPut[8].DATAIN
i_rs[9] => o_outPut[9].DATAIN
i_rs[10] => o_outPut[10].DATAIN
i_rs[11] => o_outPut[11].DATAIN
i_rs[12] => o_outPut[12].DATAIN
i_rs[13] => o_outPut[13].DATAIN
i_rs[14] => o_outPut[14].DATAIN
i_rs[15] => o_outPut[15].DATAIN
i_rs[16] => o_outPut[16].DATAIN
i_rs[17] => o_outPut[17].DATAIN
i_rs[18] => o_outPut[18].DATAIN
i_rs[19] => o_outPut[19].DATAIN
i_rs[20] => o_outPut[20].DATAIN
i_rs[21] => o_outPut[21].DATAIN
i_rs[22] => o_outPut[22].DATAIN
i_rs[23] => o_outPut[23].DATAIN
i_rs[24] => o_outPut[24].DATAIN
i_rs[25] => o_outPut[25].DATAIN
i_rs[26] => o_outPut[26].DATAIN
i_rs[27] => o_outPut[27].DATAIN
i_rs[28] => o_outPut[28].DATAIN
i_rs[29] => o_outPut[29].DATAIN
i_rs[30] => o_outPut[30].DATAIN
i_rs[31] => o_outPut[31].DATAIN
o_outPut[0] <= i_rs[0].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[1] <= i_rs[1].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[2] <= i_rs[2].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[3] <= i_rs[3].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[4] <= i_rs[4].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[5] <= i_rs[5].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[6] <= i_rs[6].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[7] <= i_rs[7].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[8] <= i_rs[8].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[9] <= i_rs[9].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[10] <= i_rs[10].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[11] <= i_rs[11].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[12] <= i_rs[12].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[13] <= i_rs[13].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[14] <= i_rs[14].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[15] <= i_rs[15].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[16] <= i_rs[16].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[17] <= i_rs[17].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[18] <= i_rs[18].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[19] <= i_rs[19].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[20] <= i_rs[20].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[21] <= i_rs[21].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[22] <= i_rs[22].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[23] <= i_rs[23].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[24] <= i_rs[24].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[25] <= i_rs[25].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[26] <= i_rs[26].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[27] <= i_rs[27].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[28] <= i_rs[28].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[29] <= i_rs[29].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[30] <= i_rs[30].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[31] <= i_rs[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|move_N:movn
i_rt[0] => o_rd.DATAA
i_rt[0] => Equal0.IN31
i_rt[1] => o_rd.DATAA
i_rt[1] => Equal0.IN30
i_rt[2] => o_rd.DATAA
i_rt[2] => Equal0.IN29
i_rt[3] => o_rd.DATAA
i_rt[3] => Equal0.IN28
i_rt[4] => o_rd.DATAA
i_rt[4] => Equal0.IN27
i_rt[5] => o_rd.DATAA
i_rt[5] => Equal0.IN26
i_rt[6] => o_rd.DATAA
i_rt[6] => Equal0.IN25
i_rt[7] => o_rd.DATAA
i_rt[7] => Equal0.IN24
i_rt[8] => o_rd.DATAA
i_rt[8] => Equal0.IN23
i_rt[9] => o_rd.DATAA
i_rt[9] => Equal0.IN22
i_rt[10] => o_rd.DATAA
i_rt[10] => Equal0.IN21
i_rt[11] => o_rd.DATAA
i_rt[11] => Equal0.IN20
i_rt[12] => o_rd.DATAA
i_rt[12] => Equal0.IN19
i_rt[13] => o_rd.DATAA
i_rt[13] => Equal0.IN18
i_rt[14] => o_rd.DATAA
i_rt[14] => Equal0.IN17
i_rt[15] => o_rd.DATAA
i_rt[15] => Equal0.IN16
i_rt[16] => o_rd.DATAA
i_rt[16] => Equal0.IN15
i_rt[17] => o_rd.DATAA
i_rt[17] => Equal0.IN14
i_rt[18] => o_rd.DATAA
i_rt[18] => Equal0.IN13
i_rt[19] => o_rd.DATAA
i_rt[19] => Equal0.IN12
i_rt[20] => o_rd.DATAA
i_rt[20] => Equal0.IN11
i_rt[21] => o_rd.DATAA
i_rt[21] => Equal0.IN10
i_rt[22] => o_rd.DATAA
i_rt[22] => Equal0.IN9
i_rt[23] => o_rd.DATAA
i_rt[23] => Equal0.IN8
i_rt[24] => o_rd.DATAA
i_rt[24] => Equal0.IN7
i_rt[25] => o_rd.DATAA
i_rt[25] => Equal0.IN6
i_rt[26] => o_rd.DATAA
i_rt[26] => Equal0.IN5
i_rt[27] => o_rd.DATAA
i_rt[27] => Equal0.IN4
i_rt[28] => o_rd.DATAA
i_rt[28] => Equal0.IN3
i_rt[29] => o_rd.DATAA
i_rt[29] => Equal0.IN2
i_rt[30] => o_rd.DATAA
i_rt[30] => Equal0.IN1
i_rt[31] => o_rd.DATAA
i_rt[31] => Equal0.IN0
i_rs[0] => ~NO_FANOUT~
i_rs[1] => ~NO_FANOUT~
i_rs[2] => ~NO_FANOUT~
i_rs[3] => ~NO_FANOUT~
i_rs[4] => ~NO_FANOUT~
i_rs[5] => ~NO_FANOUT~
i_rs[6] => ~NO_FANOUT~
i_rs[7] => ~NO_FANOUT~
i_rs[8] => ~NO_FANOUT~
i_rs[9] => ~NO_FANOUT~
i_rs[10] => ~NO_FANOUT~
i_rs[11] => ~NO_FANOUT~
i_rs[12] => ~NO_FANOUT~
i_rs[13] => ~NO_FANOUT~
i_rs[14] => ~NO_FANOUT~
i_rs[15] => ~NO_FANOUT~
i_rs[16] => ~NO_FANOUT~
i_rs[17] => ~NO_FANOUT~
i_rs[18] => ~NO_FANOUT~
i_rs[19] => ~NO_FANOUT~
i_rs[20] => ~NO_FANOUT~
i_rs[21] => ~NO_FANOUT~
i_rs[22] => ~NO_FANOUT~
i_rs[23] => ~NO_FANOUT~
i_rs[24] => ~NO_FANOUT~
i_rs[25] => ~NO_FANOUT~
i_rs[26] => ~NO_FANOUT~
i_rs[27] => ~NO_FANOUT~
i_rs[28] => ~NO_FANOUT~
i_rs[29] => ~NO_FANOUT~
i_rs[30] => ~NO_FANOUT~
i_rs[31] => ~NO_FANOUT~
o_rd[0] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[5] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[6] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[7] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[8] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[9] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[10] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[11] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[12] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[13] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[14] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[15] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[16] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[17] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[18] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[19] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[20] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[21] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[22] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[23] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[24] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[25] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[26] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[27] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[28] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[29] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[30] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_rd[31] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|jump:jumpIns
i_rt[0] => ~NO_FANOUT~
i_rt[1] => ~NO_FANOUT~
i_rt[2] => ~NO_FANOUT~
i_rt[3] => ~NO_FANOUT~
i_rt[4] => ~NO_FANOUT~
i_rt[5] => ~NO_FANOUT~
i_rt[6] => ~NO_FANOUT~
i_rt[7] => ~NO_FANOUT~
i_rt[8] => ~NO_FANOUT~
i_rt[9] => ~NO_FANOUT~
i_rt[10] => ~NO_FANOUT~
i_rt[11] => ~NO_FANOUT~
i_rt[12] => ~NO_FANOUT~
i_rt[13] => ~NO_FANOUT~
i_rt[14] => ~NO_FANOUT~
i_rt[15] => ~NO_FANOUT~
i_rt[16] => ~NO_FANOUT~
i_rt[17] => ~NO_FANOUT~
i_rt[18] => ~NO_FANOUT~
i_rt[19] => ~NO_FANOUT~
i_rt[20] => ~NO_FANOUT~
i_rt[21] => ~NO_FANOUT~
i_rt[22] => ~NO_FANOUT~
i_rt[23] => ~NO_FANOUT~
i_rt[24] => ~NO_FANOUT~
i_rt[25] => ~NO_FANOUT~
i_rt[26] => ~NO_FANOUT~
i_rt[27] => ~NO_FANOUT~
i_rt[28] => ~NO_FANOUT~
i_rt[29] => ~NO_FANOUT~
i_rt[30] => ~NO_FANOUT~
i_rt[31] => ~NO_FANOUT~
i_rs[0] => o_outPut[0].DATAIN
i_rs[1] => o_outPut[1].DATAIN
i_rs[2] => o_outPut[2].DATAIN
i_rs[3] => o_outPut[3].DATAIN
i_rs[4] => o_outPut[4].DATAIN
i_rs[5] => o_outPut[5].DATAIN
i_rs[6] => o_outPut[6].DATAIN
i_rs[7] => o_outPut[7].DATAIN
i_rs[8] => o_outPut[8].DATAIN
i_rs[9] => o_outPut[9].DATAIN
i_rs[10] => o_outPut[10].DATAIN
i_rs[11] => o_outPut[11].DATAIN
i_rs[12] => o_outPut[12].DATAIN
i_rs[13] => o_outPut[13].DATAIN
i_rs[14] => o_outPut[14].DATAIN
i_rs[15] => o_outPut[15].DATAIN
i_rs[16] => o_outPut[16].DATAIN
i_rs[17] => o_outPut[17].DATAIN
i_rs[18] => o_outPut[18].DATAIN
i_rs[19] => o_outPut[19].DATAIN
i_rs[20] => o_outPut[20].DATAIN
i_rs[21] => o_outPut[21].DATAIN
i_rs[22] => o_outPut[22].DATAIN
i_rs[23] => o_outPut[23].DATAIN
i_rs[24] => o_outPut[24].DATAIN
i_rs[25] => o_outPut[25].DATAIN
i_rs[26] => o_outPut[26].DATAIN
i_rs[27] => o_outPut[27].DATAIN
i_rs[28] => o_outPut[28].DATAIN
i_rs[29] => o_outPut[29].DATAIN
i_rs[30] => o_outPut[30].DATAIN
i_rs[31] => o_outPut[31].DATAIN
o_outPut[0] <= i_rs[0].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[1] <= i_rs[1].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[2] <= i_rs[2].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[3] <= i_rs[3].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[4] <= i_rs[4].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[5] <= i_rs[5].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[6] <= i_rs[6].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[7] <= i_rs[7].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[8] <= i_rs[8].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[9] <= i_rs[9].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[10] <= i_rs[10].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[11] <= i_rs[11].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[12] <= i_rs[12].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[13] <= i_rs[13].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[14] <= i_rs[14].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[15] <= i_rs[15].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[16] <= i_rs[16].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[17] <= i_rs[17].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[18] <= i_rs[18].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[19] <= i_rs[19].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[20] <= i_rs[20].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[21] <= i_rs[21].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[22] <= i_rs[22].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[23] <= i_rs[23].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[24] <= i_rs[24].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[25] <= i_rs[25].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[26] <= i_rs[26].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[27] <= i_rs[27].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[28] <= i_rs[28].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[29] <= i_rs[29].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[30] <= i_rs[30].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[31] <= i_rs[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|jumpAndLink:jumpAndLinkIns
i_rt[0] => ~NO_FANOUT~
i_rt[1] => ~NO_FANOUT~
i_rt[2] => ~NO_FANOUT~
i_rt[3] => ~NO_FANOUT~
i_rt[4] => ~NO_FANOUT~
i_rt[5] => ~NO_FANOUT~
i_rt[6] => ~NO_FANOUT~
i_rt[7] => ~NO_FANOUT~
i_rt[8] => ~NO_FANOUT~
i_rt[9] => ~NO_FANOUT~
i_rt[10] => ~NO_FANOUT~
i_rt[11] => ~NO_FANOUT~
i_rt[12] => ~NO_FANOUT~
i_rt[13] => ~NO_FANOUT~
i_rt[14] => ~NO_FANOUT~
i_rt[15] => ~NO_FANOUT~
i_rt[16] => ~NO_FANOUT~
i_rt[17] => ~NO_FANOUT~
i_rt[18] => ~NO_FANOUT~
i_rt[19] => ~NO_FANOUT~
i_rt[20] => ~NO_FANOUT~
i_rt[21] => ~NO_FANOUT~
i_rt[22] => ~NO_FANOUT~
i_rt[23] => ~NO_FANOUT~
i_rt[24] => ~NO_FANOUT~
i_rt[25] => ~NO_FANOUT~
i_rt[26] => ~NO_FANOUT~
i_rt[27] => ~NO_FANOUT~
i_rt[28] => ~NO_FANOUT~
i_rt[29] => ~NO_FANOUT~
i_rt[30] => ~NO_FANOUT~
i_rt[31] => ~NO_FANOUT~
i_rs[0] => o_outPut[0].DATAIN
i_rs[1] => o_outPut[1].DATAIN
i_rs[2] => o_outPut[2].DATAIN
i_rs[3] => o_outPut[3].DATAIN
i_rs[4] => o_outPut[4].DATAIN
i_rs[5] => o_outPut[5].DATAIN
i_rs[6] => o_outPut[6].DATAIN
i_rs[7] => o_outPut[7].DATAIN
i_rs[8] => o_outPut[8].DATAIN
i_rs[9] => o_outPut[9].DATAIN
i_rs[10] => o_outPut[10].DATAIN
i_rs[11] => o_outPut[11].DATAIN
i_rs[12] => o_outPut[12].DATAIN
i_rs[13] => o_outPut[13].DATAIN
i_rs[14] => o_outPut[14].DATAIN
i_rs[15] => o_outPut[15].DATAIN
i_rs[16] => o_outPut[16].DATAIN
i_rs[17] => o_outPut[17].DATAIN
i_rs[18] => o_outPut[18].DATAIN
i_rs[19] => o_outPut[19].DATAIN
i_rs[20] => o_outPut[20].DATAIN
i_rs[21] => o_outPut[21].DATAIN
i_rs[22] => o_outPut[22].DATAIN
i_rs[23] => o_outPut[23].DATAIN
i_rs[24] => o_outPut[24].DATAIN
i_rs[25] => o_outPut[25].DATAIN
i_rs[26] => o_outPut[26].DATAIN
i_rs[27] => o_outPut[27].DATAIN
i_rs[28] => o_outPut[28].DATAIN
i_rs[29] => o_outPut[29].DATAIN
i_rs[30] => o_outPut[30].DATAIN
i_rs[31] => o_outPut[31].DATAIN
o_outPut[0] <= i_rs[0].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[1] <= i_rs[1].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[2] <= i_rs[2].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[3] <= i_rs[3].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[4] <= i_rs[4].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[5] <= i_rs[5].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[6] <= i_rs[6].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[7] <= i_rs[7].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[8] <= i_rs[8].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[9] <= i_rs[9].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[10] <= i_rs[10].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[11] <= i_rs[11].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[12] <= i_rs[12].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[13] <= i_rs[13].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[14] <= i_rs[14].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[15] <= i_rs[15].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[16] <= i_rs[16].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[17] <= i_rs[17].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[18] <= i_rs[18].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[19] <= i_rs[19].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[20] <= i_rs[20].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[21] <= i_rs[21].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[22] <= i_rs[22].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[23] <= i_rs[23].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[24] <= i_rs[24].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[25] <= i_rs[25].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[26] <= i_rs[26].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[27] <= i_rs[27].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[28] <= i_rs[28].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[29] <= i_rs[29].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[30] <= i_rs[30].DB_MAX_OUTPUT_PORT_TYPE
o_outPut[31] <= i_rs[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns
i_rt[0] => NBitAdder_Sub:Adder.i_DA[0]
i_rt[1] => NBitAdder_Sub:Adder.i_DA[1]
i_rt[2] => NBitAdder_Sub:Adder.i_DA[2]
i_rt[3] => NBitAdder_Sub:Adder.i_DA[3]
i_rt[4] => NBitAdder_Sub:Adder.i_DA[4]
i_rt[5] => NBitAdder_Sub:Adder.i_DA[5]
i_rt[6] => NBitAdder_Sub:Adder.i_DA[6]
i_rt[7] => NBitAdder_Sub:Adder.i_DA[7]
i_rt[8] => NBitAdder_Sub:Adder.i_DA[8]
i_rt[9] => NBitAdder_Sub:Adder.i_DA[9]
i_rt[10] => NBitAdder_Sub:Adder.i_DA[10]
i_rt[11] => NBitAdder_Sub:Adder.i_DA[11]
i_rt[12] => NBitAdder_Sub:Adder.i_DA[12]
i_rt[13] => NBitAdder_Sub:Adder.i_DA[13]
i_rt[14] => NBitAdder_Sub:Adder.i_DA[14]
i_rt[15] => NBitAdder_Sub:Adder.i_DA[15]
i_rt[16] => NBitAdder_Sub:Adder.i_DA[16]
i_rt[17] => NBitAdder_Sub:Adder.i_DA[17]
i_rt[18] => NBitAdder_Sub:Adder.i_DA[18]
i_rt[19] => NBitAdder_Sub:Adder.i_DA[19]
i_rt[20] => NBitAdder_Sub:Adder.i_DA[20]
i_rt[21] => NBitAdder_Sub:Adder.i_DA[21]
i_rt[22] => NBitAdder_Sub:Adder.i_DA[22]
i_rt[23] => NBitAdder_Sub:Adder.i_DA[23]
i_rt[24] => NBitAdder_Sub:Adder.i_DA[24]
i_rt[25] => NBitAdder_Sub:Adder.i_DA[25]
i_rt[26] => NBitAdder_Sub:Adder.i_DA[26]
i_rt[27] => NBitAdder_Sub:Adder.i_DA[27]
i_rt[28] => NBitAdder_Sub:Adder.i_DA[28]
i_rt[29] => NBitAdder_Sub:Adder.i_DA[29]
i_rt[30] => NBitAdder_Sub:Adder.i_DA[30]
i_rt[31] => NBitAdder_Sub:Adder.i_DA[31]
i_rs[0] => NBitAdder_Sub:Adder.i_DB[0]
i_rs[1] => NBitAdder_Sub:Adder.i_DB[1]
i_rs[2] => NBitAdder_Sub:Adder.i_DB[2]
i_rs[3] => NBitAdder_Sub:Adder.i_DB[3]
i_rs[4] => NBitAdder_Sub:Adder.i_DB[4]
i_rs[5] => NBitAdder_Sub:Adder.i_DB[5]
i_rs[6] => NBitAdder_Sub:Adder.i_DB[6]
i_rs[7] => NBitAdder_Sub:Adder.i_DB[7]
i_rs[8] => NBitAdder_Sub:Adder.i_DB[8]
i_rs[9] => NBitAdder_Sub:Adder.i_DB[9]
i_rs[10] => NBitAdder_Sub:Adder.i_DB[10]
i_rs[11] => NBitAdder_Sub:Adder.i_DB[11]
i_rs[12] => NBitAdder_Sub:Adder.i_DB[12]
i_rs[13] => NBitAdder_Sub:Adder.i_DB[13]
i_rs[14] => NBitAdder_Sub:Adder.i_DB[14]
i_rs[15] => NBitAdder_Sub:Adder.i_DB[15]
i_rs[16] => NBitAdder_Sub:Adder.i_DB[16]
i_rs[17] => NBitAdder_Sub:Adder.i_DB[17]
i_rs[18] => NBitAdder_Sub:Adder.i_DB[18]
i_rs[19] => NBitAdder_Sub:Adder.i_DB[19]
i_rs[20] => NBitAdder_Sub:Adder.i_DB[20]
i_rs[21] => NBitAdder_Sub:Adder.i_DB[21]
i_rs[22] => NBitAdder_Sub:Adder.i_DB[22]
i_rs[23] => NBitAdder_Sub:Adder.i_DB[23]
i_rs[24] => NBitAdder_Sub:Adder.i_DB[24]
i_rs[25] => NBitAdder_Sub:Adder.i_DB[25]
i_rs[26] => NBitAdder_Sub:Adder.i_DB[26]
i_rs[27] => NBitAdder_Sub:Adder.i_DB[27]
i_rs[28] => NBitAdder_Sub:Adder.i_DB[28]
i_rs[29] => NBitAdder_Sub:Adder.i_DB[29]
i_rs[30] => NBitAdder_Sub:Adder.i_DB[30]
i_rs[31] => NBitAdder_Sub:Adder.i_DB[31]
o_branchVal[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_branchVal[1] <= <GND>
o_branchVal[2] <= <GND>
o_branchVal[3] <= <GND>
o_branchVal[4] <= <GND>
o_branchVal[5] <= <GND>
o_branchVal[6] <= <GND>
o_branchVal[7] <= <GND>
o_branchVal[8] <= <GND>
o_branchVal[9] <= <GND>
o_branchVal[10] <= <GND>
o_branchVal[11] <= <GND>
o_branchVal[12] <= <GND>
o_branchVal[13] <= <GND>
o_branchVal[14] <= <GND>
o_branchVal[15] <= <GND>
o_branchVal[16] <= <GND>
o_branchVal[17] <= <GND>
o_branchVal[18] <= <GND>
o_branchVal[19] <= <GND>
o_branchVal[20] <= <GND>
o_branchVal[21] <= <GND>
o_branchVal[22] <= <GND>
o_branchVal[23] <= <GND>
o_branchVal[24] <= <GND>
o_branchVal[25] <= <GND>
o_branchVal[26] <= <GND>
o_branchVal[27] <= <GND>
o_branchVal[28] <= <GND>
o_branchVal[29] <= <GND>
o_branchVal[30] <= <GND>
o_branchVal[31] <= <GND>


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[0] => mux2t1_N:Multiplexer.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[1] => mux2t1_N:Multiplexer.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[2] => mux2t1_N:Multiplexer.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[3] => mux2t1_N:Multiplexer.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[4] => mux2t1_N:Multiplexer.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[5] => mux2t1_N:Multiplexer.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[6] => mux2t1_N:Multiplexer.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[7] => mux2t1_N:Multiplexer.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[8] => mux2t1_N:Multiplexer.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[9] => mux2t1_N:Multiplexer.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[10] => mux2t1_N:Multiplexer.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[11] => mux2t1_N:Multiplexer.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[12] => mux2t1_N:Multiplexer.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[13] => mux2t1_N:Multiplexer.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[14] => mux2t1_N:Multiplexer.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[15] => mux2t1_N:Multiplexer.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[16] => mux2t1_N:Multiplexer.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[17] => mux2t1_N:Multiplexer.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[18] => mux2t1_N:Multiplexer.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[19] => mux2t1_N:Multiplexer.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[20] => mux2t1_N:Multiplexer.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[21] => mux2t1_N:Multiplexer.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[22] => mux2t1_N:Multiplexer.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[23] => mux2t1_N:Multiplexer.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[24] => mux2t1_N:Multiplexer.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[25] => mux2t1_N:Multiplexer.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[26] => mux2t1_N:Multiplexer.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[27] => mux2t1_N:Multiplexer.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[28] => mux2t1_N:Multiplexer.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[29] => mux2t1_N:Multiplexer.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[30] => mux2t1_N:Multiplexer.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
i_DB[31] => mux2t1_N:Multiplexer.i_D0[31]
i_Control => mux2t1_N:Multiplexer.i_S
i_Control => RippleAdder:RippleAdderTime.i_Carry
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|beq:beqIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns
i_rt[0] => NBitAdder_Sub:Adder.i_DA[0]
i_rt[1] => NBitAdder_Sub:Adder.i_DA[1]
i_rt[2] => NBitAdder_Sub:Adder.i_DA[2]
i_rt[3] => NBitAdder_Sub:Adder.i_DA[3]
i_rt[4] => NBitAdder_Sub:Adder.i_DA[4]
i_rt[5] => NBitAdder_Sub:Adder.i_DA[5]
i_rt[6] => NBitAdder_Sub:Adder.i_DA[6]
i_rt[7] => NBitAdder_Sub:Adder.i_DA[7]
i_rt[8] => NBitAdder_Sub:Adder.i_DA[8]
i_rt[9] => NBitAdder_Sub:Adder.i_DA[9]
i_rt[10] => NBitAdder_Sub:Adder.i_DA[10]
i_rt[11] => NBitAdder_Sub:Adder.i_DA[11]
i_rt[12] => NBitAdder_Sub:Adder.i_DA[12]
i_rt[13] => NBitAdder_Sub:Adder.i_DA[13]
i_rt[14] => NBitAdder_Sub:Adder.i_DA[14]
i_rt[15] => NBitAdder_Sub:Adder.i_DA[15]
i_rt[16] => NBitAdder_Sub:Adder.i_DA[16]
i_rt[17] => NBitAdder_Sub:Adder.i_DA[17]
i_rt[18] => NBitAdder_Sub:Adder.i_DA[18]
i_rt[19] => NBitAdder_Sub:Adder.i_DA[19]
i_rt[20] => NBitAdder_Sub:Adder.i_DA[20]
i_rt[21] => NBitAdder_Sub:Adder.i_DA[21]
i_rt[22] => NBitAdder_Sub:Adder.i_DA[22]
i_rt[23] => NBitAdder_Sub:Adder.i_DA[23]
i_rt[24] => NBitAdder_Sub:Adder.i_DA[24]
i_rt[25] => NBitAdder_Sub:Adder.i_DA[25]
i_rt[26] => NBitAdder_Sub:Adder.i_DA[26]
i_rt[27] => NBitAdder_Sub:Adder.i_DA[27]
i_rt[28] => NBitAdder_Sub:Adder.i_DA[28]
i_rt[29] => NBitAdder_Sub:Adder.i_DA[29]
i_rt[30] => NBitAdder_Sub:Adder.i_DA[30]
i_rt[31] => NBitAdder_Sub:Adder.i_DA[31]
i_rs[0] => NBitAdder_Sub:Adder.i_DB[0]
i_rs[1] => NBitAdder_Sub:Adder.i_DB[1]
i_rs[2] => NBitAdder_Sub:Adder.i_DB[2]
i_rs[3] => NBitAdder_Sub:Adder.i_DB[3]
i_rs[4] => NBitAdder_Sub:Adder.i_DB[4]
i_rs[5] => NBitAdder_Sub:Adder.i_DB[5]
i_rs[6] => NBitAdder_Sub:Adder.i_DB[6]
i_rs[7] => NBitAdder_Sub:Adder.i_DB[7]
i_rs[8] => NBitAdder_Sub:Adder.i_DB[8]
i_rs[9] => NBitAdder_Sub:Adder.i_DB[9]
i_rs[10] => NBitAdder_Sub:Adder.i_DB[10]
i_rs[11] => NBitAdder_Sub:Adder.i_DB[11]
i_rs[12] => NBitAdder_Sub:Adder.i_DB[12]
i_rs[13] => NBitAdder_Sub:Adder.i_DB[13]
i_rs[14] => NBitAdder_Sub:Adder.i_DB[14]
i_rs[15] => NBitAdder_Sub:Adder.i_DB[15]
i_rs[16] => NBitAdder_Sub:Adder.i_DB[16]
i_rs[17] => NBitAdder_Sub:Adder.i_DB[17]
i_rs[18] => NBitAdder_Sub:Adder.i_DB[18]
i_rs[19] => NBitAdder_Sub:Adder.i_DB[19]
i_rs[20] => NBitAdder_Sub:Adder.i_DB[20]
i_rs[21] => NBitAdder_Sub:Adder.i_DB[21]
i_rs[22] => NBitAdder_Sub:Adder.i_DB[22]
i_rs[23] => NBitAdder_Sub:Adder.i_DB[23]
i_rs[24] => NBitAdder_Sub:Adder.i_DB[24]
i_rs[25] => NBitAdder_Sub:Adder.i_DB[25]
i_rs[26] => NBitAdder_Sub:Adder.i_DB[26]
i_rs[27] => NBitAdder_Sub:Adder.i_DB[27]
i_rs[28] => NBitAdder_Sub:Adder.i_DB[28]
i_rs[29] => NBitAdder_Sub:Adder.i_DB[29]
i_rs[30] => NBitAdder_Sub:Adder.i_DB[30]
i_rs[31] => NBitAdder_Sub:Adder.i_DB[31]
o_branchVal[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_branchVal[1] <= <GND>
o_branchVal[2] <= <GND>
o_branchVal[3] <= <GND>
o_branchVal[4] <= <GND>
o_branchVal[5] <= <GND>
o_branchVal[6] <= <GND>
o_branchVal[7] <= <GND>
o_branchVal[8] <= <GND>
o_branchVal[9] <= <GND>
o_branchVal[10] <= <GND>
o_branchVal[11] <= <GND>
o_branchVal[12] <= <GND>
o_branchVal[13] <= <GND>
o_branchVal[14] <= <GND>
o_branchVal[15] <= <GND>
o_branchVal[16] <= <GND>
o_branchVal[17] <= <GND>
o_branchVal[18] <= <GND>
o_branchVal[19] <= <GND>
o_branchVal[20] <= <GND>
o_branchVal[21] <= <GND>
o_branchVal[22] <= <GND>
o_branchVal[23] <= <GND>
o_branchVal[24] <= <GND>
o_branchVal[25] <= <GND>
o_branchVal[26] <= <GND>
o_branchVal[27] <= <GND>
o_branchVal[28] <= <GND>
o_branchVal[29] <= <GND>
o_branchVal[30] <= <GND>
o_branchVal[31] <= <GND>


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[0] => mux2t1_N:Multiplexer.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[1] => mux2t1_N:Multiplexer.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[2] => mux2t1_N:Multiplexer.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[3] => mux2t1_N:Multiplexer.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[4] => mux2t1_N:Multiplexer.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[5] => mux2t1_N:Multiplexer.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[6] => mux2t1_N:Multiplexer.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[7] => mux2t1_N:Multiplexer.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[8] => mux2t1_N:Multiplexer.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[9] => mux2t1_N:Multiplexer.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[10] => mux2t1_N:Multiplexer.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[11] => mux2t1_N:Multiplexer.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[12] => mux2t1_N:Multiplexer.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[13] => mux2t1_N:Multiplexer.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[14] => mux2t1_N:Multiplexer.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[15] => mux2t1_N:Multiplexer.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[16] => mux2t1_N:Multiplexer.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[17] => mux2t1_N:Multiplexer.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[18] => mux2t1_N:Multiplexer.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[19] => mux2t1_N:Multiplexer.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[20] => mux2t1_N:Multiplexer.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[21] => mux2t1_N:Multiplexer.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[22] => mux2t1_N:Multiplexer.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[23] => mux2t1_N:Multiplexer.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[24] => mux2t1_N:Multiplexer.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[25] => mux2t1_N:Multiplexer.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[26] => mux2t1_N:Multiplexer.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[27] => mux2t1_N:Multiplexer.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[28] => mux2t1_N:Multiplexer.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[29] => mux2t1_N:Multiplexer.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[30] => mux2t1_N:Multiplexer.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
i_DB[31] => mux2t1_N:Multiplexer.i_D0[31]
i_Control => mux2t1_N:Multiplexer.i_S
i_Control => RippleAdder:RippleAdderTime.i_Carry
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bne:bneIns|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => RippleAdder:RippleAdderTime.i_DB[0]
i_DB[1] => RippleAdder:RippleAdderTime.i_DB[1]
i_DB[2] => RippleAdder:RippleAdderTime.i_DB[2]
i_DB[3] => RippleAdder:RippleAdderTime.i_DB[3]
i_DB[4] => RippleAdder:RippleAdderTime.i_DB[4]
i_DB[5] => RippleAdder:RippleAdderTime.i_DB[5]
i_DB[6] => RippleAdder:RippleAdderTime.i_DB[6]
i_DB[7] => RippleAdder:RippleAdderTime.i_DB[7]
i_DB[8] => RippleAdder:RippleAdderTime.i_DB[8]
i_DB[9] => RippleAdder:RippleAdderTime.i_DB[9]
i_DB[10] => RippleAdder:RippleAdderTime.i_DB[10]
i_DB[11] => RippleAdder:RippleAdderTime.i_DB[11]
i_DB[12] => RippleAdder:RippleAdderTime.i_DB[12]
i_DB[13] => RippleAdder:RippleAdderTime.i_DB[13]
i_DB[14] => RippleAdder:RippleAdderTime.i_DB[14]
i_DB[15] => RippleAdder:RippleAdderTime.i_DB[15]
i_DB[16] => RippleAdder:RippleAdderTime.i_DB[16]
i_DB[17] => RippleAdder:RippleAdderTime.i_DB[17]
i_DB[18] => RippleAdder:RippleAdderTime.i_DB[18]
i_DB[19] => RippleAdder:RippleAdderTime.i_DB[19]
i_DB[20] => RippleAdder:RippleAdderTime.i_DB[20]
i_DB[21] => RippleAdder:RippleAdderTime.i_DB[21]
i_DB[22] => RippleAdder:RippleAdderTime.i_DB[22]
i_DB[23] => RippleAdder:RippleAdderTime.i_DB[23]
i_DB[24] => RippleAdder:RippleAdderTime.i_DB[24]
i_DB[25] => RippleAdder:RippleAdderTime.i_DB[25]
i_DB[26] => RippleAdder:RippleAdderTime.i_DB[26]
i_DB[27] => RippleAdder:RippleAdderTime.i_DB[27]
i_DB[28] => RippleAdder:RippleAdderTime.i_DB[28]
i_DB[29] => RippleAdder:RippleAdderTime.i_DB[29]
i_DB[30] => RippleAdder:RippleAdderTime.i_DB[30]
i_DB[31] => RippleAdder:RippleAdderTime.i_DB[31]
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Overflow
o_Carry <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiIns:addi|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|repl_qb:replQB
i_8bitIm[0] => o_replOutput[0].DATAIN
i_8bitIm[0] => o_replOutput[24].DATAIN
i_8bitIm[0] => o_replOutput[16].DATAIN
i_8bitIm[0] => o_replOutput[8].DATAIN
i_8bitIm[1] => o_replOutput[1].DATAIN
i_8bitIm[1] => o_replOutput[25].DATAIN
i_8bitIm[1] => o_replOutput[17].DATAIN
i_8bitIm[1] => o_replOutput[9].DATAIN
i_8bitIm[2] => o_replOutput[2].DATAIN
i_8bitIm[2] => o_replOutput[26].DATAIN
i_8bitIm[2] => o_replOutput[18].DATAIN
i_8bitIm[2] => o_replOutput[10].DATAIN
i_8bitIm[3] => o_replOutput[3].DATAIN
i_8bitIm[3] => o_replOutput[27].DATAIN
i_8bitIm[3] => o_replOutput[19].DATAIN
i_8bitIm[3] => o_replOutput[11].DATAIN
i_8bitIm[4] => o_replOutput[4].DATAIN
i_8bitIm[4] => o_replOutput[28].DATAIN
i_8bitIm[4] => o_replOutput[20].DATAIN
i_8bitIm[4] => o_replOutput[12].DATAIN
i_8bitIm[5] => o_replOutput[5].DATAIN
i_8bitIm[5] => o_replOutput[29].DATAIN
i_8bitIm[5] => o_replOutput[21].DATAIN
i_8bitIm[5] => o_replOutput[13].DATAIN
i_8bitIm[6] => o_replOutput[6].DATAIN
i_8bitIm[6] => o_replOutput[30].DATAIN
i_8bitIm[6] => o_replOutput[22].DATAIN
i_8bitIm[6] => o_replOutput[14].DATAIN
i_8bitIm[7] => o_replOutput[7].DATAIN
i_8bitIm[7] => o_replOutput[31].DATAIN
i_8bitIm[7] => o_replOutput[23].DATAIN
i_8bitIm[7] => o_replOutput[15].DATAIN
o_replOutput[0] <= i_8bitIm[0].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[1] <= i_8bitIm[1].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[2] <= i_8bitIm[2].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[3] <= i_8bitIm[3].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[4] <= i_8bitIm[4].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[5] <= i_8bitIm[5].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[6] <= i_8bitIm[6].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[7] <= i_8bitIm[7].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[8] <= i_8bitIm[0].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[9] <= i_8bitIm[1].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[10] <= i_8bitIm[2].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[11] <= i_8bitIm[3].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[12] <= i_8bitIm[4].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[13] <= i_8bitIm[5].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[14] <= i_8bitIm[6].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[15] <= i_8bitIm[7].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[16] <= i_8bitIm[0].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[17] <= i_8bitIm[1].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[18] <= i_8bitIm[2].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[19] <= i_8bitIm[3].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[20] <= i_8bitIm[4].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[21] <= i_8bitIm[5].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[22] <= i_8bitIm[6].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[23] <= i_8bitIm[7].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[24] <= i_8bitIm[0].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[25] <= i_8bitIm[1].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[26] <= i_8bitIm[2].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[27] <= i_8bitIm[3].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[28] <= i_8bitIm[4].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[29] <= i_8bitIm[5].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[30] <= i_8bitIm[6].DB_MAX_OUTPUT_PORT_TYPE
o_replOutput[31] <= i_8bitIm[7].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => RippleAdder:RippleAdderTime.i_DB[0]
i_DB[1] => RippleAdder:RippleAdderTime.i_DB[1]
i_DB[2] => RippleAdder:RippleAdderTime.i_DB[2]
i_DB[3] => RippleAdder:RippleAdderTime.i_DB[3]
i_DB[4] => RippleAdder:RippleAdderTime.i_DB[4]
i_DB[5] => RippleAdder:RippleAdderTime.i_DB[5]
i_DB[6] => RippleAdder:RippleAdderTime.i_DB[6]
i_DB[7] => RippleAdder:RippleAdderTime.i_DB[7]
i_DB[8] => RippleAdder:RippleAdderTime.i_DB[8]
i_DB[9] => RippleAdder:RippleAdderTime.i_DB[9]
i_DB[10] => RippleAdder:RippleAdderTime.i_DB[10]
i_DB[11] => RippleAdder:RippleAdderTime.i_DB[11]
i_DB[12] => RippleAdder:RippleAdderTime.i_DB[12]
i_DB[13] => RippleAdder:RippleAdderTime.i_DB[13]
i_DB[14] => RippleAdder:RippleAdderTime.i_DB[14]
i_DB[15] => RippleAdder:RippleAdderTime.i_DB[15]
i_DB[16] => RippleAdder:RippleAdderTime.i_DB[16]
i_DB[17] => RippleAdder:RippleAdderTime.i_DB[17]
i_DB[18] => RippleAdder:RippleAdderTime.i_DB[18]
i_DB[19] => RippleAdder:RippleAdderTime.i_DB[19]
i_DB[20] => RippleAdder:RippleAdderTime.i_DB[20]
i_DB[21] => RippleAdder:RippleAdderTime.i_DB[21]
i_DB[22] => RippleAdder:RippleAdderTime.i_DB[22]
i_DB[23] => RippleAdder:RippleAdderTime.i_DB[23]
i_DB[24] => RippleAdder:RippleAdderTime.i_DB[24]
i_DB[25] => RippleAdder:RippleAdderTime.i_DB[25]
i_DB[26] => RippleAdder:RippleAdderTime.i_DB[26]
i_DB[27] => RippleAdder:RippleAdderTime.i_DB[27]
i_DB[28] => RippleAdder:RippleAdderTime.i_DB[28]
i_DB[29] => RippleAdder:RippleAdderTime.i_DB[29]
i_DB[30] => RippleAdder:RippleAdderTime.i_DB[30]
i_DB[31] => RippleAdder:RippleAdderTime.i_DB[31]
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Carry <= RippleAdder:RippleAdderTime.o_Carry
o_Overflow <= RippleAdder:RippleAdderTime.o_Overflow


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|addiuIns:addiu|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti
i_imm[0] => NBitAdder_Sub:Adder.i_DB[0]
i_imm[1] => NBitAdder_Sub:Adder.i_DB[1]
i_imm[2] => NBitAdder_Sub:Adder.i_DB[2]
i_imm[3] => NBitAdder_Sub:Adder.i_DB[3]
i_imm[4] => NBitAdder_Sub:Adder.i_DB[4]
i_imm[5] => NBitAdder_Sub:Adder.i_DB[5]
i_imm[6] => NBitAdder_Sub:Adder.i_DB[6]
i_imm[7] => NBitAdder_Sub:Adder.i_DB[7]
i_imm[8] => NBitAdder_Sub:Adder.i_DB[8]
i_imm[9] => NBitAdder_Sub:Adder.i_DB[9]
i_imm[10] => NBitAdder_Sub:Adder.i_DB[10]
i_imm[11] => NBitAdder_Sub:Adder.i_DB[11]
i_imm[12] => NBitAdder_Sub:Adder.i_DB[12]
i_imm[13] => NBitAdder_Sub:Adder.i_DB[13]
i_imm[14] => NBitAdder_Sub:Adder.i_DB[14]
i_imm[15] => NBitAdder_Sub:Adder.i_DB[15]
i_imm[16] => NBitAdder_Sub:Adder.i_DB[16]
i_imm[17] => NBitAdder_Sub:Adder.i_DB[17]
i_imm[18] => NBitAdder_Sub:Adder.i_DB[18]
i_imm[19] => NBitAdder_Sub:Adder.i_DB[19]
i_imm[20] => NBitAdder_Sub:Adder.i_DB[20]
i_imm[21] => NBitAdder_Sub:Adder.i_DB[21]
i_imm[22] => NBitAdder_Sub:Adder.i_DB[22]
i_imm[23] => NBitAdder_Sub:Adder.i_DB[23]
i_imm[24] => NBitAdder_Sub:Adder.i_DB[24]
i_imm[25] => NBitAdder_Sub:Adder.i_DB[25]
i_imm[26] => NBitAdder_Sub:Adder.i_DB[26]
i_imm[27] => NBitAdder_Sub:Adder.i_DB[27]
i_imm[28] => NBitAdder_Sub:Adder.i_DB[28]
i_imm[29] => NBitAdder_Sub:Adder.i_DB[29]
i_imm[30] => NBitAdder_Sub:Adder.i_DB[30]
i_imm[31] => NBitAdder_Sub:Adder.i_DB[31]
i_rs[0] => NBitAdder_Sub:Adder.i_DA[0]
i_rs[1] => NBitAdder_Sub:Adder.i_DA[1]
i_rs[2] => NBitAdder_Sub:Adder.i_DA[2]
i_rs[3] => NBitAdder_Sub:Adder.i_DA[3]
i_rs[4] => NBitAdder_Sub:Adder.i_DA[4]
i_rs[5] => NBitAdder_Sub:Adder.i_DA[5]
i_rs[6] => NBitAdder_Sub:Adder.i_DA[6]
i_rs[7] => NBitAdder_Sub:Adder.i_DA[7]
i_rs[8] => NBitAdder_Sub:Adder.i_DA[8]
i_rs[9] => NBitAdder_Sub:Adder.i_DA[9]
i_rs[10] => NBitAdder_Sub:Adder.i_DA[10]
i_rs[11] => NBitAdder_Sub:Adder.i_DA[11]
i_rs[12] => NBitAdder_Sub:Adder.i_DA[12]
i_rs[13] => NBitAdder_Sub:Adder.i_DA[13]
i_rs[14] => NBitAdder_Sub:Adder.i_DA[14]
i_rs[15] => NBitAdder_Sub:Adder.i_DA[15]
i_rs[16] => NBitAdder_Sub:Adder.i_DA[16]
i_rs[17] => NBitAdder_Sub:Adder.i_DA[17]
i_rs[18] => NBitAdder_Sub:Adder.i_DA[18]
i_rs[19] => NBitAdder_Sub:Adder.i_DA[19]
i_rs[20] => NBitAdder_Sub:Adder.i_DA[20]
i_rs[21] => NBitAdder_Sub:Adder.i_DA[21]
i_rs[22] => NBitAdder_Sub:Adder.i_DA[22]
i_rs[23] => NBitAdder_Sub:Adder.i_DA[23]
i_rs[24] => NBitAdder_Sub:Adder.i_DA[24]
i_rs[25] => NBitAdder_Sub:Adder.i_DA[25]
i_rs[26] => NBitAdder_Sub:Adder.i_DA[26]
i_rs[27] => NBitAdder_Sub:Adder.i_DA[27]
i_rs[28] => NBitAdder_Sub:Adder.i_DA[28]
i_rs[29] => NBitAdder_Sub:Adder.i_DA[29]
i_rs[30] => NBitAdder_Sub:Adder.i_DA[30]
i_rs[31] => NBitAdder_Sub:Adder.i_DA[31]
o_rt[0] <= NBitAdder_Sub:Adder.o_Sum[31]
o_rt[1] <= <GND>
o_rt[2] <= <GND>
o_rt[3] <= <GND>
o_rt[4] <= <GND>
o_rt[5] <= <GND>
o_rt[6] <= <GND>
o_rt[7] <= <GND>
o_rt[8] <= <GND>
o_rt[9] <= <GND>
o_rt[10] <= <GND>
o_rt[11] <= <GND>
o_rt[12] <= <GND>
o_rt[13] <= <GND>
o_rt[14] <= <GND>
o_rt[15] <= <GND>
o_rt[16] <= <GND>
o_rt[17] <= <GND>
o_rt[18] <= <GND>
o_rt[19] <= <GND>
o_rt[20] <= <GND>
o_rt[21] <= <GND>
o_rt[22] <= <GND>
o_rt[23] <= <GND>
o_rt[24] <= <GND>
o_rt[25] <= <GND>
o_rt[26] <= <GND>
o_rt[27] <= <GND>
o_rt[28] <= <GND>
o_rt[29] <= <GND>
o_rt[30] <= <GND>
o_rt[31] <= <GND>


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[0] => mux2t1_N:Multiplexer.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[1] => mux2t1_N:Multiplexer.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[2] => mux2t1_N:Multiplexer.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[3] => mux2t1_N:Multiplexer.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[4] => mux2t1_N:Multiplexer.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[5] => mux2t1_N:Multiplexer.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[6] => mux2t1_N:Multiplexer.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[7] => mux2t1_N:Multiplexer.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[8] => mux2t1_N:Multiplexer.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[9] => mux2t1_N:Multiplexer.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[10] => mux2t1_N:Multiplexer.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[11] => mux2t1_N:Multiplexer.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[12] => mux2t1_N:Multiplexer.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[13] => mux2t1_N:Multiplexer.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[14] => mux2t1_N:Multiplexer.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[15] => mux2t1_N:Multiplexer.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[16] => mux2t1_N:Multiplexer.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[17] => mux2t1_N:Multiplexer.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[18] => mux2t1_N:Multiplexer.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[19] => mux2t1_N:Multiplexer.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[20] => mux2t1_N:Multiplexer.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[21] => mux2t1_N:Multiplexer.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[22] => mux2t1_N:Multiplexer.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[23] => mux2t1_N:Multiplexer.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[24] => mux2t1_N:Multiplexer.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[25] => mux2t1_N:Multiplexer.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[26] => mux2t1_N:Multiplexer.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[27] => mux2t1_N:Multiplexer.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[28] => mux2t1_N:Multiplexer.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[29] => mux2t1_N:Multiplexer.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[30] => mux2t1_N:Multiplexer.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
i_DB[31] => mux2t1_N:Multiplexer.i_D0[31]
i_Control => mux2t1_N:Multiplexer.i_S
i_Control => RippleAdder:RippleAdderTime.i_Carry
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|SltImm:Slti|NBitAdder_Sub:Adder|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|orImm:ori
i_imm[0] => o_rt.IN0
i_imm[1] => o_rt.IN0
i_imm[2] => o_rt.IN0
i_imm[3] => o_rt.IN0
i_imm[4] => o_rt.IN0
i_imm[5] => o_rt.IN0
i_imm[6] => o_rt.IN0
i_imm[7] => o_rt.IN0
i_imm[8] => o_rt.IN0
i_imm[9] => o_rt.IN0
i_imm[10] => o_rt.IN0
i_imm[11] => o_rt.IN0
i_imm[12] => o_rt.IN0
i_imm[13] => o_rt.IN0
i_imm[14] => o_rt.IN0
i_imm[15] => o_rt.IN0
i_imm[16] => o_rt.IN0
i_imm[17] => o_rt.IN0
i_imm[18] => o_rt.IN0
i_imm[19] => o_rt.IN0
i_imm[20] => o_rt.IN0
i_imm[21] => o_rt.IN0
i_imm[22] => o_rt.IN0
i_imm[23] => o_rt.IN0
i_imm[24] => o_rt.IN0
i_imm[25] => o_rt.IN0
i_imm[26] => o_rt.IN0
i_imm[27] => o_rt.IN0
i_imm[28] => o_rt.IN0
i_imm[29] => o_rt.IN0
i_imm[30] => o_rt.IN0
i_imm[31] => o_rt.IN0
i_rs[0] => o_rt.IN1
i_rs[1] => o_rt.IN1
i_rs[2] => o_rt.IN1
i_rs[3] => o_rt.IN1
i_rs[4] => o_rt.IN1
i_rs[5] => o_rt.IN1
i_rs[6] => o_rt.IN1
i_rs[7] => o_rt.IN1
i_rs[8] => o_rt.IN1
i_rs[9] => o_rt.IN1
i_rs[10] => o_rt.IN1
i_rs[11] => o_rt.IN1
i_rs[12] => o_rt.IN1
i_rs[13] => o_rt.IN1
i_rs[14] => o_rt.IN1
i_rs[15] => o_rt.IN1
i_rs[16] => o_rt.IN1
i_rs[17] => o_rt.IN1
i_rs[18] => o_rt.IN1
i_rs[19] => o_rt.IN1
i_rs[20] => o_rt.IN1
i_rs[21] => o_rt.IN1
i_rs[22] => o_rt.IN1
i_rs[23] => o_rt.IN1
i_rs[24] => o_rt.IN1
i_rs[25] => o_rt.IN1
i_rs[26] => o_rt.IN1
i_rs[27] => o_rt.IN1
i_rs[28] => o_rt.IN1
i_rs[29] => o_rt.IN1
i_rs[30] => o_rt.IN1
i_rs[31] => o_rt.IN1
o_rt[0] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[1] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[2] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[3] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[4] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[5] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[6] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[7] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[8] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[9] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[10] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[11] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[12] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[13] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[14] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[15] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[16] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[17] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[18] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[19] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[20] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[21] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[22] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[23] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[24] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[25] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[26] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[27] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[28] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[29] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[30] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[31] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|XorImm:Xori
i_imm[0] => o_rt.IN0
i_imm[1] => o_rt.IN0
i_imm[2] => o_rt.IN0
i_imm[3] => o_rt.IN0
i_imm[4] => o_rt.IN0
i_imm[5] => o_rt.IN0
i_imm[6] => o_rt.IN0
i_imm[7] => o_rt.IN0
i_imm[8] => o_rt.IN0
i_imm[9] => o_rt.IN0
i_imm[10] => o_rt.IN0
i_imm[11] => o_rt.IN0
i_imm[12] => o_rt.IN0
i_imm[13] => o_rt.IN0
i_imm[14] => o_rt.IN0
i_imm[15] => o_rt.IN0
i_imm[16] => o_rt.IN0
i_imm[17] => o_rt.IN0
i_imm[18] => o_rt.IN0
i_imm[19] => o_rt.IN0
i_imm[20] => o_rt.IN0
i_imm[21] => o_rt.IN0
i_imm[22] => o_rt.IN0
i_imm[23] => o_rt.IN0
i_imm[24] => o_rt.IN0
i_imm[25] => o_rt.IN0
i_imm[26] => o_rt.IN0
i_imm[27] => o_rt.IN0
i_imm[28] => o_rt.IN0
i_imm[29] => o_rt.IN0
i_imm[30] => o_rt.IN0
i_imm[31] => o_rt.IN0
i_rs[0] => o_rt.IN1
i_rs[1] => o_rt.IN1
i_rs[2] => o_rt.IN1
i_rs[3] => o_rt.IN1
i_rs[4] => o_rt.IN1
i_rs[5] => o_rt.IN1
i_rs[6] => o_rt.IN1
i_rs[7] => o_rt.IN1
i_rs[8] => o_rt.IN1
i_rs[9] => o_rt.IN1
i_rs[10] => o_rt.IN1
i_rs[11] => o_rt.IN1
i_rs[12] => o_rt.IN1
i_rs[13] => o_rt.IN1
i_rs[14] => o_rt.IN1
i_rs[15] => o_rt.IN1
i_rs[16] => o_rt.IN1
i_rs[17] => o_rt.IN1
i_rs[18] => o_rt.IN1
i_rs[19] => o_rt.IN1
i_rs[20] => o_rt.IN1
i_rs[21] => o_rt.IN1
i_rs[22] => o_rt.IN1
i_rs[23] => o_rt.IN1
i_rs[24] => o_rt.IN1
i_rs[25] => o_rt.IN1
i_rs[26] => o_rt.IN1
i_rs[27] => o_rt.IN1
i_rs[28] => o_rt.IN1
i_rs[29] => o_rt.IN1
i_rs[30] => o_rt.IN1
i_rs[31] => o_rt.IN1
o_rt[0] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[1] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[2] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[3] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[4] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[5] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[6] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[7] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[8] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[9] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[10] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[11] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[12] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[13] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[14] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[15] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[16] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[17] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[18] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[19] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[20] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[21] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[22] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[23] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[24] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[25] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[26] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[27] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[28] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[29] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[30] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE
o_rt[31] <= o_rt.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadUpperImm:lui
i_imm[0] => o_rt[16].DATAIN
i_imm[1] => o_rt[17].DATAIN
i_imm[2] => o_rt[18].DATAIN
i_imm[3] => o_rt[19].DATAIN
i_imm[4] => o_rt[20].DATAIN
i_imm[5] => o_rt[21].DATAIN
i_imm[6] => o_rt[22].DATAIN
i_imm[7] => o_rt[23].DATAIN
i_imm[8] => o_rt[24].DATAIN
i_imm[9] => o_rt[25].DATAIN
i_imm[10] => o_rt[26].DATAIN
i_imm[11] => o_rt[27].DATAIN
i_imm[12] => o_rt[28].DATAIN
i_imm[13] => o_rt[29].DATAIN
i_imm[14] => o_rt[30].DATAIN
i_imm[15] => o_rt[31].DATAIN
i_imm[16] => ~NO_FANOUT~
i_imm[17] => ~NO_FANOUT~
i_imm[18] => ~NO_FANOUT~
i_imm[19] => ~NO_FANOUT~
i_imm[20] => ~NO_FANOUT~
i_imm[21] => ~NO_FANOUT~
i_imm[22] => ~NO_FANOUT~
i_imm[23] => ~NO_FANOUT~
i_imm[24] => ~NO_FANOUT~
i_imm[25] => ~NO_FANOUT~
i_imm[26] => ~NO_FANOUT~
i_imm[27] => ~NO_FANOUT~
i_imm[28] => ~NO_FANOUT~
i_imm[29] => ~NO_FANOUT~
i_imm[30] => ~NO_FANOUT~
i_imm[31] => ~NO_FANOUT~
i_rs[0] => ~NO_FANOUT~
i_rs[1] => ~NO_FANOUT~
i_rs[2] => ~NO_FANOUT~
i_rs[3] => ~NO_FANOUT~
i_rs[4] => ~NO_FANOUT~
i_rs[5] => ~NO_FANOUT~
i_rs[6] => ~NO_FANOUT~
i_rs[7] => ~NO_FANOUT~
i_rs[8] => ~NO_FANOUT~
i_rs[9] => ~NO_FANOUT~
i_rs[10] => ~NO_FANOUT~
i_rs[11] => ~NO_FANOUT~
i_rs[12] => ~NO_FANOUT~
i_rs[13] => ~NO_FANOUT~
i_rs[14] => ~NO_FANOUT~
i_rs[15] => ~NO_FANOUT~
i_rs[16] => ~NO_FANOUT~
i_rs[17] => ~NO_FANOUT~
i_rs[18] => ~NO_FANOUT~
i_rs[19] => ~NO_FANOUT~
i_rs[20] => ~NO_FANOUT~
i_rs[21] => ~NO_FANOUT~
i_rs[22] => ~NO_FANOUT~
i_rs[23] => ~NO_FANOUT~
i_rs[24] => ~NO_FANOUT~
i_rs[25] => ~NO_FANOUT~
i_rs[26] => ~NO_FANOUT~
i_rs[27] => ~NO_FANOUT~
i_rs[28] => ~NO_FANOUT~
i_rs[29] => ~NO_FANOUT~
i_rs[30] => ~NO_FANOUT~
i_rs[31] => ~NO_FANOUT~
o_rt[0] <= <GND>
o_rt[1] <= <GND>
o_rt[2] <= <GND>
o_rt[3] <= <GND>
o_rt[4] <= <GND>
o_rt[5] <= <GND>
o_rt[6] <= <GND>
o_rt[7] <= <GND>
o_rt[8] <= <GND>
o_rt[9] <= <GND>
o_rt[10] <= <GND>
o_rt[11] <= <GND>
o_rt[12] <= <GND>
o_rt[13] <= <GND>
o_rt[14] <= <GND>
o_rt[15] <= <GND>
o_rt[16] <= i_imm[0].DB_MAX_OUTPUT_PORT_TYPE
o_rt[17] <= i_imm[1].DB_MAX_OUTPUT_PORT_TYPE
o_rt[18] <= i_imm[2].DB_MAX_OUTPUT_PORT_TYPE
o_rt[19] <= i_imm[3].DB_MAX_OUTPUT_PORT_TYPE
o_rt[20] <= i_imm[4].DB_MAX_OUTPUT_PORT_TYPE
o_rt[21] <= i_imm[5].DB_MAX_OUTPUT_PORT_TYPE
o_rt[22] <= i_imm[6].DB_MAX_OUTPUT_PORT_TYPE
o_rt[23] <= i_imm[7].DB_MAX_OUTPUT_PORT_TYPE
o_rt[24] <= i_imm[8].DB_MAX_OUTPUT_PORT_TYPE
o_rt[25] <= i_imm[9].DB_MAX_OUTPUT_PORT_TYPE
o_rt[26] <= i_imm[10].DB_MAX_OUTPUT_PORT_TYPE
o_rt[27] <= i_imm[11].DB_MAX_OUTPUT_PORT_TYPE
o_rt[28] <= i_imm[12].DB_MAX_OUTPUT_PORT_TYPE
o_rt[29] <= i_imm[13].DB_MAX_OUTPUT_PORT_TYPE
o_rt[30] <= i_imm[14].DB_MAX_OUTPUT_PORT_TYPE
o_rt[31] <= i_imm[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw
i_imm[0] => NBitAdder_Sub:StoreWord.i_DB[0]
i_imm[1] => NBitAdder_Sub:StoreWord.i_DB[1]
i_imm[2] => NBitAdder_Sub:StoreWord.i_DB[2]
i_imm[3] => NBitAdder_Sub:StoreWord.i_DB[3]
i_imm[4] => NBitAdder_Sub:StoreWord.i_DB[4]
i_imm[5] => NBitAdder_Sub:StoreWord.i_DB[5]
i_imm[6] => NBitAdder_Sub:StoreWord.i_DB[6]
i_imm[7] => NBitAdder_Sub:StoreWord.i_DB[7]
i_imm[8] => NBitAdder_Sub:StoreWord.i_DB[8]
i_imm[9] => NBitAdder_Sub:StoreWord.i_DB[9]
i_imm[10] => NBitAdder_Sub:StoreWord.i_DB[10]
i_imm[11] => NBitAdder_Sub:StoreWord.i_DB[11]
i_imm[12] => NBitAdder_Sub:StoreWord.i_DB[12]
i_imm[13] => NBitAdder_Sub:StoreWord.i_DB[13]
i_imm[14] => NBitAdder_Sub:StoreWord.i_DB[14]
i_imm[15] => NBitAdder_Sub:StoreWord.i_DB[15]
i_imm[16] => NBitAdder_Sub:StoreWord.i_DB[16]
i_imm[17] => NBitAdder_Sub:StoreWord.i_DB[17]
i_imm[18] => NBitAdder_Sub:StoreWord.i_DB[18]
i_imm[19] => NBitAdder_Sub:StoreWord.i_DB[19]
i_imm[20] => NBitAdder_Sub:StoreWord.i_DB[20]
i_imm[21] => NBitAdder_Sub:StoreWord.i_DB[21]
i_imm[22] => NBitAdder_Sub:StoreWord.i_DB[22]
i_imm[23] => NBitAdder_Sub:StoreWord.i_DB[23]
i_imm[24] => NBitAdder_Sub:StoreWord.i_DB[24]
i_imm[25] => NBitAdder_Sub:StoreWord.i_DB[25]
i_imm[26] => NBitAdder_Sub:StoreWord.i_DB[26]
i_imm[27] => NBitAdder_Sub:StoreWord.i_DB[27]
i_imm[28] => NBitAdder_Sub:StoreWord.i_DB[28]
i_imm[29] => NBitAdder_Sub:StoreWord.i_DB[29]
i_imm[30] => NBitAdder_Sub:StoreWord.i_DB[30]
i_imm[31] => NBitAdder_Sub:StoreWord.i_DB[31]
i_imm[31] => NBitAdder_Sub:StoreWord.i_Control
i_rs[0] => NBitAdder_Sub:StoreWord.i_DA[0]
i_rs[1] => NBitAdder_Sub:StoreWord.i_DA[1]
i_rs[2] => NBitAdder_Sub:StoreWord.i_DA[2]
i_rs[3] => NBitAdder_Sub:StoreWord.i_DA[3]
i_rs[4] => NBitAdder_Sub:StoreWord.i_DA[4]
i_rs[5] => NBitAdder_Sub:StoreWord.i_DA[5]
i_rs[6] => NBitAdder_Sub:StoreWord.i_DA[6]
i_rs[7] => NBitAdder_Sub:StoreWord.i_DA[7]
i_rs[8] => NBitAdder_Sub:StoreWord.i_DA[8]
i_rs[9] => NBitAdder_Sub:StoreWord.i_DA[9]
i_rs[10] => NBitAdder_Sub:StoreWord.i_DA[10]
i_rs[11] => NBitAdder_Sub:StoreWord.i_DA[11]
i_rs[12] => NBitAdder_Sub:StoreWord.i_DA[12]
i_rs[13] => NBitAdder_Sub:StoreWord.i_DA[13]
i_rs[14] => NBitAdder_Sub:StoreWord.i_DA[14]
i_rs[15] => NBitAdder_Sub:StoreWord.i_DA[15]
i_rs[16] => NBitAdder_Sub:StoreWord.i_DA[16]
i_rs[17] => NBitAdder_Sub:StoreWord.i_DA[17]
i_rs[18] => NBitAdder_Sub:StoreWord.i_DA[18]
i_rs[19] => NBitAdder_Sub:StoreWord.i_DA[19]
i_rs[20] => NBitAdder_Sub:StoreWord.i_DA[20]
i_rs[21] => NBitAdder_Sub:StoreWord.i_DA[21]
i_rs[22] => NBitAdder_Sub:StoreWord.i_DA[22]
i_rs[23] => NBitAdder_Sub:StoreWord.i_DA[23]
i_rs[24] => NBitAdder_Sub:StoreWord.i_DA[24]
i_rs[25] => NBitAdder_Sub:StoreWord.i_DA[25]
i_rs[26] => NBitAdder_Sub:StoreWord.i_DA[26]
i_rs[27] => NBitAdder_Sub:StoreWord.i_DA[27]
i_rs[28] => NBitAdder_Sub:StoreWord.i_DA[28]
i_rs[29] => NBitAdder_Sub:StoreWord.i_DA[29]
i_rs[30] => NBitAdder_Sub:StoreWord.i_DA[30]
i_rs[31] => NBitAdder_Sub:StoreWord.i_DA[31]
o_Overflow <= NBitAdder_Sub:StoreWord.o_Overflow
o_rt[0] <= NBitAdder_Sub:StoreWord.o_Sum[0]
o_rt[1] <= NBitAdder_Sub:StoreWord.o_Sum[1]
o_rt[2] <= NBitAdder_Sub:StoreWord.o_Sum[2]
o_rt[3] <= NBitAdder_Sub:StoreWord.o_Sum[3]
o_rt[4] <= NBitAdder_Sub:StoreWord.o_Sum[4]
o_rt[5] <= NBitAdder_Sub:StoreWord.o_Sum[5]
o_rt[6] <= NBitAdder_Sub:StoreWord.o_Sum[6]
o_rt[7] <= NBitAdder_Sub:StoreWord.o_Sum[7]
o_rt[8] <= NBitAdder_Sub:StoreWord.o_Sum[8]
o_rt[9] <= NBitAdder_Sub:StoreWord.o_Sum[9]
o_rt[10] <= NBitAdder_Sub:StoreWord.o_Sum[10]
o_rt[11] <= NBitAdder_Sub:StoreWord.o_Sum[11]
o_rt[12] <= NBitAdder_Sub:StoreWord.o_Sum[12]
o_rt[13] <= NBitAdder_Sub:StoreWord.o_Sum[13]
o_rt[14] <= NBitAdder_Sub:StoreWord.o_Sum[14]
o_rt[15] <= NBitAdder_Sub:StoreWord.o_Sum[15]
o_rt[16] <= NBitAdder_Sub:StoreWord.o_Sum[16]
o_rt[17] <= NBitAdder_Sub:StoreWord.o_Sum[17]
o_rt[18] <= NBitAdder_Sub:StoreWord.o_Sum[18]
o_rt[19] <= NBitAdder_Sub:StoreWord.o_Sum[19]
o_rt[20] <= NBitAdder_Sub:StoreWord.o_Sum[20]
o_rt[21] <= NBitAdder_Sub:StoreWord.o_Sum[21]
o_rt[22] <= NBitAdder_Sub:StoreWord.o_Sum[22]
o_rt[23] <= NBitAdder_Sub:StoreWord.o_Sum[23]
o_rt[24] <= NBitAdder_Sub:StoreWord.o_Sum[24]
o_rt[25] <= NBitAdder_Sub:StoreWord.o_Sum[25]
o_rt[26] <= NBitAdder_Sub:StoreWord.o_Sum[26]
o_rt[27] <= NBitAdder_Sub:StoreWord.o_Sum[27]
o_rt[28] <= NBitAdder_Sub:StoreWord.o_Sum[28]
o_rt[29] <= NBitAdder_Sub:StoreWord.o_Sum[29]
o_rt[30] <= NBitAdder_Sub:StoreWord.o_Sum[30]
o_rt[31] <= NBitAdder_Sub:StoreWord.o_Sum[31]


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[0] => mux2t1_N:Multiplexer.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[1] => mux2t1_N:Multiplexer.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[2] => mux2t1_N:Multiplexer.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[3] => mux2t1_N:Multiplexer.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[4] => mux2t1_N:Multiplexer.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[5] => mux2t1_N:Multiplexer.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[6] => mux2t1_N:Multiplexer.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[7] => mux2t1_N:Multiplexer.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[8] => mux2t1_N:Multiplexer.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[9] => mux2t1_N:Multiplexer.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[10] => mux2t1_N:Multiplexer.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[11] => mux2t1_N:Multiplexer.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[12] => mux2t1_N:Multiplexer.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[13] => mux2t1_N:Multiplexer.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[14] => mux2t1_N:Multiplexer.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[15] => mux2t1_N:Multiplexer.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[16] => mux2t1_N:Multiplexer.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[17] => mux2t1_N:Multiplexer.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[18] => mux2t1_N:Multiplexer.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[19] => mux2t1_N:Multiplexer.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[20] => mux2t1_N:Multiplexer.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[21] => mux2t1_N:Multiplexer.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[22] => mux2t1_N:Multiplexer.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[23] => mux2t1_N:Multiplexer.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[24] => mux2t1_N:Multiplexer.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[25] => mux2t1_N:Multiplexer.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[26] => mux2t1_N:Multiplexer.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[27] => mux2t1_N:Multiplexer.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[28] => mux2t1_N:Multiplexer.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[29] => mux2t1_N:Multiplexer.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[30] => mux2t1_N:Multiplexer.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
i_DB[31] => mux2t1_N:Multiplexer.i_D0[31]
i_Control => mux2t1_N:Multiplexer.i_S
i_Control => RippleAdder:RippleAdderTime.i_Carry
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|loadWord:lw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw
i_imm[0] => NBitAdder_Sub:StoreWord.i_DB[0]
i_imm[1] => NBitAdder_Sub:StoreWord.i_DB[1]
i_imm[2] => NBitAdder_Sub:StoreWord.i_DB[2]
i_imm[3] => NBitAdder_Sub:StoreWord.i_DB[3]
i_imm[4] => NBitAdder_Sub:StoreWord.i_DB[4]
i_imm[5] => NBitAdder_Sub:StoreWord.i_DB[5]
i_imm[6] => NBitAdder_Sub:StoreWord.i_DB[6]
i_imm[7] => NBitAdder_Sub:StoreWord.i_DB[7]
i_imm[8] => NBitAdder_Sub:StoreWord.i_DB[8]
i_imm[9] => NBitAdder_Sub:StoreWord.i_DB[9]
i_imm[10] => NBitAdder_Sub:StoreWord.i_DB[10]
i_imm[11] => NBitAdder_Sub:StoreWord.i_DB[11]
i_imm[12] => NBitAdder_Sub:StoreWord.i_DB[12]
i_imm[13] => NBitAdder_Sub:StoreWord.i_DB[13]
i_imm[14] => NBitAdder_Sub:StoreWord.i_DB[14]
i_imm[15] => NBitAdder_Sub:StoreWord.i_DB[15]
i_imm[16] => NBitAdder_Sub:StoreWord.i_DB[16]
i_imm[17] => NBitAdder_Sub:StoreWord.i_DB[17]
i_imm[18] => NBitAdder_Sub:StoreWord.i_DB[18]
i_imm[19] => NBitAdder_Sub:StoreWord.i_DB[19]
i_imm[20] => NBitAdder_Sub:StoreWord.i_DB[20]
i_imm[21] => NBitAdder_Sub:StoreWord.i_DB[21]
i_imm[22] => NBitAdder_Sub:StoreWord.i_DB[22]
i_imm[23] => NBitAdder_Sub:StoreWord.i_DB[23]
i_imm[24] => NBitAdder_Sub:StoreWord.i_DB[24]
i_imm[25] => NBitAdder_Sub:StoreWord.i_DB[25]
i_imm[26] => NBitAdder_Sub:StoreWord.i_DB[26]
i_imm[27] => NBitAdder_Sub:StoreWord.i_DB[27]
i_imm[28] => NBitAdder_Sub:StoreWord.i_DB[28]
i_imm[29] => NBitAdder_Sub:StoreWord.i_DB[29]
i_imm[30] => NBitAdder_Sub:StoreWord.i_DB[30]
i_imm[31] => NBitAdder_Sub:StoreWord.i_DB[31]
i_imm[31] => NBitAdder_Sub:StoreWord.i_Control
i_rs[0] => NBitAdder_Sub:StoreWord.i_DA[0]
i_rs[1] => NBitAdder_Sub:StoreWord.i_DA[1]
i_rs[2] => NBitAdder_Sub:StoreWord.i_DA[2]
i_rs[3] => NBitAdder_Sub:StoreWord.i_DA[3]
i_rs[4] => NBitAdder_Sub:StoreWord.i_DA[4]
i_rs[5] => NBitAdder_Sub:StoreWord.i_DA[5]
i_rs[6] => NBitAdder_Sub:StoreWord.i_DA[6]
i_rs[7] => NBitAdder_Sub:StoreWord.i_DA[7]
i_rs[8] => NBitAdder_Sub:StoreWord.i_DA[8]
i_rs[9] => NBitAdder_Sub:StoreWord.i_DA[9]
i_rs[10] => NBitAdder_Sub:StoreWord.i_DA[10]
i_rs[11] => NBitAdder_Sub:StoreWord.i_DA[11]
i_rs[12] => NBitAdder_Sub:StoreWord.i_DA[12]
i_rs[13] => NBitAdder_Sub:StoreWord.i_DA[13]
i_rs[14] => NBitAdder_Sub:StoreWord.i_DA[14]
i_rs[15] => NBitAdder_Sub:StoreWord.i_DA[15]
i_rs[16] => NBitAdder_Sub:StoreWord.i_DA[16]
i_rs[17] => NBitAdder_Sub:StoreWord.i_DA[17]
i_rs[18] => NBitAdder_Sub:StoreWord.i_DA[18]
i_rs[19] => NBitAdder_Sub:StoreWord.i_DA[19]
i_rs[20] => NBitAdder_Sub:StoreWord.i_DA[20]
i_rs[21] => NBitAdder_Sub:StoreWord.i_DA[21]
i_rs[22] => NBitAdder_Sub:StoreWord.i_DA[22]
i_rs[23] => NBitAdder_Sub:StoreWord.i_DA[23]
i_rs[24] => NBitAdder_Sub:StoreWord.i_DA[24]
i_rs[25] => NBitAdder_Sub:StoreWord.i_DA[25]
i_rs[26] => NBitAdder_Sub:StoreWord.i_DA[26]
i_rs[27] => NBitAdder_Sub:StoreWord.i_DA[27]
i_rs[28] => NBitAdder_Sub:StoreWord.i_DA[28]
i_rs[29] => NBitAdder_Sub:StoreWord.i_DA[29]
i_rs[30] => NBitAdder_Sub:StoreWord.i_DA[30]
i_rs[31] => NBitAdder_Sub:StoreWord.i_DA[31]
o_Overflow <= NBitAdder_Sub:StoreWord.o_Overflow
o_rt[0] <= NBitAdder_Sub:StoreWord.o_Sum[0]
o_rt[1] <= NBitAdder_Sub:StoreWord.o_Sum[1]
o_rt[2] <= NBitAdder_Sub:StoreWord.o_Sum[2]
o_rt[3] <= NBitAdder_Sub:StoreWord.o_Sum[3]
o_rt[4] <= NBitAdder_Sub:StoreWord.o_Sum[4]
o_rt[5] <= NBitAdder_Sub:StoreWord.o_Sum[5]
o_rt[6] <= NBitAdder_Sub:StoreWord.o_Sum[6]
o_rt[7] <= NBitAdder_Sub:StoreWord.o_Sum[7]
o_rt[8] <= NBitAdder_Sub:StoreWord.o_Sum[8]
o_rt[9] <= NBitAdder_Sub:StoreWord.o_Sum[9]
o_rt[10] <= NBitAdder_Sub:StoreWord.o_Sum[10]
o_rt[11] <= NBitAdder_Sub:StoreWord.o_Sum[11]
o_rt[12] <= NBitAdder_Sub:StoreWord.o_Sum[12]
o_rt[13] <= NBitAdder_Sub:StoreWord.o_Sum[13]
o_rt[14] <= NBitAdder_Sub:StoreWord.o_Sum[14]
o_rt[15] <= NBitAdder_Sub:StoreWord.o_Sum[15]
o_rt[16] <= NBitAdder_Sub:StoreWord.o_Sum[16]
o_rt[17] <= NBitAdder_Sub:StoreWord.o_Sum[17]
o_rt[18] <= NBitAdder_Sub:StoreWord.o_Sum[18]
o_rt[19] <= NBitAdder_Sub:StoreWord.o_Sum[19]
o_rt[20] <= NBitAdder_Sub:StoreWord.o_Sum[20]
o_rt[21] <= NBitAdder_Sub:StoreWord.o_Sum[21]
o_rt[22] <= NBitAdder_Sub:StoreWord.o_Sum[22]
o_rt[23] <= NBitAdder_Sub:StoreWord.o_Sum[23]
o_rt[24] <= NBitAdder_Sub:StoreWord.o_Sum[24]
o_rt[25] <= NBitAdder_Sub:StoreWord.o_Sum[25]
o_rt[26] <= NBitAdder_Sub:StoreWord.o_Sum[26]
o_rt[27] <= NBitAdder_Sub:StoreWord.o_Sum[27]
o_rt[28] <= NBitAdder_Sub:StoreWord.o_Sum[28]
o_rt[29] <= NBitAdder_Sub:StoreWord.o_Sum[29]
o_rt[30] <= NBitAdder_Sub:StoreWord.o_Sum[30]
o_rt[31] <= NBitAdder_Sub:StoreWord.o_Sum[31]


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[0] => mux2t1_N:Multiplexer.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[1] => mux2t1_N:Multiplexer.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[2] => mux2t1_N:Multiplexer.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[3] => mux2t1_N:Multiplexer.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[4] => mux2t1_N:Multiplexer.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[5] => mux2t1_N:Multiplexer.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[6] => mux2t1_N:Multiplexer.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[7] => mux2t1_N:Multiplexer.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[8] => mux2t1_N:Multiplexer.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[9] => mux2t1_N:Multiplexer.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[10] => mux2t1_N:Multiplexer.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[11] => mux2t1_N:Multiplexer.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[12] => mux2t1_N:Multiplexer.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[13] => mux2t1_N:Multiplexer.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[14] => mux2t1_N:Multiplexer.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[15] => mux2t1_N:Multiplexer.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[16] => mux2t1_N:Multiplexer.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[17] => mux2t1_N:Multiplexer.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[18] => mux2t1_N:Multiplexer.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[19] => mux2t1_N:Multiplexer.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[20] => mux2t1_N:Multiplexer.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[21] => mux2t1_N:Multiplexer.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[22] => mux2t1_N:Multiplexer.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[23] => mux2t1_N:Multiplexer.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[24] => mux2t1_N:Multiplexer.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[25] => mux2t1_N:Multiplexer.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[26] => mux2t1_N:Multiplexer.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[27] => mux2t1_N:Multiplexer.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[28] => mux2t1_N:Multiplexer.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[29] => mux2t1_N:Multiplexer.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[30] => mux2t1_N:Multiplexer.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
i_DB[31] => mux2t1_N:Multiplexer.i_D0[31]
i_Control => mux2t1_N:Multiplexer.i_S
i_Control => RippleAdder:RippleAdderTime.i_Carry
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Overflow <= RippleAdder:RippleAdderTime.o_Carry


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI
i_S => invg:g_Switch.i_A
i_S => andg2:g_And1.i_A
i_D0 => andg2:g_And2.i_B
i_D1 => andg2:g_And1.i_B
o_O <= org2:g_or3.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Switch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|mux2t1_N:Multiplexer|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_or3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|storeWord:sw|NBitAdder_Sub:StoreWord|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst
i_DA[0] => RippleAdder:RippleAdderTime.i_DA[0]
i_DA[1] => RippleAdder:RippleAdderTime.i_DA[1]
i_DA[2] => RippleAdder:RippleAdderTime.i_DA[2]
i_DA[3] => RippleAdder:RippleAdderTime.i_DA[3]
i_DA[4] => RippleAdder:RippleAdderTime.i_DA[4]
i_DA[5] => RippleAdder:RippleAdderTime.i_DA[5]
i_DA[6] => RippleAdder:RippleAdderTime.i_DA[6]
i_DA[7] => RippleAdder:RippleAdderTime.i_DA[7]
i_DA[8] => RippleAdder:RippleAdderTime.i_DA[8]
i_DA[9] => RippleAdder:RippleAdderTime.i_DA[9]
i_DA[10] => RippleAdder:RippleAdderTime.i_DA[10]
i_DA[11] => RippleAdder:RippleAdderTime.i_DA[11]
i_DA[12] => RippleAdder:RippleAdderTime.i_DA[12]
i_DA[13] => RippleAdder:RippleAdderTime.i_DA[13]
i_DA[14] => RippleAdder:RippleAdderTime.i_DA[14]
i_DA[15] => RippleAdder:RippleAdderTime.i_DA[15]
i_DA[16] => RippleAdder:RippleAdderTime.i_DA[16]
i_DA[17] => RippleAdder:RippleAdderTime.i_DA[17]
i_DA[18] => RippleAdder:RippleAdderTime.i_DA[18]
i_DA[19] => RippleAdder:RippleAdderTime.i_DA[19]
i_DA[20] => RippleAdder:RippleAdderTime.i_DA[20]
i_DA[21] => RippleAdder:RippleAdderTime.i_DA[21]
i_DA[22] => RippleAdder:RippleAdderTime.i_DA[22]
i_DA[23] => RippleAdder:RippleAdderTime.i_DA[23]
i_DA[24] => RippleAdder:RippleAdderTime.i_DA[24]
i_DA[25] => RippleAdder:RippleAdderTime.i_DA[25]
i_DA[26] => RippleAdder:RippleAdderTime.i_DA[26]
i_DA[27] => RippleAdder:RippleAdderTime.i_DA[27]
i_DA[28] => RippleAdder:RippleAdderTime.i_DA[28]
i_DA[29] => RippleAdder:RippleAdderTime.i_DA[29]
i_DA[30] => RippleAdder:RippleAdderTime.i_DA[30]
i_DA[31] => RippleAdder:RippleAdderTime.i_DA[31]
i_DB[0] => OnesComp:InvertingBits1.i_D0[0]
i_DB[1] => OnesComp:InvertingBits1.i_D0[1]
i_DB[2] => OnesComp:InvertingBits1.i_D0[2]
i_DB[3] => OnesComp:InvertingBits1.i_D0[3]
i_DB[4] => OnesComp:InvertingBits1.i_D0[4]
i_DB[5] => OnesComp:InvertingBits1.i_D0[5]
i_DB[6] => OnesComp:InvertingBits1.i_D0[6]
i_DB[7] => OnesComp:InvertingBits1.i_D0[7]
i_DB[8] => OnesComp:InvertingBits1.i_D0[8]
i_DB[9] => OnesComp:InvertingBits1.i_D0[9]
i_DB[10] => OnesComp:InvertingBits1.i_D0[10]
i_DB[11] => OnesComp:InvertingBits1.i_D0[11]
i_DB[12] => OnesComp:InvertingBits1.i_D0[12]
i_DB[13] => OnesComp:InvertingBits1.i_D0[13]
i_DB[14] => OnesComp:InvertingBits1.i_D0[14]
i_DB[15] => OnesComp:InvertingBits1.i_D0[15]
i_DB[16] => OnesComp:InvertingBits1.i_D0[16]
i_DB[17] => OnesComp:InvertingBits1.i_D0[17]
i_DB[18] => OnesComp:InvertingBits1.i_D0[18]
i_DB[19] => OnesComp:InvertingBits1.i_D0[19]
i_DB[20] => OnesComp:InvertingBits1.i_D0[20]
i_DB[21] => OnesComp:InvertingBits1.i_D0[21]
i_DB[22] => OnesComp:InvertingBits1.i_D0[22]
i_DB[23] => OnesComp:InvertingBits1.i_D0[23]
i_DB[24] => OnesComp:InvertingBits1.i_D0[24]
i_DB[25] => OnesComp:InvertingBits1.i_D0[25]
i_DB[26] => OnesComp:InvertingBits1.i_D0[26]
i_DB[27] => OnesComp:InvertingBits1.i_D0[27]
i_DB[28] => OnesComp:InvertingBits1.i_D0[28]
i_DB[29] => OnesComp:InvertingBits1.i_D0[29]
i_DB[30] => OnesComp:InvertingBits1.i_D0[30]
i_DB[31] => OnesComp:InvertingBits1.i_D0[31]
o_Sum[0] <= RippleAdder:RippleAdderTime.o_sum[0]
o_Sum[1] <= RippleAdder:RippleAdderTime.o_sum[1]
o_Sum[2] <= RippleAdder:RippleAdderTime.o_sum[2]
o_Sum[3] <= RippleAdder:RippleAdderTime.o_sum[3]
o_Sum[4] <= RippleAdder:RippleAdderTime.o_sum[4]
o_Sum[5] <= RippleAdder:RippleAdderTime.o_sum[5]
o_Sum[6] <= RippleAdder:RippleAdderTime.o_sum[6]
o_Sum[7] <= RippleAdder:RippleAdderTime.o_sum[7]
o_Sum[8] <= RippleAdder:RippleAdderTime.o_sum[8]
o_Sum[9] <= RippleAdder:RippleAdderTime.o_sum[9]
o_Sum[10] <= RippleAdder:RippleAdderTime.o_sum[10]
o_Sum[11] <= RippleAdder:RippleAdderTime.o_sum[11]
o_Sum[12] <= RippleAdder:RippleAdderTime.o_sum[12]
o_Sum[13] <= RippleAdder:RippleAdderTime.o_sum[13]
o_Sum[14] <= RippleAdder:RippleAdderTime.o_sum[14]
o_Sum[15] <= RippleAdder:RippleAdderTime.o_sum[15]
o_Sum[16] <= RippleAdder:RippleAdderTime.o_sum[16]
o_Sum[17] <= RippleAdder:RippleAdderTime.o_sum[17]
o_Sum[18] <= RippleAdder:RippleAdderTime.o_sum[18]
o_Sum[19] <= RippleAdder:RippleAdderTime.o_sum[19]
o_Sum[20] <= RippleAdder:RippleAdderTime.o_sum[20]
o_Sum[21] <= RippleAdder:RippleAdderTime.o_sum[21]
o_Sum[22] <= RippleAdder:RippleAdderTime.o_sum[22]
o_Sum[23] <= RippleAdder:RippleAdderTime.o_sum[23]
o_Sum[24] <= RippleAdder:RippleAdderTime.o_sum[24]
o_Sum[25] <= RippleAdder:RippleAdderTime.o_sum[25]
o_Sum[26] <= RippleAdder:RippleAdderTime.o_sum[26]
o_Sum[27] <= RippleAdder:RippleAdderTime.o_sum[27]
o_Sum[28] <= RippleAdder:RippleAdderTime.o_sum[28]
o_Sum[29] <= RippleAdder:RippleAdderTime.o_sum[29]
o_Sum[30] <= RippleAdder:RippleAdderTime.o_sum[30]
o_Sum[31] <= RippleAdder:RippleAdderTime.o_sum[31]
o_Carry <= RippleAdder:RippleAdderTime.o_Carry
o_Overflow <= RippleAdder:RippleAdderTime.o_Overflow


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1
i_D0[0] => invg:G_NBit_ONESCOMP:0:MUXI.i_A
i_D0[1] => invg:G_NBit_ONESCOMP:1:MUXI.i_A
i_D0[2] => invg:G_NBit_ONESCOMP:2:MUXI.i_A
i_D0[3] => invg:G_NBit_ONESCOMP:3:MUXI.i_A
i_D0[4] => invg:G_NBit_ONESCOMP:4:MUXI.i_A
i_D0[5] => invg:G_NBit_ONESCOMP:5:MUXI.i_A
i_D0[6] => invg:G_NBit_ONESCOMP:6:MUXI.i_A
i_D0[7] => invg:G_NBit_ONESCOMP:7:MUXI.i_A
i_D0[8] => invg:G_NBit_ONESCOMP:8:MUXI.i_A
i_D0[9] => invg:G_NBit_ONESCOMP:9:MUXI.i_A
i_D0[10] => invg:G_NBit_ONESCOMP:10:MUXI.i_A
i_D0[11] => invg:G_NBit_ONESCOMP:11:MUXI.i_A
i_D0[12] => invg:G_NBit_ONESCOMP:12:MUXI.i_A
i_D0[13] => invg:G_NBit_ONESCOMP:13:MUXI.i_A
i_D0[14] => invg:G_NBit_ONESCOMP:14:MUXI.i_A
i_D0[15] => invg:G_NBit_ONESCOMP:15:MUXI.i_A
i_D0[16] => invg:G_NBit_ONESCOMP:16:MUXI.i_A
i_D0[17] => invg:G_NBit_ONESCOMP:17:MUXI.i_A
i_D0[18] => invg:G_NBit_ONESCOMP:18:MUXI.i_A
i_D0[19] => invg:G_NBit_ONESCOMP:19:MUXI.i_A
i_D0[20] => invg:G_NBit_ONESCOMP:20:MUXI.i_A
i_D0[21] => invg:G_NBit_ONESCOMP:21:MUXI.i_A
i_D0[22] => invg:G_NBit_ONESCOMP:22:MUXI.i_A
i_D0[23] => invg:G_NBit_ONESCOMP:23:MUXI.i_A
i_D0[24] => invg:G_NBit_ONESCOMP:24:MUXI.i_A
i_D0[25] => invg:G_NBit_ONESCOMP:25:MUXI.i_A
i_D0[26] => invg:G_NBit_ONESCOMP:26:MUXI.i_A
i_D0[27] => invg:G_NBit_ONESCOMP:27:MUXI.i_A
i_D0[28] => invg:G_NBit_ONESCOMP:28:MUXI.i_A
i_D0[29] => invg:G_NBit_ONESCOMP:29:MUXI.i_A
i_D0[30] => invg:G_NBit_ONESCOMP:30:MUXI.i_A
i_D0[31] => invg:G_NBit_ONESCOMP:31:MUXI.i_A
o_O[0] <= invg:G_NBit_ONESCOMP:0:MUXI.o_F
o_O[1] <= invg:G_NBit_ONESCOMP:1:MUXI.o_F
o_O[2] <= invg:G_NBit_ONESCOMP:2:MUXI.o_F
o_O[3] <= invg:G_NBit_ONESCOMP:3:MUXI.o_F
o_O[4] <= invg:G_NBit_ONESCOMP:4:MUXI.o_F
o_O[5] <= invg:G_NBit_ONESCOMP:5:MUXI.o_F
o_O[6] <= invg:G_NBit_ONESCOMP:6:MUXI.o_F
o_O[7] <= invg:G_NBit_ONESCOMP:7:MUXI.o_F
o_O[8] <= invg:G_NBit_ONESCOMP:8:MUXI.o_F
o_O[9] <= invg:G_NBit_ONESCOMP:9:MUXI.o_F
o_O[10] <= invg:G_NBit_ONESCOMP:10:MUXI.o_F
o_O[11] <= invg:G_NBit_ONESCOMP:11:MUXI.o_F
o_O[12] <= invg:G_NBit_ONESCOMP:12:MUXI.o_F
o_O[13] <= invg:G_NBit_ONESCOMP:13:MUXI.o_F
o_O[14] <= invg:G_NBit_ONESCOMP:14:MUXI.o_F
o_O[15] <= invg:G_NBit_ONESCOMP:15:MUXI.o_F
o_O[16] <= invg:G_NBit_ONESCOMP:16:MUXI.o_F
o_O[17] <= invg:G_NBit_ONESCOMP:17:MUXI.o_F
o_O[18] <= invg:G_NBit_ONESCOMP:18:MUXI.o_F
o_O[19] <= invg:G_NBit_ONESCOMP:19:MUXI.o_F
o_O[20] <= invg:G_NBit_ONESCOMP:20:MUXI.o_F
o_O[21] <= invg:G_NBit_ONESCOMP:21:MUXI.o_F
o_O[22] <= invg:G_NBit_ONESCOMP:22:MUXI.o_F
o_O[23] <= invg:G_NBit_ONESCOMP:23:MUXI.o_F
o_O[24] <= invg:G_NBit_ONESCOMP:24:MUXI.o_F
o_O[25] <= invg:G_NBit_ONESCOMP:25:MUXI.o_F
o_O[26] <= invg:G_NBit_ONESCOMP:26:MUXI.o_F
o_O[27] <= invg:G_NBit_ONESCOMP:27:MUXI.o_F
o_O[28] <= invg:G_NBit_ONESCOMP:28:MUXI.o_F
o_O[29] <= invg:G_NBit_ONESCOMP:29:MUXI.o_F
o_O[30] <= invg:G_NBit_ONESCOMP:30:MUXI.o_F
o_O[31] <= invg:G_NBit_ONESCOMP:31:MUXI.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|OnesComp:InvertingBits1|invg:\G_NBit_ONESCOMP:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime
i_DA[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DA
i_DA[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DA
i_DA[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DA
i_DA[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DA
i_DA[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DA
i_DA[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DA
i_DA[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DA
i_DA[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DA
i_DA[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DA
i_DA[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DA
i_DA[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DA
i_DA[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DA
i_DA[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DA
i_DA[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DA
i_DA[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DA
i_DA[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DA
i_DA[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DA
i_DA[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DA
i_DA[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DA
i_DA[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DA
i_DA[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DA
i_DA[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DA
i_DA[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DA
i_DA[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DA
i_DA[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DA
i_DA[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DA
i_DA[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DA
i_DA[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DA
i_DA[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DA
i_DA[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DA
i_DA[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DA
i_DA[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DA
i_DB[0] => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_DB
i_DB[1] => FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.i_DB
i_DB[2] => FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.i_DB
i_DB[3] => FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.i_DB
i_DB[4] => FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.i_DB
i_DB[5] => FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.i_DB
i_DB[6] => FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.i_DB
i_DB[7] => FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.i_DB
i_DB[8] => FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.i_DB
i_DB[9] => FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.i_DB
i_DB[10] => FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.i_DB
i_DB[11] => FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.i_DB
i_DB[12] => FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.i_DB
i_DB[13] => FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.i_DB
i_DB[14] => FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.i_DB
i_DB[15] => FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.i_DB
i_DB[16] => FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.i_DB
i_DB[17] => FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.i_DB
i_DB[18] => FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.i_DB
i_DB[19] => FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.i_DB
i_DB[20] => FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.i_DB
i_DB[21] => FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.i_DB
i_DB[22] => FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.i_DB
i_DB[23] => FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.i_DB
i_DB[24] => FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.i_DB
i_DB[25] => FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.i_DB
i_DB[26] => FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.i_DB
i_DB[27] => FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.i_DB
i_DB[28] => FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.i_DB
i_DB[29] => FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.i_DB
i_DB[30] => FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.i_DB
i_DB[31] => FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.i_DB
i_Carry => FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.i_Carry
o_Carry <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_Carry
o_Overflow <= xorg2:xor1.o_F
o_Sum[0] <= FullAdder:G_NBit_Adder_1:0:AddingfirstAdder.o_sum
o_Sum[1] <= FullAdder:G_NBit_Adder_1:1:AddingfirstAdder.o_sum
o_Sum[2] <= FullAdder:G_NBit_Adder_1:2:AddingfirstAdder.o_sum
o_Sum[3] <= FullAdder:G_NBit_Adder_1:3:AddingfirstAdder.o_sum
o_Sum[4] <= FullAdder:G_NBit_Adder_1:4:AddingfirstAdder.o_sum
o_Sum[5] <= FullAdder:G_NBit_Adder_1:5:AddingfirstAdder.o_sum
o_Sum[6] <= FullAdder:G_NBit_Adder_1:6:AddingfirstAdder.o_sum
o_Sum[7] <= FullAdder:G_NBit_Adder_1:7:AddingfirstAdder.o_sum
o_Sum[8] <= FullAdder:G_NBit_Adder_1:8:AddingfirstAdder.o_sum
o_Sum[9] <= FullAdder:G_NBit_Adder_1:9:AddingfirstAdder.o_sum
o_Sum[10] <= FullAdder:G_NBit_Adder_1:10:AddingfirstAdder.o_sum
o_Sum[11] <= FullAdder:G_NBit_Adder_1:11:AddingfirstAdder.o_sum
o_Sum[12] <= FullAdder:G_NBit_Adder_1:12:AddingfirstAdder.o_sum
o_Sum[13] <= FullAdder:G_NBit_Adder_1:13:AddingfirstAdder.o_sum
o_Sum[14] <= FullAdder:G_NBit_Adder_1:14:AddingfirstAdder.o_sum
o_Sum[15] <= FullAdder:G_NBit_Adder_1:15:AddingfirstAdder.o_sum
o_Sum[16] <= FullAdder:G_NBit_Adder_1:16:AddingfirstAdder.o_sum
o_Sum[17] <= FullAdder:G_NBit_Adder_1:17:AddingfirstAdder.o_sum
o_Sum[18] <= FullAdder:G_NBit_Adder_1:18:AddingfirstAdder.o_sum
o_Sum[19] <= FullAdder:G_NBit_Adder_1:19:AddingfirstAdder.o_sum
o_Sum[20] <= FullAdder:G_NBit_Adder_1:20:AddingfirstAdder.o_sum
o_Sum[21] <= FullAdder:G_NBit_Adder_1:21:AddingfirstAdder.o_sum
o_Sum[22] <= FullAdder:G_NBit_Adder_1:22:AddingfirstAdder.o_sum
o_Sum[23] <= FullAdder:G_NBit_Adder_1:23:AddingfirstAdder.o_sum
o_Sum[24] <= FullAdder:G_NBit_Adder_1:24:AddingfirstAdder.o_sum
o_Sum[25] <= FullAdder:G_NBit_Adder_1:25:AddingfirstAdder.o_sum
o_Sum[26] <= FullAdder:G_NBit_Adder_1:26:AddingfirstAdder.o_sum
o_Sum[27] <= FullAdder:G_NBit_Adder_1:27:AddingfirstAdder.o_sum
o_Sum[28] <= FullAdder:G_NBit_Adder_1:28:AddingfirstAdder.o_sum
o_Sum[29] <= FullAdder:G_NBit_Adder_1:29:AddingfirstAdder.o_sum
o_Sum[30] <= FullAdder:G_NBit_Adder_1:30:AddingfirstAdder.o_sum
o_Sum[31] <= FullAdder:G_NBit_Adder_1:31:AddingfirstAdder.o_sum


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:0:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:1:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:2:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:3:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:4:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:5:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:6:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:7:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:8:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:9:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:10:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:11:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:12:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:13:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:14:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:15:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:16:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:17:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:18:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:19:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:20:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:21:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:22:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:23:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:24:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:25:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:26:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:27:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:28:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:29:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:30:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder
i_DA => xorg2:Part1.i_A
i_DA => andg2:and1.i_A
i_DB => xorg2:Part1.i_B
i_DB => andg2:and1.i_B
i_Carry => xorg2:xor2.i_B
i_Carry => andg2:and2.i_A
o_Carry <= org2:or1.o_F
o_Sum <= xorg2:xor2.o_F


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:Part1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|FullAdder:\G_NBit_Adder_1:31:AddingfirstAdder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|subuIns:subuInst|RippleAdder:RippleAdderTime|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|andImmIns:andImmInst
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_Imm[0] => o_F.IN1
i_Imm[1] => o_F.IN1
i_Imm[2] => o_F.IN1
i_Imm[3] => o_F.IN1
i_Imm[4] => o_F.IN1
i_Imm[5] => o_F.IN1
i_Imm[6] => o_F.IN1
i_Imm[7] => o_F.IN1
i_Imm[8] => o_F.IN1
i_Imm[9] => o_F.IN1
i_Imm[10] => o_F.IN1
i_Imm[11] => o_F.IN1
i_Imm[12] => o_F.IN1
i_Imm[13] => o_F.IN1
i_Imm[14] => o_F.IN1
i_Imm[15] => o_F.IN1
i_Imm[16] => o_F.IN1
i_Imm[17] => o_F.IN1
i_Imm[18] => o_F.IN1
i_Imm[19] => o_F.IN1
i_Imm[20] => o_F.IN1
i_Imm[21] => o_F.IN1
i_Imm[22] => o_F.IN1
i_Imm[23] => o_F.IN1
i_Imm[24] => o_F.IN1
i_Imm[25] => o_F.IN1
i_Imm[26] => o_F.IN1
i_Imm[27] => o_F.IN1
i_Imm[28] => o_F.IN1
i_Imm[29] => o_F.IN1
i_Imm[30] => o_F.IN1
i_Imm[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|ALUMux:ALUMulti
i_S[0] => Mux0.IN7
i_S[0] => Mux1.IN7
i_S[0] => Mux2.IN7
i_S[0] => Mux3.IN7
i_S[0] => Mux4.IN7
i_S[0] => Mux5.IN7
i_S[0] => Mux6.IN7
i_S[0] => Mux7.IN7
i_S[0] => Mux8.IN7
i_S[0] => Mux9.IN7
i_S[0] => Mux10.IN7
i_S[0] => Mux11.IN7
i_S[0] => Mux12.IN7
i_S[0] => Mux13.IN7
i_S[0] => Mux14.IN7
i_S[0] => Mux15.IN7
i_S[0] => Mux16.IN7
i_S[0] => Mux17.IN7
i_S[0] => Mux18.IN7
i_S[0] => Mux19.IN7
i_S[0] => Mux20.IN7
i_S[0] => Mux21.IN7
i_S[0] => Mux22.IN7
i_S[0] => Mux23.IN7
i_S[0] => Mux24.IN7
i_S[0] => Mux25.IN7
i_S[0] => Mux26.IN7
i_S[0] => Mux27.IN7
i_S[0] => Mux28.IN7
i_S[0] => Mux29.IN7
i_S[0] => Mux30.IN7
i_S[0] => Mux31.IN7
i_S[1] => Mux0.IN6
i_S[1] => Mux1.IN6
i_S[1] => Mux2.IN6
i_S[1] => Mux3.IN6
i_S[1] => Mux4.IN6
i_S[1] => Mux5.IN6
i_S[1] => Mux6.IN6
i_S[1] => Mux7.IN6
i_S[1] => Mux8.IN6
i_S[1] => Mux9.IN6
i_S[1] => Mux10.IN6
i_S[1] => Mux11.IN6
i_S[1] => Mux12.IN6
i_S[1] => Mux13.IN6
i_S[1] => Mux14.IN6
i_S[1] => Mux15.IN6
i_S[1] => Mux16.IN6
i_S[1] => Mux17.IN6
i_S[1] => Mux18.IN6
i_S[1] => Mux19.IN6
i_S[1] => Mux20.IN6
i_S[1] => Mux21.IN6
i_S[1] => Mux22.IN6
i_S[1] => Mux23.IN6
i_S[1] => Mux24.IN6
i_S[1] => Mux25.IN6
i_S[1] => Mux26.IN6
i_S[1] => Mux27.IN6
i_S[1] => Mux28.IN6
i_S[1] => Mux29.IN6
i_S[1] => Mux30.IN6
i_S[1] => Mux31.IN6
i_S[2] => Mux0.IN5
i_S[2] => Mux1.IN5
i_S[2] => Mux2.IN5
i_S[2] => Mux3.IN5
i_S[2] => Mux4.IN5
i_S[2] => Mux5.IN5
i_S[2] => Mux6.IN5
i_S[2] => Mux7.IN5
i_S[2] => Mux8.IN5
i_S[2] => Mux9.IN5
i_S[2] => Mux10.IN5
i_S[2] => Mux11.IN5
i_S[2] => Mux12.IN5
i_S[2] => Mux13.IN5
i_S[2] => Mux14.IN5
i_S[2] => Mux15.IN5
i_S[2] => Mux16.IN5
i_S[2] => Mux17.IN5
i_S[2] => Mux18.IN5
i_S[2] => Mux19.IN5
i_S[2] => Mux20.IN5
i_S[2] => Mux21.IN5
i_S[2] => Mux22.IN5
i_S[2] => Mux23.IN5
i_S[2] => Mux24.IN5
i_S[2] => Mux25.IN5
i_S[2] => Mux26.IN5
i_S[2] => Mux27.IN5
i_S[2] => Mux28.IN5
i_S[2] => Mux29.IN5
i_S[2] => Mux30.IN5
i_S[2] => Mux31.IN5
i_S[3] => Mux0.IN4
i_S[3] => Mux1.IN4
i_S[3] => Mux2.IN4
i_S[3] => Mux3.IN4
i_S[3] => Mux4.IN4
i_S[3] => Mux5.IN4
i_S[3] => Mux6.IN4
i_S[3] => Mux7.IN4
i_S[3] => Mux8.IN4
i_S[3] => Mux9.IN4
i_S[3] => Mux10.IN4
i_S[3] => Mux11.IN4
i_S[3] => Mux12.IN4
i_S[3] => Mux13.IN4
i_S[3] => Mux14.IN4
i_S[3] => Mux15.IN4
i_S[3] => Mux16.IN4
i_S[3] => Mux17.IN4
i_S[3] => Mux18.IN4
i_S[3] => Mux19.IN4
i_S[3] => Mux20.IN4
i_S[3] => Mux21.IN4
i_S[3] => Mux22.IN4
i_S[3] => Mux23.IN4
i_S[3] => Mux24.IN4
i_S[3] => Mux25.IN4
i_S[3] => Mux26.IN4
i_S[3] => Mux27.IN4
i_S[3] => Mux28.IN4
i_S[3] => Mux29.IN4
i_S[3] => Mux30.IN4
i_S[3] => Mux31.IN4
i_S[4] => Mux0.IN3
i_S[4] => Mux1.IN3
i_S[4] => Mux2.IN3
i_S[4] => Mux3.IN3
i_S[4] => Mux4.IN3
i_S[4] => Mux5.IN3
i_S[4] => Mux6.IN3
i_S[4] => Mux7.IN3
i_S[4] => Mux8.IN3
i_S[4] => Mux9.IN3
i_S[4] => Mux10.IN3
i_S[4] => Mux11.IN3
i_S[4] => Mux12.IN3
i_S[4] => Mux13.IN3
i_S[4] => Mux14.IN3
i_S[4] => Mux15.IN3
i_S[4] => Mux16.IN3
i_S[4] => Mux17.IN3
i_S[4] => Mux18.IN3
i_S[4] => Mux19.IN3
i_S[4] => Mux20.IN3
i_S[4] => Mux21.IN3
i_S[4] => Mux22.IN3
i_S[4] => Mux23.IN3
i_S[4] => Mux24.IN3
i_S[4] => Mux25.IN3
i_S[4] => Mux26.IN3
i_S[4] => Mux27.IN3
i_S[4] => Mux28.IN3
i_S[4] => Mux29.IN3
i_S[4] => Mux30.IN3
i_S[4] => Mux31.IN3
iD0[0][0] => Mux31.IN36
iD0[0][1] => Mux30.IN36
iD0[0][2] => Mux29.IN36
iD0[0][3] => Mux28.IN36
iD0[0][4] => Mux27.IN36
iD0[0][5] => Mux26.IN36
iD0[0][6] => Mux25.IN36
iD0[0][7] => Mux24.IN36
iD0[0][8] => Mux23.IN36
iD0[0][9] => Mux22.IN36
iD0[0][10] => Mux21.IN36
iD0[0][11] => Mux20.IN36
iD0[0][12] => Mux19.IN36
iD0[0][13] => Mux18.IN36
iD0[0][14] => Mux17.IN36
iD0[0][15] => Mux16.IN36
iD0[0][16] => Mux15.IN36
iD0[0][17] => Mux14.IN36
iD0[0][18] => Mux13.IN36
iD0[0][19] => Mux12.IN36
iD0[0][20] => Mux11.IN36
iD0[0][21] => Mux10.IN36
iD0[0][22] => Mux9.IN36
iD0[0][23] => Mux8.IN36
iD0[0][24] => Mux7.IN36
iD0[0][25] => Mux6.IN36
iD0[0][26] => Mux5.IN36
iD0[0][27] => Mux4.IN36
iD0[0][28] => Mux3.IN36
iD0[0][29] => Mux2.IN36
iD0[0][30] => Mux1.IN36
iD0[0][31] => Mux0.IN36
iD0[1][0] => Mux31.IN35
iD0[1][1] => Mux30.IN35
iD0[1][2] => Mux29.IN35
iD0[1][3] => Mux28.IN35
iD0[1][4] => Mux27.IN35
iD0[1][5] => Mux26.IN35
iD0[1][6] => Mux25.IN35
iD0[1][7] => Mux24.IN35
iD0[1][8] => Mux23.IN35
iD0[1][9] => Mux22.IN35
iD0[1][10] => Mux21.IN35
iD0[1][11] => Mux20.IN35
iD0[1][12] => Mux19.IN35
iD0[1][13] => Mux18.IN35
iD0[1][14] => Mux17.IN35
iD0[1][15] => Mux16.IN35
iD0[1][16] => Mux15.IN35
iD0[1][17] => Mux14.IN35
iD0[1][18] => Mux13.IN35
iD0[1][19] => Mux12.IN35
iD0[1][20] => Mux11.IN35
iD0[1][21] => Mux10.IN35
iD0[1][22] => Mux9.IN35
iD0[1][23] => Mux8.IN35
iD0[1][24] => Mux7.IN35
iD0[1][25] => Mux6.IN35
iD0[1][26] => Mux5.IN35
iD0[1][27] => Mux4.IN35
iD0[1][28] => Mux3.IN35
iD0[1][29] => Mux2.IN35
iD0[1][30] => Mux1.IN35
iD0[1][31] => Mux0.IN35
iD0[2][0] => Mux31.IN34
iD0[2][1] => Mux30.IN34
iD0[2][2] => Mux29.IN34
iD0[2][3] => Mux28.IN34
iD0[2][4] => Mux27.IN34
iD0[2][5] => Mux26.IN34
iD0[2][6] => Mux25.IN34
iD0[2][7] => Mux24.IN34
iD0[2][8] => Mux23.IN34
iD0[2][9] => Mux22.IN34
iD0[2][10] => Mux21.IN34
iD0[2][11] => Mux20.IN34
iD0[2][12] => Mux19.IN34
iD0[2][13] => Mux18.IN34
iD0[2][14] => Mux17.IN34
iD0[2][15] => Mux16.IN34
iD0[2][16] => Mux15.IN34
iD0[2][17] => Mux14.IN34
iD0[2][18] => Mux13.IN34
iD0[2][19] => Mux12.IN34
iD0[2][20] => Mux11.IN34
iD0[2][21] => Mux10.IN34
iD0[2][22] => Mux9.IN34
iD0[2][23] => Mux8.IN34
iD0[2][24] => Mux7.IN34
iD0[2][25] => Mux6.IN34
iD0[2][26] => Mux5.IN34
iD0[2][27] => Mux4.IN34
iD0[2][28] => Mux3.IN34
iD0[2][29] => Mux2.IN34
iD0[2][30] => Mux1.IN34
iD0[2][31] => Mux0.IN34
iD0[3][0] => Mux31.IN33
iD0[3][1] => Mux30.IN33
iD0[3][2] => Mux29.IN33
iD0[3][3] => Mux28.IN33
iD0[3][4] => Mux27.IN33
iD0[3][5] => Mux26.IN33
iD0[3][6] => Mux25.IN33
iD0[3][7] => Mux24.IN33
iD0[3][8] => Mux23.IN33
iD0[3][9] => Mux22.IN33
iD0[3][10] => Mux21.IN33
iD0[3][11] => Mux20.IN33
iD0[3][12] => Mux19.IN33
iD0[3][13] => Mux18.IN33
iD0[3][14] => Mux17.IN33
iD0[3][15] => Mux16.IN33
iD0[3][16] => Mux15.IN33
iD0[3][17] => Mux14.IN33
iD0[3][18] => Mux13.IN33
iD0[3][19] => Mux12.IN33
iD0[3][20] => Mux11.IN33
iD0[3][21] => Mux10.IN33
iD0[3][22] => Mux9.IN33
iD0[3][23] => Mux8.IN33
iD0[3][24] => Mux7.IN33
iD0[3][25] => Mux6.IN33
iD0[3][26] => Mux5.IN33
iD0[3][27] => Mux4.IN33
iD0[3][28] => Mux3.IN33
iD0[3][29] => Mux2.IN33
iD0[3][30] => Mux1.IN33
iD0[3][31] => Mux0.IN33
iD0[4][0] => Mux31.IN32
iD0[4][1] => Mux30.IN32
iD0[4][2] => Mux29.IN32
iD0[4][3] => Mux28.IN32
iD0[4][4] => Mux27.IN32
iD0[4][5] => Mux26.IN32
iD0[4][6] => Mux25.IN32
iD0[4][7] => Mux24.IN32
iD0[4][8] => Mux23.IN32
iD0[4][9] => Mux22.IN32
iD0[4][10] => Mux21.IN32
iD0[4][11] => Mux20.IN32
iD0[4][12] => Mux19.IN32
iD0[4][13] => Mux18.IN32
iD0[4][14] => Mux17.IN32
iD0[4][15] => Mux16.IN32
iD0[4][16] => Mux15.IN32
iD0[4][17] => Mux14.IN32
iD0[4][18] => Mux13.IN32
iD0[4][19] => Mux12.IN32
iD0[4][20] => Mux11.IN32
iD0[4][21] => Mux10.IN32
iD0[4][22] => Mux9.IN32
iD0[4][23] => Mux8.IN32
iD0[4][24] => Mux7.IN32
iD0[4][25] => Mux6.IN32
iD0[4][26] => Mux5.IN32
iD0[4][27] => Mux4.IN32
iD0[4][28] => Mux3.IN32
iD0[4][29] => Mux2.IN32
iD0[4][30] => Mux1.IN32
iD0[4][31] => Mux0.IN32
iD0[5][0] => Mux31.IN31
iD0[5][1] => Mux30.IN31
iD0[5][2] => Mux29.IN31
iD0[5][3] => Mux28.IN31
iD0[5][4] => Mux27.IN31
iD0[5][5] => Mux26.IN31
iD0[5][6] => Mux25.IN31
iD0[5][7] => Mux24.IN31
iD0[5][8] => Mux23.IN31
iD0[5][9] => Mux22.IN31
iD0[5][10] => Mux21.IN31
iD0[5][11] => Mux20.IN31
iD0[5][12] => Mux19.IN31
iD0[5][13] => Mux18.IN31
iD0[5][14] => Mux17.IN31
iD0[5][15] => Mux16.IN31
iD0[5][16] => Mux15.IN31
iD0[5][17] => Mux14.IN31
iD0[5][18] => Mux13.IN31
iD0[5][19] => Mux12.IN31
iD0[5][20] => Mux11.IN31
iD0[5][21] => Mux10.IN31
iD0[5][22] => Mux9.IN31
iD0[5][23] => Mux8.IN31
iD0[5][24] => Mux7.IN31
iD0[5][25] => Mux6.IN31
iD0[5][26] => Mux5.IN31
iD0[5][27] => Mux4.IN31
iD0[5][28] => Mux3.IN31
iD0[5][29] => Mux2.IN31
iD0[5][30] => Mux1.IN31
iD0[5][31] => Mux0.IN31
iD0[6][0] => Mux31.IN30
iD0[6][1] => Mux30.IN30
iD0[6][2] => Mux29.IN30
iD0[6][3] => Mux28.IN30
iD0[6][4] => Mux27.IN30
iD0[6][5] => Mux26.IN30
iD0[6][6] => Mux25.IN30
iD0[6][7] => Mux24.IN30
iD0[6][8] => Mux23.IN30
iD0[6][9] => Mux22.IN30
iD0[6][10] => Mux21.IN30
iD0[6][11] => Mux20.IN30
iD0[6][12] => Mux19.IN30
iD0[6][13] => Mux18.IN30
iD0[6][14] => Mux17.IN30
iD0[6][15] => Mux16.IN30
iD0[6][16] => Mux15.IN30
iD0[6][17] => Mux14.IN30
iD0[6][18] => Mux13.IN30
iD0[6][19] => Mux12.IN30
iD0[6][20] => Mux11.IN30
iD0[6][21] => Mux10.IN30
iD0[6][22] => Mux9.IN30
iD0[6][23] => Mux8.IN30
iD0[6][24] => Mux7.IN30
iD0[6][25] => Mux6.IN30
iD0[6][26] => Mux5.IN30
iD0[6][27] => Mux4.IN30
iD0[6][28] => Mux3.IN30
iD0[6][29] => Mux2.IN30
iD0[6][30] => Mux1.IN30
iD0[6][31] => Mux0.IN30
iD0[7][0] => Mux31.IN29
iD0[7][1] => Mux30.IN29
iD0[7][2] => Mux29.IN29
iD0[7][3] => Mux28.IN29
iD0[7][4] => Mux27.IN29
iD0[7][5] => Mux26.IN29
iD0[7][6] => Mux25.IN29
iD0[7][7] => Mux24.IN29
iD0[7][8] => Mux23.IN29
iD0[7][9] => Mux22.IN29
iD0[7][10] => Mux21.IN29
iD0[7][11] => Mux20.IN29
iD0[7][12] => Mux19.IN29
iD0[7][13] => Mux18.IN29
iD0[7][14] => Mux17.IN29
iD0[7][15] => Mux16.IN29
iD0[7][16] => Mux15.IN29
iD0[7][17] => Mux14.IN29
iD0[7][18] => Mux13.IN29
iD0[7][19] => Mux12.IN29
iD0[7][20] => Mux11.IN29
iD0[7][21] => Mux10.IN29
iD0[7][22] => Mux9.IN29
iD0[7][23] => Mux8.IN29
iD0[7][24] => Mux7.IN29
iD0[7][25] => Mux6.IN29
iD0[7][26] => Mux5.IN29
iD0[7][27] => Mux4.IN29
iD0[7][28] => Mux3.IN29
iD0[7][29] => Mux2.IN29
iD0[7][30] => Mux1.IN29
iD0[7][31] => Mux0.IN29
iD0[8][0] => Mux31.IN28
iD0[8][1] => Mux30.IN28
iD0[8][2] => Mux29.IN28
iD0[8][3] => Mux28.IN28
iD0[8][4] => Mux27.IN28
iD0[8][5] => Mux26.IN28
iD0[8][6] => Mux25.IN28
iD0[8][7] => Mux24.IN28
iD0[8][8] => Mux23.IN28
iD0[8][9] => Mux22.IN28
iD0[8][10] => Mux21.IN28
iD0[8][11] => Mux20.IN28
iD0[8][12] => Mux19.IN28
iD0[8][13] => Mux18.IN28
iD0[8][14] => Mux17.IN28
iD0[8][15] => Mux16.IN28
iD0[8][16] => Mux15.IN28
iD0[8][17] => Mux14.IN28
iD0[8][18] => Mux13.IN28
iD0[8][19] => Mux12.IN28
iD0[8][20] => Mux11.IN28
iD0[8][21] => Mux10.IN28
iD0[8][22] => Mux9.IN28
iD0[8][23] => Mux8.IN28
iD0[8][24] => Mux7.IN28
iD0[8][25] => Mux6.IN28
iD0[8][26] => Mux5.IN28
iD0[8][27] => Mux4.IN28
iD0[8][28] => Mux3.IN28
iD0[8][29] => Mux2.IN28
iD0[8][30] => Mux1.IN28
iD0[8][31] => Mux0.IN28
iD0[9][0] => Mux31.IN27
iD0[9][1] => Mux30.IN27
iD0[9][2] => Mux29.IN27
iD0[9][3] => Mux28.IN27
iD0[9][4] => Mux27.IN27
iD0[9][5] => Mux26.IN27
iD0[9][6] => Mux25.IN27
iD0[9][7] => Mux24.IN27
iD0[9][8] => Mux23.IN27
iD0[9][9] => Mux22.IN27
iD0[9][10] => Mux21.IN27
iD0[9][11] => Mux20.IN27
iD0[9][12] => Mux19.IN27
iD0[9][13] => Mux18.IN27
iD0[9][14] => Mux17.IN27
iD0[9][15] => Mux16.IN27
iD0[9][16] => Mux15.IN27
iD0[9][17] => Mux14.IN27
iD0[9][18] => Mux13.IN27
iD0[9][19] => Mux12.IN27
iD0[9][20] => Mux11.IN27
iD0[9][21] => Mux10.IN27
iD0[9][22] => Mux9.IN27
iD0[9][23] => Mux8.IN27
iD0[9][24] => Mux7.IN27
iD0[9][25] => Mux6.IN27
iD0[9][26] => Mux5.IN27
iD0[9][27] => Mux4.IN27
iD0[9][28] => Mux3.IN27
iD0[9][29] => Mux2.IN27
iD0[9][30] => Mux1.IN27
iD0[9][31] => Mux0.IN27
iD0[10][0] => Mux31.IN26
iD0[10][1] => Mux30.IN26
iD0[10][2] => Mux29.IN26
iD0[10][3] => Mux28.IN26
iD0[10][4] => Mux27.IN26
iD0[10][5] => Mux26.IN26
iD0[10][6] => Mux25.IN26
iD0[10][7] => Mux24.IN26
iD0[10][8] => Mux23.IN26
iD0[10][9] => Mux22.IN26
iD0[10][10] => Mux21.IN26
iD0[10][11] => Mux20.IN26
iD0[10][12] => Mux19.IN26
iD0[10][13] => Mux18.IN26
iD0[10][14] => Mux17.IN26
iD0[10][15] => Mux16.IN26
iD0[10][16] => Mux15.IN26
iD0[10][17] => Mux14.IN26
iD0[10][18] => Mux13.IN26
iD0[10][19] => Mux12.IN26
iD0[10][20] => Mux11.IN26
iD0[10][21] => Mux10.IN26
iD0[10][22] => Mux9.IN26
iD0[10][23] => Mux8.IN26
iD0[10][24] => Mux7.IN26
iD0[10][25] => Mux6.IN26
iD0[10][26] => Mux5.IN26
iD0[10][27] => Mux4.IN26
iD0[10][28] => Mux3.IN26
iD0[10][29] => Mux2.IN26
iD0[10][30] => Mux1.IN26
iD0[10][31] => Mux0.IN26
iD0[11][0] => Mux31.IN25
iD0[11][1] => Mux30.IN25
iD0[11][2] => Mux29.IN25
iD0[11][3] => Mux28.IN25
iD0[11][4] => Mux27.IN25
iD0[11][5] => Mux26.IN25
iD0[11][6] => Mux25.IN25
iD0[11][7] => Mux24.IN25
iD0[11][8] => Mux23.IN25
iD0[11][9] => Mux22.IN25
iD0[11][10] => Mux21.IN25
iD0[11][11] => Mux20.IN25
iD0[11][12] => Mux19.IN25
iD0[11][13] => Mux18.IN25
iD0[11][14] => Mux17.IN25
iD0[11][15] => Mux16.IN25
iD0[11][16] => Mux15.IN25
iD0[11][17] => Mux14.IN25
iD0[11][18] => Mux13.IN25
iD0[11][19] => Mux12.IN25
iD0[11][20] => Mux11.IN25
iD0[11][21] => Mux10.IN25
iD0[11][22] => Mux9.IN25
iD0[11][23] => Mux8.IN25
iD0[11][24] => Mux7.IN25
iD0[11][25] => Mux6.IN25
iD0[11][26] => Mux5.IN25
iD0[11][27] => Mux4.IN25
iD0[11][28] => Mux3.IN25
iD0[11][29] => Mux2.IN25
iD0[11][30] => Mux1.IN25
iD0[11][31] => Mux0.IN25
iD0[12][0] => Mux31.IN24
iD0[12][1] => Mux30.IN24
iD0[12][2] => Mux29.IN24
iD0[12][3] => Mux28.IN24
iD0[12][4] => Mux27.IN24
iD0[12][5] => Mux26.IN24
iD0[12][6] => Mux25.IN24
iD0[12][7] => Mux24.IN24
iD0[12][8] => Mux23.IN24
iD0[12][9] => Mux22.IN24
iD0[12][10] => Mux21.IN24
iD0[12][11] => Mux20.IN24
iD0[12][12] => Mux19.IN24
iD0[12][13] => Mux18.IN24
iD0[12][14] => Mux17.IN24
iD0[12][15] => Mux16.IN24
iD0[12][16] => Mux15.IN24
iD0[12][17] => Mux14.IN24
iD0[12][18] => Mux13.IN24
iD0[12][19] => Mux12.IN24
iD0[12][20] => Mux11.IN24
iD0[12][21] => Mux10.IN24
iD0[12][22] => Mux9.IN24
iD0[12][23] => Mux8.IN24
iD0[12][24] => Mux7.IN24
iD0[12][25] => Mux6.IN24
iD0[12][26] => Mux5.IN24
iD0[12][27] => Mux4.IN24
iD0[12][28] => Mux3.IN24
iD0[12][29] => Mux2.IN24
iD0[12][30] => Mux1.IN24
iD0[12][31] => Mux0.IN24
iD0[13][0] => Mux31.IN23
iD0[13][1] => Mux30.IN23
iD0[13][2] => Mux29.IN23
iD0[13][3] => Mux28.IN23
iD0[13][4] => Mux27.IN23
iD0[13][5] => Mux26.IN23
iD0[13][6] => Mux25.IN23
iD0[13][7] => Mux24.IN23
iD0[13][8] => Mux23.IN23
iD0[13][9] => Mux22.IN23
iD0[13][10] => Mux21.IN23
iD0[13][11] => Mux20.IN23
iD0[13][12] => Mux19.IN23
iD0[13][13] => Mux18.IN23
iD0[13][14] => Mux17.IN23
iD0[13][15] => Mux16.IN23
iD0[13][16] => Mux15.IN23
iD0[13][17] => Mux14.IN23
iD0[13][18] => Mux13.IN23
iD0[13][19] => Mux12.IN23
iD0[13][20] => Mux11.IN23
iD0[13][21] => Mux10.IN23
iD0[13][22] => Mux9.IN23
iD0[13][23] => Mux8.IN23
iD0[13][24] => Mux7.IN23
iD0[13][25] => Mux6.IN23
iD0[13][26] => Mux5.IN23
iD0[13][27] => Mux4.IN23
iD0[13][28] => Mux3.IN23
iD0[13][29] => Mux2.IN23
iD0[13][30] => Mux1.IN23
iD0[13][31] => Mux0.IN23
iD0[14][0] => Mux31.IN22
iD0[14][1] => Mux30.IN22
iD0[14][2] => Mux29.IN22
iD0[14][3] => Mux28.IN22
iD0[14][4] => Mux27.IN22
iD0[14][5] => Mux26.IN22
iD0[14][6] => Mux25.IN22
iD0[14][7] => Mux24.IN22
iD0[14][8] => Mux23.IN22
iD0[14][9] => Mux22.IN22
iD0[14][10] => Mux21.IN22
iD0[14][11] => Mux20.IN22
iD0[14][12] => Mux19.IN22
iD0[14][13] => Mux18.IN22
iD0[14][14] => Mux17.IN22
iD0[14][15] => Mux16.IN22
iD0[14][16] => Mux15.IN22
iD0[14][17] => Mux14.IN22
iD0[14][18] => Mux13.IN22
iD0[14][19] => Mux12.IN22
iD0[14][20] => Mux11.IN22
iD0[14][21] => Mux10.IN22
iD0[14][22] => Mux9.IN22
iD0[14][23] => Mux8.IN22
iD0[14][24] => Mux7.IN22
iD0[14][25] => Mux6.IN22
iD0[14][26] => Mux5.IN22
iD0[14][27] => Mux4.IN22
iD0[14][28] => Mux3.IN22
iD0[14][29] => Mux2.IN22
iD0[14][30] => Mux1.IN22
iD0[14][31] => Mux0.IN22
iD0[15][0] => Mux31.IN21
iD0[15][1] => Mux30.IN21
iD0[15][2] => Mux29.IN21
iD0[15][3] => Mux28.IN21
iD0[15][4] => Mux27.IN21
iD0[15][5] => Mux26.IN21
iD0[15][6] => Mux25.IN21
iD0[15][7] => Mux24.IN21
iD0[15][8] => Mux23.IN21
iD0[15][9] => Mux22.IN21
iD0[15][10] => Mux21.IN21
iD0[15][11] => Mux20.IN21
iD0[15][12] => Mux19.IN21
iD0[15][13] => Mux18.IN21
iD0[15][14] => Mux17.IN21
iD0[15][15] => Mux16.IN21
iD0[15][16] => Mux15.IN21
iD0[15][17] => Mux14.IN21
iD0[15][18] => Mux13.IN21
iD0[15][19] => Mux12.IN21
iD0[15][20] => Mux11.IN21
iD0[15][21] => Mux10.IN21
iD0[15][22] => Mux9.IN21
iD0[15][23] => Mux8.IN21
iD0[15][24] => Mux7.IN21
iD0[15][25] => Mux6.IN21
iD0[15][26] => Mux5.IN21
iD0[15][27] => Mux4.IN21
iD0[15][28] => Mux3.IN21
iD0[15][29] => Mux2.IN21
iD0[15][30] => Mux1.IN21
iD0[15][31] => Mux0.IN21
iD0[16][0] => Mux31.IN20
iD0[16][1] => Mux30.IN20
iD0[16][2] => Mux29.IN20
iD0[16][3] => Mux28.IN20
iD0[16][4] => Mux27.IN20
iD0[16][5] => Mux26.IN20
iD0[16][6] => Mux25.IN20
iD0[16][7] => Mux24.IN20
iD0[16][8] => Mux23.IN20
iD0[16][9] => Mux22.IN20
iD0[16][10] => Mux21.IN20
iD0[16][11] => Mux20.IN20
iD0[16][12] => Mux19.IN20
iD0[16][13] => Mux18.IN20
iD0[16][14] => Mux17.IN20
iD0[16][15] => Mux16.IN20
iD0[16][16] => Mux15.IN20
iD0[16][17] => Mux14.IN20
iD0[16][18] => Mux13.IN20
iD0[16][19] => Mux12.IN20
iD0[16][20] => Mux11.IN20
iD0[16][21] => Mux10.IN20
iD0[16][22] => Mux9.IN20
iD0[16][23] => Mux8.IN20
iD0[16][24] => Mux7.IN20
iD0[16][25] => Mux6.IN20
iD0[16][26] => Mux5.IN20
iD0[16][27] => Mux4.IN20
iD0[16][28] => Mux3.IN20
iD0[16][29] => Mux2.IN20
iD0[16][30] => Mux1.IN20
iD0[16][31] => Mux0.IN20
iD0[17][0] => Mux31.IN19
iD0[17][1] => Mux30.IN19
iD0[17][2] => Mux29.IN19
iD0[17][3] => Mux28.IN19
iD0[17][4] => Mux27.IN19
iD0[17][5] => Mux26.IN19
iD0[17][6] => Mux25.IN19
iD0[17][7] => Mux24.IN19
iD0[17][8] => Mux23.IN19
iD0[17][9] => Mux22.IN19
iD0[17][10] => Mux21.IN19
iD0[17][11] => Mux20.IN19
iD0[17][12] => Mux19.IN19
iD0[17][13] => Mux18.IN19
iD0[17][14] => Mux17.IN19
iD0[17][15] => Mux16.IN19
iD0[17][16] => Mux15.IN19
iD0[17][17] => Mux14.IN19
iD0[17][18] => Mux13.IN19
iD0[17][19] => Mux12.IN19
iD0[17][20] => Mux11.IN19
iD0[17][21] => Mux10.IN19
iD0[17][22] => Mux9.IN19
iD0[17][23] => Mux8.IN19
iD0[17][24] => Mux7.IN19
iD0[17][25] => Mux6.IN19
iD0[17][26] => Mux5.IN19
iD0[17][27] => Mux4.IN19
iD0[17][28] => Mux3.IN19
iD0[17][29] => Mux2.IN19
iD0[17][30] => Mux1.IN19
iD0[17][31] => Mux0.IN19
iD0[18][0] => Mux31.IN18
iD0[18][1] => Mux30.IN18
iD0[18][2] => Mux29.IN18
iD0[18][3] => Mux28.IN18
iD0[18][4] => Mux27.IN18
iD0[18][5] => Mux26.IN18
iD0[18][6] => Mux25.IN18
iD0[18][7] => Mux24.IN18
iD0[18][8] => Mux23.IN18
iD0[18][9] => Mux22.IN18
iD0[18][10] => Mux21.IN18
iD0[18][11] => Mux20.IN18
iD0[18][12] => Mux19.IN18
iD0[18][13] => Mux18.IN18
iD0[18][14] => Mux17.IN18
iD0[18][15] => Mux16.IN18
iD0[18][16] => Mux15.IN18
iD0[18][17] => Mux14.IN18
iD0[18][18] => Mux13.IN18
iD0[18][19] => Mux12.IN18
iD0[18][20] => Mux11.IN18
iD0[18][21] => Mux10.IN18
iD0[18][22] => Mux9.IN18
iD0[18][23] => Mux8.IN18
iD0[18][24] => Mux7.IN18
iD0[18][25] => Mux6.IN18
iD0[18][26] => Mux5.IN18
iD0[18][27] => Mux4.IN18
iD0[18][28] => Mux3.IN18
iD0[18][29] => Mux2.IN18
iD0[18][30] => Mux1.IN18
iD0[18][31] => Mux0.IN18
iD0[19][0] => Mux31.IN17
iD0[19][1] => Mux30.IN17
iD0[19][2] => Mux29.IN17
iD0[19][3] => Mux28.IN17
iD0[19][4] => Mux27.IN17
iD0[19][5] => Mux26.IN17
iD0[19][6] => Mux25.IN17
iD0[19][7] => Mux24.IN17
iD0[19][8] => Mux23.IN17
iD0[19][9] => Mux22.IN17
iD0[19][10] => Mux21.IN17
iD0[19][11] => Mux20.IN17
iD0[19][12] => Mux19.IN17
iD0[19][13] => Mux18.IN17
iD0[19][14] => Mux17.IN17
iD0[19][15] => Mux16.IN17
iD0[19][16] => Mux15.IN17
iD0[19][17] => Mux14.IN17
iD0[19][18] => Mux13.IN17
iD0[19][19] => Mux12.IN17
iD0[19][20] => Mux11.IN17
iD0[19][21] => Mux10.IN17
iD0[19][22] => Mux9.IN17
iD0[19][23] => Mux8.IN17
iD0[19][24] => Mux7.IN17
iD0[19][25] => Mux6.IN17
iD0[19][26] => Mux5.IN17
iD0[19][27] => Mux4.IN17
iD0[19][28] => Mux3.IN17
iD0[19][29] => Mux2.IN17
iD0[19][30] => Mux1.IN17
iD0[19][31] => Mux0.IN17
iD0[20][0] => Mux31.IN16
iD0[20][1] => Mux30.IN16
iD0[20][2] => Mux29.IN16
iD0[20][3] => Mux28.IN16
iD0[20][4] => Mux27.IN16
iD0[20][5] => Mux26.IN16
iD0[20][6] => Mux25.IN16
iD0[20][7] => Mux24.IN16
iD0[20][8] => Mux23.IN16
iD0[20][9] => Mux22.IN16
iD0[20][10] => Mux21.IN16
iD0[20][11] => Mux20.IN16
iD0[20][12] => Mux19.IN16
iD0[20][13] => Mux18.IN16
iD0[20][14] => Mux17.IN16
iD0[20][15] => Mux16.IN16
iD0[20][16] => Mux15.IN16
iD0[20][17] => Mux14.IN16
iD0[20][18] => Mux13.IN16
iD0[20][19] => Mux12.IN16
iD0[20][20] => Mux11.IN16
iD0[20][21] => Mux10.IN16
iD0[20][22] => Mux9.IN16
iD0[20][23] => Mux8.IN16
iD0[20][24] => Mux7.IN16
iD0[20][25] => Mux6.IN16
iD0[20][26] => Mux5.IN16
iD0[20][27] => Mux4.IN16
iD0[20][28] => Mux3.IN16
iD0[20][29] => Mux2.IN16
iD0[20][30] => Mux1.IN16
iD0[20][31] => Mux0.IN16
iD0[21][0] => Mux31.IN15
iD0[21][1] => Mux30.IN15
iD0[21][2] => Mux29.IN15
iD0[21][3] => Mux28.IN15
iD0[21][4] => Mux27.IN15
iD0[21][5] => Mux26.IN15
iD0[21][6] => Mux25.IN15
iD0[21][7] => Mux24.IN15
iD0[21][8] => Mux23.IN15
iD0[21][9] => Mux22.IN15
iD0[21][10] => Mux21.IN15
iD0[21][11] => Mux20.IN15
iD0[21][12] => Mux19.IN15
iD0[21][13] => Mux18.IN15
iD0[21][14] => Mux17.IN15
iD0[21][15] => Mux16.IN15
iD0[21][16] => Mux15.IN15
iD0[21][17] => Mux14.IN15
iD0[21][18] => Mux13.IN15
iD0[21][19] => Mux12.IN15
iD0[21][20] => Mux11.IN15
iD0[21][21] => Mux10.IN15
iD0[21][22] => Mux9.IN15
iD0[21][23] => Mux8.IN15
iD0[21][24] => Mux7.IN15
iD0[21][25] => Mux6.IN15
iD0[21][26] => Mux5.IN15
iD0[21][27] => Mux4.IN15
iD0[21][28] => Mux3.IN15
iD0[21][29] => Mux2.IN15
iD0[21][30] => Mux1.IN15
iD0[21][31] => Mux0.IN15
iD0[22][0] => Mux31.IN14
iD0[22][1] => Mux30.IN14
iD0[22][2] => Mux29.IN14
iD0[22][3] => Mux28.IN14
iD0[22][4] => Mux27.IN14
iD0[22][5] => Mux26.IN14
iD0[22][6] => Mux25.IN14
iD0[22][7] => Mux24.IN14
iD0[22][8] => Mux23.IN14
iD0[22][9] => Mux22.IN14
iD0[22][10] => Mux21.IN14
iD0[22][11] => Mux20.IN14
iD0[22][12] => Mux19.IN14
iD0[22][13] => Mux18.IN14
iD0[22][14] => Mux17.IN14
iD0[22][15] => Mux16.IN14
iD0[22][16] => Mux15.IN14
iD0[22][17] => Mux14.IN14
iD0[22][18] => Mux13.IN14
iD0[22][19] => Mux12.IN14
iD0[22][20] => Mux11.IN14
iD0[22][21] => Mux10.IN14
iD0[22][22] => Mux9.IN14
iD0[22][23] => Mux8.IN14
iD0[22][24] => Mux7.IN14
iD0[22][25] => Mux6.IN14
iD0[22][26] => Mux5.IN14
iD0[22][27] => Mux4.IN14
iD0[22][28] => Mux3.IN14
iD0[22][29] => Mux2.IN14
iD0[22][30] => Mux1.IN14
iD0[22][31] => Mux0.IN14
iD0[23][0] => Mux31.IN13
iD0[23][1] => Mux30.IN13
iD0[23][2] => Mux29.IN13
iD0[23][3] => Mux28.IN13
iD0[23][4] => Mux27.IN13
iD0[23][5] => Mux26.IN13
iD0[23][6] => Mux25.IN13
iD0[23][7] => Mux24.IN13
iD0[23][8] => Mux23.IN13
iD0[23][9] => Mux22.IN13
iD0[23][10] => Mux21.IN13
iD0[23][11] => Mux20.IN13
iD0[23][12] => Mux19.IN13
iD0[23][13] => Mux18.IN13
iD0[23][14] => Mux17.IN13
iD0[23][15] => Mux16.IN13
iD0[23][16] => Mux15.IN13
iD0[23][17] => Mux14.IN13
iD0[23][18] => Mux13.IN13
iD0[23][19] => Mux12.IN13
iD0[23][20] => Mux11.IN13
iD0[23][21] => Mux10.IN13
iD0[23][22] => Mux9.IN13
iD0[23][23] => Mux8.IN13
iD0[23][24] => Mux7.IN13
iD0[23][25] => Mux6.IN13
iD0[23][26] => Mux5.IN13
iD0[23][27] => Mux4.IN13
iD0[23][28] => Mux3.IN13
iD0[23][29] => Mux2.IN13
iD0[23][30] => Mux1.IN13
iD0[23][31] => Mux0.IN13
iD0[24][0] => Mux31.IN12
iD0[24][1] => Mux30.IN12
iD0[24][2] => Mux29.IN12
iD0[24][3] => Mux28.IN12
iD0[24][4] => Mux27.IN12
iD0[24][5] => Mux26.IN12
iD0[24][6] => Mux25.IN12
iD0[24][7] => Mux24.IN12
iD0[24][8] => Mux23.IN12
iD0[24][9] => Mux22.IN12
iD0[24][10] => Mux21.IN12
iD0[24][11] => Mux20.IN12
iD0[24][12] => Mux19.IN12
iD0[24][13] => Mux18.IN12
iD0[24][14] => Mux17.IN12
iD0[24][15] => Mux16.IN12
iD0[24][16] => Mux15.IN12
iD0[24][17] => Mux14.IN12
iD0[24][18] => Mux13.IN12
iD0[24][19] => Mux12.IN12
iD0[24][20] => Mux11.IN12
iD0[24][21] => Mux10.IN12
iD0[24][22] => Mux9.IN12
iD0[24][23] => Mux8.IN12
iD0[24][24] => Mux7.IN12
iD0[24][25] => Mux6.IN12
iD0[24][26] => Mux5.IN12
iD0[24][27] => Mux4.IN12
iD0[24][28] => Mux3.IN12
iD0[24][29] => Mux2.IN12
iD0[24][30] => Mux1.IN12
iD0[24][31] => Mux0.IN12
iD0[25][0] => Mux31.IN11
iD0[25][1] => Mux30.IN11
iD0[25][2] => Mux29.IN11
iD0[25][3] => Mux28.IN11
iD0[25][4] => Mux27.IN11
iD0[25][5] => Mux26.IN11
iD0[25][6] => Mux25.IN11
iD0[25][7] => Mux24.IN11
iD0[25][8] => Mux23.IN11
iD0[25][9] => Mux22.IN11
iD0[25][10] => Mux21.IN11
iD0[25][11] => Mux20.IN11
iD0[25][12] => Mux19.IN11
iD0[25][13] => Mux18.IN11
iD0[25][14] => Mux17.IN11
iD0[25][15] => Mux16.IN11
iD0[25][16] => Mux15.IN11
iD0[25][17] => Mux14.IN11
iD0[25][18] => Mux13.IN11
iD0[25][19] => Mux12.IN11
iD0[25][20] => Mux11.IN11
iD0[25][21] => Mux10.IN11
iD0[25][22] => Mux9.IN11
iD0[25][23] => Mux8.IN11
iD0[25][24] => Mux7.IN11
iD0[25][25] => Mux6.IN11
iD0[25][26] => Mux5.IN11
iD0[25][27] => Mux4.IN11
iD0[25][28] => Mux3.IN11
iD0[25][29] => Mux2.IN11
iD0[25][30] => Mux1.IN11
iD0[25][31] => Mux0.IN11
iD0[26][0] => Mux31.IN10
iD0[26][1] => Mux30.IN10
iD0[26][2] => Mux29.IN10
iD0[26][3] => Mux28.IN10
iD0[26][4] => Mux27.IN10
iD0[26][5] => Mux26.IN10
iD0[26][6] => Mux25.IN10
iD0[26][7] => Mux24.IN10
iD0[26][8] => Mux23.IN10
iD0[26][9] => Mux22.IN10
iD0[26][10] => Mux21.IN10
iD0[26][11] => Mux20.IN10
iD0[26][12] => Mux19.IN10
iD0[26][13] => Mux18.IN10
iD0[26][14] => Mux17.IN10
iD0[26][15] => Mux16.IN10
iD0[26][16] => Mux15.IN10
iD0[26][17] => Mux14.IN10
iD0[26][18] => Mux13.IN10
iD0[26][19] => Mux12.IN10
iD0[26][20] => Mux11.IN10
iD0[26][21] => Mux10.IN10
iD0[26][22] => Mux9.IN10
iD0[26][23] => Mux8.IN10
iD0[26][24] => Mux7.IN10
iD0[26][25] => Mux6.IN10
iD0[26][26] => Mux5.IN10
iD0[26][27] => Mux4.IN10
iD0[26][28] => Mux3.IN10
iD0[26][29] => Mux2.IN10
iD0[26][30] => Mux1.IN10
iD0[26][31] => Mux0.IN10
iD0[27][0] => Mux31.IN9
iD0[27][1] => Mux30.IN9
iD0[27][2] => Mux29.IN9
iD0[27][3] => Mux28.IN9
iD0[27][4] => Mux27.IN9
iD0[27][5] => Mux26.IN9
iD0[27][6] => Mux25.IN9
iD0[27][7] => Mux24.IN9
iD0[27][8] => Mux23.IN9
iD0[27][9] => Mux22.IN9
iD0[27][10] => Mux21.IN9
iD0[27][11] => Mux20.IN9
iD0[27][12] => Mux19.IN9
iD0[27][13] => Mux18.IN9
iD0[27][14] => Mux17.IN9
iD0[27][15] => Mux16.IN9
iD0[27][16] => Mux15.IN9
iD0[27][17] => Mux14.IN9
iD0[27][18] => Mux13.IN9
iD0[27][19] => Mux12.IN9
iD0[27][20] => Mux11.IN9
iD0[27][21] => Mux10.IN9
iD0[27][22] => Mux9.IN9
iD0[27][23] => Mux8.IN9
iD0[27][24] => Mux7.IN9
iD0[27][25] => Mux6.IN9
iD0[27][26] => Mux5.IN9
iD0[27][27] => Mux4.IN9
iD0[27][28] => Mux3.IN9
iD0[27][29] => Mux2.IN9
iD0[27][30] => Mux1.IN9
iD0[27][31] => Mux0.IN9
iD0[28][0] => Mux31.IN8
iD0[28][1] => Mux30.IN8
iD0[28][2] => Mux29.IN8
iD0[28][3] => Mux28.IN8
iD0[28][4] => Mux27.IN8
iD0[28][5] => Mux26.IN8
iD0[28][6] => Mux25.IN8
iD0[28][7] => Mux24.IN8
iD0[28][8] => Mux23.IN8
iD0[28][9] => Mux22.IN8
iD0[28][10] => Mux21.IN8
iD0[28][11] => Mux20.IN8
iD0[28][12] => Mux19.IN8
iD0[28][13] => Mux18.IN8
iD0[28][14] => Mux17.IN8
iD0[28][15] => Mux16.IN8
iD0[28][16] => Mux15.IN8
iD0[28][17] => Mux14.IN8
iD0[28][18] => Mux13.IN8
iD0[28][19] => Mux12.IN8
iD0[28][20] => Mux11.IN8
iD0[28][21] => Mux10.IN8
iD0[28][22] => Mux9.IN8
iD0[28][23] => Mux8.IN8
iD0[28][24] => Mux7.IN8
iD0[28][25] => Mux6.IN8
iD0[28][26] => Mux5.IN8
iD0[28][27] => Mux4.IN8
iD0[28][28] => Mux3.IN8
iD0[28][29] => Mux2.IN8
iD0[28][30] => Mux1.IN8
iD0[28][31] => Mux0.IN8
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bit29_1Mux:CarryMux
i_S[0] => Mux0.IN7
i_S[1] => Mux0.IN6
i_S[2] => Mux0.IN5
i_S[3] => Mux0.IN4
i_S[4] => Mux0.IN3
iD0[0] => Mux0.IN36
iD0[1] => Mux0.IN35
iD0[2] => Mux0.IN34
iD0[3] => Mux0.IN33
iD0[4] => Mux0.IN32
iD0[5] => Mux0.IN31
iD0[6] => Mux0.IN30
iD0[7] => Mux0.IN29
iD0[8] => Mux0.IN28
iD0[9] => Mux0.IN27
iD0[10] => Mux0.IN26
iD0[11] => Mux0.IN25
iD0[12] => Mux0.IN24
iD0[13] => Mux0.IN23
iD0[14] => Mux0.IN22
iD0[15] => Mux0.IN21
iD0[16] => Mux0.IN20
iD0[17] => Mux0.IN19
iD0[18] => Mux0.IN18
iD0[19] => Mux0.IN17
iD0[20] => Mux0.IN16
iD0[21] => Mux0.IN15
iD0[22] => Mux0.IN14
iD0[23] => Mux0.IN13
iD0[24] => Mux0.IN12
iD0[25] => Mux0.IN11
iD0[26] => Mux0.IN10
iD0[27] => Mux0.IN9
iD0[28] => Mux0.IN8
o_O <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:ALUDesign|bit29_1Mux:OverflowMux
i_S[0] => Mux0.IN7
i_S[1] => Mux0.IN6
i_S[2] => Mux0.IN5
i_S[3] => Mux0.IN4
i_S[4] => Mux0.IN3
iD0[0] => Mux0.IN36
iD0[1] => Mux0.IN35
iD0[2] => Mux0.IN34
iD0[3] => Mux0.IN33
iD0[4] => Mux0.IN32
iD0[5] => Mux0.IN31
iD0[6] => Mux0.IN30
iD0[7] => Mux0.IN29
iD0[8] => Mux0.IN28
iD0[9] => Mux0.IN27
iD0[10] => Mux0.IN26
iD0[11] => Mux0.IN25
iD0[12] => Mux0.IN24
iD0[13] => Mux0.IN23
iD0[14] => Mux0.IN22
iD0[15] => Mux0.IN21
iD0[16] => Mux0.IN20
iD0[17] => Mux0.IN19
iD0[18] => Mux0.IN18
iD0[19] => Mux0.IN17
iD0[20] => Mux0.IN16
iD0[21] => Mux0.IN15
iD0[22] => Mux0.IN14
iD0[23] => Mux0.IN13
iD0[24] => Mux0.IN12
iD0[25] => Mux0.IN11
iD0[26] => Mux0.IN10
iD0[27] => Mux0.IN9
iD0[28] => Mux0.IN8
o_O <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Mux32_1:DmemOutMux
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAA
i_D0[1] => o_O.DATAA
i_D0[2] => o_O.DATAA
i_D0[3] => o_O.DATAA
i_D0[4] => o_O.DATAA
i_D0[5] => o_O.DATAA
i_D0[6] => o_O.DATAA
i_D0[7] => o_O.DATAA
i_D0[8] => o_O.DATAA
i_D0[9] => o_O.DATAA
i_D0[10] => o_O.DATAA
i_D0[11] => o_O.DATAA
i_D0[12] => o_O.DATAA
i_D0[13] => o_O.DATAA
i_D0[14] => o_O.DATAA
i_D0[15] => o_O.DATAA
i_D0[16] => o_O.DATAA
i_D0[17] => o_O.DATAA
i_D0[18] => o_O.DATAA
i_D0[19] => o_O.DATAA
i_D0[20] => o_O.DATAA
i_D0[21] => o_O.DATAA
i_D0[22] => o_O.DATAA
i_D0[23] => o_O.DATAA
i_D0[24] => o_O.DATAA
i_D0[25] => o_O.DATAA
i_D0[26] => o_O.DATAA
i_D0[27] => o_O.DATAA
i_D0[28] => o_O.DATAA
i_D0[29] => o_O.DATAA
i_D0[30] => o_O.DATAA
i_D0[31] => o_O.DATAA
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters
i_Clk => dffg:alusrc.i_Clk
i_Clk => dffg5:aluop.i_Clk
i_Clk => dffg5:regDst.i_Clk
i_Clk => dffg:MemWrEn.i_Clk
i_Clk => dffg:branchSel.i_Clk
i_Clk => dffg:memToRegSel.i_Clk
i_Clk => dffg5:regRsIn.i_Clk
i_Clk => dffg5:regRtIn.i_Clk
i_Clk => dffg5:RegWrAddr.i_Clk
i_Clk => dffg32:JaloDataWrite.i_Clk
i_Clk => dffg32:regRsOut.i_Clk
i_Clk => dffg32:regRtOut.i_Clk
i_Clk => dffg32:immMuxOut.i_Clk
i_Clk => dffg26:jumpAddr.i_Clk
i_Clk => dffg32:branchAddr.i_Clk
i_Clk => dffg:jumpSel.i_Clk
i_Clk => dffg:jumpRegSel.i_Clk
i_Clk => dffg:jalSel.i_Clk
i_Clk => dffg:memReadSel.i_Clk
i_Clk => dffg:regWr.i_Clk
i_Clk => dffg32:pc.i_Clk
i_Clk => dffg:halt.i_Clk
i_Clk => dffg32:Inst.i_Clk
i_Clk => dffg6:opCode.i_Clk
i_RST => dffg:alusrc.i_RST
i_RST => dffg5:aluop.i_RST
i_RST => dffg5:regDst.i_RST
i_RST => dffg:MemWrEn.i_RST
i_RST => dffg:branchSel.i_RST
i_RST => dffg:memToRegSel.i_RST
i_RST => dffg5:regRsIn.i_RST
i_RST => dffg5:regRtIn.i_RST
i_RST => dffg5:RegWrAddr.i_RST
i_RST => dffg32:JaloDataWrite.i_RST
i_RST => dffg32:regRsOut.i_RST
i_RST => dffg32:regRtOut.i_RST
i_RST => dffg32:immMuxOut.i_RST
i_RST => dffg26:jumpAddr.i_RST
i_RST => dffg32:branchAddr.i_RST
i_RST => dffg:jumpSel.i_RST
i_RST => dffg:jumpRegSel.i_RST
i_RST => dffg:jalSel.i_RST
i_RST => dffg:memReadSel.i_RST
i_RST => dffg:regWr.i_RST
i_RST => dffg32:pc.i_RST
i_RST => dffg:halt.i_RST
i_RST => dffg32:Inst.i_RST
i_RST => dffg6:opCode.i_RST
i_Stall => dffg:alusrc.i_WE
i_Stall => dffg5:aluop.i_WE
i_Stall => dffg5:regDst.i_WE
i_Stall => dffg:MemWrEn.i_WE
i_Stall => dffg:branchSel.i_WE
i_Stall => dffg:memToRegSel.i_WE
i_Stall => dffg5:regRsIn.i_WE
i_Stall => dffg5:regRtIn.i_WE
i_Stall => dffg5:RegWrAddr.i_WE
i_Stall => dffg32:JaloDataWrite.i_WE
i_Stall => dffg32:regRsOut.i_WE
i_Stall => dffg32:regRtOut.i_WE
i_Stall => dffg32:immMuxOut.i_WE
i_Stall => dffg26:jumpAddr.i_WE
i_Stall => dffg32:branchAddr.i_WE
i_Stall => dffg:jumpSel.i_WE
i_Stall => dffg:jumpRegSel.i_WE
i_Stall => dffg:jalSel.i_WE
i_Stall => dffg:memReadSel.i_WE
i_Stall => dffg:regWr.i_WE
i_Stall => dffg32:pc.i_WE
i_Stall => dffg:halt.i_WE
i_Stall => dffg32:Inst.i_WE
i_Stall => dffg6:opCode.i_WE
i_ALUSrcSel => dffg:alusrc.i_D
i_ALUOpCode[0] => dffg5:aluop.i_D[0]
i_ALUOpCode[1] => dffg5:aluop.i_D[1]
i_ALUOpCode[2] => dffg5:aluop.i_D[2]
i_ALUOpCode[3] => dffg5:aluop.i_D[3]
i_ALUOpCode[4] => dffg5:aluop.i_D[4]
i_regDst[0] => dffg5:regDst.i_D[0]
i_regDst[1] => dffg5:regDst.i_D[1]
i_regDst[2] => dffg5:regDst.i_D[2]
i_regDst[3] => dffg5:regDst.i_D[3]
i_regDst[4] => dffg5:regDst.i_D[4]
i_MemWrEn => dffg:MemWrEn.i_D
i_branchSel => dffg:branchSel.i_D
i_memToRegSel => dffg:memToRegSel.i_D
i_regRsIn[0] => dffg5:regRsIn.i_D[0]
i_regRsIn[1] => dffg5:regRsIn.i_D[1]
i_regRsIn[2] => dffg5:regRsIn.i_D[2]
i_regRsIn[3] => dffg5:regRsIn.i_D[3]
i_regRsIn[4] => dffg5:regRsIn.i_D[4]
i_regRtIn[0] => dffg5:regRtIn.i_D[0]
i_regRtIn[1] => dffg5:regRtIn.i_D[1]
i_regRtIn[2] => dffg5:regRtIn.i_D[2]
i_regRtIn[3] => dffg5:regRtIn.i_D[3]
i_regRtIn[4] => dffg5:regRtIn.i_D[4]
i_RegWrAddr[0] => dffg5:RegWrAddr.i_D[0]
i_RegWrAddr[1] => dffg5:RegWrAddr.i_D[1]
i_RegWrAddr[2] => dffg5:RegWrAddr.i_D[2]
i_RegWrAddr[3] => dffg5:RegWrAddr.i_D[3]
i_RegWrAddr[4] => dffg5:RegWrAddr.i_D[4]
i_JaloDataWrite[0] => dffg32:JaloDataWrite.i_D[0]
i_JaloDataWrite[1] => dffg32:JaloDataWrite.i_D[1]
i_JaloDataWrite[2] => dffg32:JaloDataWrite.i_D[2]
i_JaloDataWrite[3] => dffg32:JaloDataWrite.i_D[3]
i_JaloDataWrite[4] => dffg32:JaloDataWrite.i_D[4]
i_JaloDataWrite[5] => dffg32:JaloDataWrite.i_D[5]
i_JaloDataWrite[6] => dffg32:JaloDataWrite.i_D[6]
i_JaloDataWrite[7] => dffg32:JaloDataWrite.i_D[7]
i_JaloDataWrite[8] => dffg32:JaloDataWrite.i_D[8]
i_JaloDataWrite[9] => dffg32:JaloDataWrite.i_D[9]
i_JaloDataWrite[10] => dffg32:JaloDataWrite.i_D[10]
i_JaloDataWrite[11] => dffg32:JaloDataWrite.i_D[11]
i_JaloDataWrite[12] => dffg32:JaloDataWrite.i_D[12]
i_JaloDataWrite[13] => dffg32:JaloDataWrite.i_D[13]
i_JaloDataWrite[14] => dffg32:JaloDataWrite.i_D[14]
i_JaloDataWrite[15] => dffg32:JaloDataWrite.i_D[15]
i_JaloDataWrite[16] => dffg32:JaloDataWrite.i_D[16]
i_JaloDataWrite[17] => dffg32:JaloDataWrite.i_D[17]
i_JaloDataWrite[18] => dffg32:JaloDataWrite.i_D[18]
i_JaloDataWrite[19] => dffg32:JaloDataWrite.i_D[19]
i_JaloDataWrite[20] => dffg32:JaloDataWrite.i_D[20]
i_JaloDataWrite[21] => dffg32:JaloDataWrite.i_D[21]
i_JaloDataWrite[22] => dffg32:JaloDataWrite.i_D[22]
i_JaloDataWrite[23] => dffg32:JaloDataWrite.i_D[23]
i_JaloDataWrite[24] => dffg32:JaloDataWrite.i_D[24]
i_JaloDataWrite[25] => dffg32:JaloDataWrite.i_D[25]
i_JaloDataWrite[26] => dffg32:JaloDataWrite.i_D[26]
i_JaloDataWrite[27] => dffg32:JaloDataWrite.i_D[27]
i_JaloDataWrite[28] => dffg32:JaloDataWrite.i_D[28]
i_JaloDataWrite[29] => dffg32:JaloDataWrite.i_D[29]
i_JaloDataWrite[30] => dffg32:JaloDataWrite.i_D[30]
i_JaloDataWrite[31] => dffg32:JaloDataWrite.i_D[31]
i_regRsOut[0] => dffg32:regRsOut.i_D[0]
i_regRsOut[1] => dffg32:regRsOut.i_D[1]
i_regRsOut[2] => dffg32:regRsOut.i_D[2]
i_regRsOut[3] => dffg32:regRsOut.i_D[3]
i_regRsOut[4] => dffg32:regRsOut.i_D[4]
i_regRsOut[5] => dffg32:regRsOut.i_D[5]
i_regRsOut[6] => dffg32:regRsOut.i_D[6]
i_regRsOut[7] => dffg32:regRsOut.i_D[7]
i_regRsOut[8] => dffg32:regRsOut.i_D[8]
i_regRsOut[9] => dffg32:regRsOut.i_D[9]
i_regRsOut[10] => dffg32:regRsOut.i_D[10]
i_regRsOut[11] => dffg32:regRsOut.i_D[11]
i_regRsOut[12] => dffg32:regRsOut.i_D[12]
i_regRsOut[13] => dffg32:regRsOut.i_D[13]
i_regRsOut[14] => dffg32:regRsOut.i_D[14]
i_regRsOut[15] => dffg32:regRsOut.i_D[15]
i_regRsOut[16] => dffg32:regRsOut.i_D[16]
i_regRsOut[17] => dffg32:regRsOut.i_D[17]
i_regRsOut[18] => dffg32:regRsOut.i_D[18]
i_regRsOut[19] => dffg32:regRsOut.i_D[19]
i_regRsOut[20] => dffg32:regRsOut.i_D[20]
i_regRsOut[21] => dffg32:regRsOut.i_D[21]
i_regRsOut[22] => dffg32:regRsOut.i_D[22]
i_regRsOut[23] => dffg32:regRsOut.i_D[23]
i_regRsOut[24] => dffg32:regRsOut.i_D[24]
i_regRsOut[25] => dffg32:regRsOut.i_D[25]
i_regRsOut[26] => dffg32:regRsOut.i_D[26]
i_regRsOut[27] => dffg32:regRsOut.i_D[27]
i_regRsOut[28] => dffg32:regRsOut.i_D[28]
i_regRsOut[29] => dffg32:regRsOut.i_D[29]
i_regRsOut[30] => dffg32:regRsOut.i_D[30]
i_regRsOut[31] => dffg32:regRsOut.i_D[31]
i_regRtOut[0] => dffg32:regRtOut.i_D[0]
i_regRtOut[1] => dffg32:regRtOut.i_D[1]
i_regRtOut[2] => dffg32:regRtOut.i_D[2]
i_regRtOut[3] => dffg32:regRtOut.i_D[3]
i_regRtOut[4] => dffg32:regRtOut.i_D[4]
i_regRtOut[5] => dffg32:regRtOut.i_D[5]
i_regRtOut[6] => dffg32:regRtOut.i_D[6]
i_regRtOut[7] => dffg32:regRtOut.i_D[7]
i_regRtOut[8] => dffg32:regRtOut.i_D[8]
i_regRtOut[9] => dffg32:regRtOut.i_D[9]
i_regRtOut[10] => dffg32:regRtOut.i_D[10]
i_regRtOut[11] => dffg32:regRtOut.i_D[11]
i_regRtOut[12] => dffg32:regRtOut.i_D[12]
i_regRtOut[13] => dffg32:regRtOut.i_D[13]
i_regRtOut[14] => dffg32:regRtOut.i_D[14]
i_regRtOut[15] => dffg32:regRtOut.i_D[15]
i_regRtOut[16] => dffg32:regRtOut.i_D[16]
i_regRtOut[17] => dffg32:regRtOut.i_D[17]
i_regRtOut[18] => dffg32:regRtOut.i_D[18]
i_regRtOut[19] => dffg32:regRtOut.i_D[19]
i_regRtOut[20] => dffg32:regRtOut.i_D[20]
i_regRtOut[21] => dffg32:regRtOut.i_D[21]
i_regRtOut[22] => dffg32:regRtOut.i_D[22]
i_regRtOut[23] => dffg32:regRtOut.i_D[23]
i_regRtOut[24] => dffg32:regRtOut.i_D[24]
i_regRtOut[25] => dffg32:regRtOut.i_D[25]
i_regRtOut[26] => dffg32:regRtOut.i_D[26]
i_regRtOut[27] => dffg32:regRtOut.i_D[27]
i_regRtOut[28] => dffg32:regRtOut.i_D[28]
i_regRtOut[29] => dffg32:regRtOut.i_D[29]
i_regRtOut[30] => dffg32:regRtOut.i_D[30]
i_regRtOut[31] => dffg32:regRtOut.i_D[31]
i_immMuxOut[0] => dffg32:immMuxOut.i_D[0]
i_immMuxOut[1] => dffg32:immMuxOut.i_D[1]
i_immMuxOut[2] => dffg32:immMuxOut.i_D[2]
i_immMuxOut[3] => dffg32:immMuxOut.i_D[3]
i_immMuxOut[4] => dffg32:immMuxOut.i_D[4]
i_immMuxOut[5] => dffg32:immMuxOut.i_D[5]
i_immMuxOut[6] => dffg32:immMuxOut.i_D[6]
i_immMuxOut[7] => dffg32:immMuxOut.i_D[7]
i_immMuxOut[8] => dffg32:immMuxOut.i_D[8]
i_immMuxOut[9] => dffg32:immMuxOut.i_D[9]
i_immMuxOut[10] => dffg32:immMuxOut.i_D[10]
i_immMuxOut[11] => dffg32:immMuxOut.i_D[11]
i_immMuxOut[12] => dffg32:immMuxOut.i_D[12]
i_immMuxOut[13] => dffg32:immMuxOut.i_D[13]
i_immMuxOut[14] => dffg32:immMuxOut.i_D[14]
i_immMuxOut[15] => dffg32:immMuxOut.i_D[15]
i_immMuxOut[16] => dffg32:immMuxOut.i_D[16]
i_immMuxOut[17] => dffg32:immMuxOut.i_D[17]
i_immMuxOut[18] => dffg32:immMuxOut.i_D[18]
i_immMuxOut[19] => dffg32:immMuxOut.i_D[19]
i_immMuxOut[20] => dffg32:immMuxOut.i_D[20]
i_immMuxOut[21] => dffg32:immMuxOut.i_D[21]
i_immMuxOut[22] => dffg32:immMuxOut.i_D[22]
i_immMuxOut[23] => dffg32:immMuxOut.i_D[23]
i_immMuxOut[24] => dffg32:immMuxOut.i_D[24]
i_immMuxOut[25] => dffg32:immMuxOut.i_D[25]
i_immMuxOut[26] => dffg32:immMuxOut.i_D[26]
i_immMuxOut[27] => dffg32:immMuxOut.i_D[27]
i_immMuxOut[28] => dffg32:immMuxOut.i_D[28]
i_immMuxOut[29] => dffg32:immMuxOut.i_D[29]
i_immMuxOut[30] => dffg32:immMuxOut.i_D[30]
i_immMuxOut[31] => dffg32:immMuxOut.i_D[31]
i_jumpAddr[0] => dffg26:jumpAddr.i_D[0]
i_jumpAddr[1] => dffg26:jumpAddr.i_D[1]
i_jumpAddr[2] => dffg26:jumpAddr.i_D[2]
i_jumpAddr[3] => dffg26:jumpAddr.i_D[3]
i_jumpAddr[4] => dffg26:jumpAddr.i_D[4]
i_jumpAddr[5] => dffg26:jumpAddr.i_D[5]
i_jumpAddr[6] => dffg26:jumpAddr.i_D[6]
i_jumpAddr[7] => dffg26:jumpAddr.i_D[7]
i_jumpAddr[8] => dffg26:jumpAddr.i_D[8]
i_jumpAddr[9] => dffg26:jumpAddr.i_D[9]
i_jumpAddr[10] => dffg26:jumpAddr.i_D[10]
i_jumpAddr[11] => dffg26:jumpAddr.i_D[11]
i_jumpAddr[12] => dffg26:jumpAddr.i_D[12]
i_jumpAddr[13] => dffg26:jumpAddr.i_D[13]
i_jumpAddr[14] => dffg26:jumpAddr.i_D[14]
i_jumpAddr[15] => dffg26:jumpAddr.i_D[15]
i_jumpAddr[16] => dffg26:jumpAddr.i_D[16]
i_jumpAddr[17] => dffg26:jumpAddr.i_D[17]
i_jumpAddr[18] => dffg26:jumpAddr.i_D[18]
i_jumpAddr[19] => dffg26:jumpAddr.i_D[19]
i_jumpAddr[20] => dffg26:jumpAddr.i_D[20]
i_jumpAddr[21] => dffg26:jumpAddr.i_D[21]
i_jumpAddr[22] => dffg26:jumpAddr.i_D[22]
i_jumpAddr[23] => dffg26:jumpAddr.i_D[23]
i_jumpAddr[24] => dffg26:jumpAddr.i_D[24]
i_jumpAddr[25] => dffg26:jumpAddr.i_D[25]
i_branchAddr[0] => dffg32:branchAddr.i_D[0]
i_branchAddr[1] => dffg32:branchAddr.i_D[1]
i_branchAddr[2] => dffg32:branchAddr.i_D[2]
i_branchAddr[3] => dffg32:branchAddr.i_D[3]
i_branchAddr[4] => dffg32:branchAddr.i_D[4]
i_branchAddr[5] => dffg32:branchAddr.i_D[5]
i_branchAddr[6] => dffg32:branchAddr.i_D[6]
i_branchAddr[7] => dffg32:branchAddr.i_D[7]
i_branchAddr[8] => dffg32:branchAddr.i_D[8]
i_branchAddr[9] => dffg32:branchAddr.i_D[9]
i_branchAddr[10] => dffg32:branchAddr.i_D[10]
i_branchAddr[11] => dffg32:branchAddr.i_D[11]
i_branchAddr[12] => dffg32:branchAddr.i_D[12]
i_branchAddr[13] => dffg32:branchAddr.i_D[13]
i_branchAddr[14] => dffg32:branchAddr.i_D[14]
i_branchAddr[15] => dffg32:branchAddr.i_D[15]
i_branchAddr[16] => dffg32:branchAddr.i_D[16]
i_branchAddr[17] => dffg32:branchAddr.i_D[17]
i_branchAddr[18] => dffg32:branchAddr.i_D[18]
i_branchAddr[19] => dffg32:branchAddr.i_D[19]
i_branchAddr[20] => dffg32:branchAddr.i_D[20]
i_branchAddr[21] => dffg32:branchAddr.i_D[21]
i_branchAddr[22] => dffg32:branchAddr.i_D[22]
i_branchAddr[23] => dffg32:branchAddr.i_D[23]
i_branchAddr[24] => dffg32:branchAddr.i_D[24]
i_branchAddr[25] => dffg32:branchAddr.i_D[25]
i_branchAddr[26] => dffg32:branchAddr.i_D[26]
i_branchAddr[27] => dffg32:branchAddr.i_D[27]
i_branchAddr[28] => dffg32:branchAddr.i_D[28]
i_branchAddr[29] => dffg32:branchAddr.i_D[29]
i_branchAddr[30] => dffg32:branchAddr.i_D[30]
i_branchAddr[31] => dffg32:branchAddr.i_D[31]
i_jumpSel => dffg:jumpSel.i_D
i_jumpRegSel => dffg:jumpRegSel.i_D
i_jalSel => dffg:jalSel.i_D
i_memReadSel => dffg:memReadSel.i_D
i_regWr => dffg:regWr.i_D
i_PC[0] => dffg32:pc.i_D[0]
i_PC[1] => dffg32:pc.i_D[1]
i_PC[2] => dffg32:pc.i_D[2]
i_PC[3] => dffg32:pc.i_D[3]
i_PC[4] => dffg32:pc.i_D[4]
i_PC[5] => dffg32:pc.i_D[5]
i_PC[6] => dffg32:pc.i_D[6]
i_PC[7] => dffg32:pc.i_D[7]
i_PC[8] => dffg32:pc.i_D[8]
i_PC[9] => dffg32:pc.i_D[9]
i_PC[10] => dffg32:pc.i_D[10]
i_PC[11] => dffg32:pc.i_D[11]
i_PC[12] => dffg32:pc.i_D[12]
i_PC[13] => dffg32:pc.i_D[13]
i_PC[14] => dffg32:pc.i_D[14]
i_PC[15] => dffg32:pc.i_D[15]
i_PC[16] => dffg32:pc.i_D[16]
i_PC[17] => dffg32:pc.i_D[17]
i_PC[18] => dffg32:pc.i_D[18]
i_PC[19] => dffg32:pc.i_D[19]
i_PC[20] => dffg32:pc.i_D[20]
i_PC[21] => dffg32:pc.i_D[21]
i_PC[22] => dffg32:pc.i_D[22]
i_PC[23] => dffg32:pc.i_D[23]
i_PC[24] => dffg32:pc.i_D[24]
i_PC[25] => dffg32:pc.i_D[25]
i_PC[26] => dffg32:pc.i_D[26]
i_PC[27] => dffg32:pc.i_D[27]
i_PC[28] => dffg32:pc.i_D[28]
i_PC[29] => dffg32:pc.i_D[29]
i_PC[30] => dffg32:pc.i_D[30]
i_PC[31] => dffg32:pc.i_D[31]
i_Halt => dffg:halt.i_D
i_inst[0] => dffg32:Inst.i_D[0]
i_inst[1] => dffg32:Inst.i_D[1]
i_inst[2] => dffg32:Inst.i_D[2]
i_inst[3] => dffg32:Inst.i_D[3]
i_inst[4] => dffg32:Inst.i_D[4]
i_inst[5] => dffg32:Inst.i_D[5]
i_inst[6] => dffg32:Inst.i_D[6]
i_inst[7] => dffg32:Inst.i_D[7]
i_inst[8] => dffg32:Inst.i_D[8]
i_inst[9] => dffg32:Inst.i_D[9]
i_inst[10] => dffg32:Inst.i_D[10]
i_inst[11] => dffg32:Inst.i_D[11]
i_inst[12] => dffg32:Inst.i_D[12]
i_inst[13] => dffg32:Inst.i_D[13]
i_inst[14] => dffg32:Inst.i_D[14]
i_inst[15] => dffg32:Inst.i_D[15]
i_inst[16] => dffg32:Inst.i_D[16]
i_inst[17] => dffg32:Inst.i_D[17]
i_inst[18] => dffg32:Inst.i_D[18]
i_inst[19] => dffg32:Inst.i_D[19]
i_inst[20] => dffg32:Inst.i_D[20]
i_inst[21] => dffg32:Inst.i_D[21]
i_inst[22] => dffg32:Inst.i_D[22]
i_inst[23] => dffg32:Inst.i_D[23]
i_inst[24] => dffg32:Inst.i_D[24]
i_inst[25] => dffg32:Inst.i_D[25]
i_inst[26] => dffg32:Inst.i_D[26]
i_inst[27] => dffg32:Inst.i_D[27]
i_inst[28] => dffg32:Inst.i_D[28]
i_inst[29] => dffg32:Inst.i_D[29]
i_inst[30] => dffg32:Inst.i_D[30]
i_inst[31] => dffg32:Inst.i_D[31]
o_inst[0] <= dffg32:Inst.o_Q[0]
o_inst[1] <= dffg32:Inst.o_Q[1]
o_inst[2] <= dffg32:Inst.o_Q[2]
o_inst[3] <= dffg32:Inst.o_Q[3]
o_inst[4] <= dffg32:Inst.o_Q[4]
o_inst[5] <= dffg32:Inst.o_Q[5]
o_inst[6] <= dffg32:Inst.o_Q[6]
o_inst[7] <= dffg32:Inst.o_Q[7]
o_inst[8] <= dffg32:Inst.o_Q[8]
o_inst[9] <= dffg32:Inst.o_Q[9]
o_inst[10] <= dffg32:Inst.o_Q[10]
o_inst[11] <= dffg32:Inst.o_Q[11]
o_inst[12] <= dffg32:Inst.o_Q[12]
o_inst[13] <= dffg32:Inst.o_Q[13]
o_inst[14] <= dffg32:Inst.o_Q[14]
o_inst[15] <= dffg32:Inst.o_Q[15]
o_inst[16] <= dffg32:Inst.o_Q[16]
o_inst[17] <= dffg32:Inst.o_Q[17]
o_inst[18] <= dffg32:Inst.o_Q[18]
o_inst[19] <= dffg32:Inst.o_Q[19]
o_inst[20] <= dffg32:Inst.o_Q[20]
o_inst[21] <= dffg32:Inst.o_Q[21]
o_inst[22] <= dffg32:Inst.o_Q[22]
o_inst[23] <= dffg32:Inst.o_Q[23]
o_inst[24] <= dffg32:Inst.o_Q[24]
o_inst[25] <= dffg32:Inst.o_Q[25]
o_inst[26] <= dffg32:Inst.o_Q[26]
o_inst[27] <= dffg32:Inst.o_Q[27]
o_inst[28] <= dffg32:Inst.o_Q[28]
o_inst[29] <= dffg32:Inst.o_Q[29]
o_inst[30] <= dffg32:Inst.o_Q[30]
o_inst[31] <= dffg32:Inst.o_Q[31]
i_opcode[0] => dffg6:opCode.i_D[0]
i_opcode[1] => dffg6:opCode.i_D[1]
i_opcode[2] => dffg6:opCode.i_D[2]
i_opcode[3] => dffg6:opCode.i_D[3]
i_opcode[4] => dffg6:opCode.i_D[4]
i_opcode[5] => dffg6:opCode.i_D[5]
o_opcode[0] <= dffg6:opCode.o_Q[0]
o_opcode[1] <= dffg6:opCode.o_Q[1]
o_opcode[2] <= dffg6:opCode.o_Q[2]
o_opcode[3] <= dffg6:opCode.o_Q[3]
o_opcode[4] <= dffg6:opCode.o_Q[4]
o_opcode[5] <= dffg6:opCode.o_Q[5]
o_ALUSrcSel <= dffg:alusrc.o_Q
o_ALUOpCode[0] <= dffg5:aluop.o_Q[0]
o_ALUOpCode[1] <= dffg5:aluop.o_Q[1]
o_ALUOpCode[2] <= dffg5:aluop.o_Q[2]
o_ALUOpCode[3] <= dffg5:aluop.o_Q[3]
o_ALUOpCode[4] <= dffg5:aluop.o_Q[4]
o_regDst[0] <= dffg5:regDst.o_Q[0]
o_regDst[1] <= dffg5:regDst.o_Q[1]
o_regDst[2] <= dffg5:regDst.o_Q[2]
o_regDst[3] <= dffg5:regDst.o_Q[3]
o_regDst[4] <= dffg5:regDst.o_Q[4]
o_MemWrEn <= dffg:MemWrEn.o_Q
o_branchSel <= dffg:branchSel.o_Q
o_memToRegSel <= dffg:memToRegSel.o_Q
o_regRsIn[0] <= dffg5:regRsIn.o_Q[0]
o_regRsIn[1] <= dffg5:regRsIn.o_Q[1]
o_regRsIn[2] <= dffg5:regRsIn.o_Q[2]
o_regRsIn[3] <= dffg5:regRsIn.o_Q[3]
o_regRsIn[4] <= dffg5:regRsIn.o_Q[4]
o_regRtIn[0] <= dffg5:regRtIn.o_Q[0]
o_regRtIn[1] <= dffg5:regRtIn.o_Q[1]
o_regRtIn[2] <= dffg5:regRtIn.o_Q[2]
o_regRtIn[3] <= dffg5:regRtIn.o_Q[3]
o_regRtIn[4] <= dffg5:regRtIn.o_Q[4]
o_RegWrAddr[0] <= dffg5:RegWrAddr.o_Q[0]
o_RegWrAddr[1] <= dffg5:RegWrAddr.o_Q[1]
o_RegWrAddr[2] <= dffg5:RegWrAddr.o_Q[2]
o_RegWrAddr[3] <= dffg5:RegWrAddr.o_Q[3]
o_RegWrAddr[4] <= dffg5:RegWrAddr.o_Q[4]
o_JaloDataWrite[0] <= dffg32:JaloDataWrite.o_Q[0]
o_JaloDataWrite[1] <= dffg32:JaloDataWrite.o_Q[1]
o_JaloDataWrite[2] <= dffg32:JaloDataWrite.o_Q[2]
o_JaloDataWrite[3] <= dffg32:JaloDataWrite.o_Q[3]
o_JaloDataWrite[4] <= dffg32:JaloDataWrite.o_Q[4]
o_JaloDataWrite[5] <= dffg32:JaloDataWrite.o_Q[5]
o_JaloDataWrite[6] <= dffg32:JaloDataWrite.o_Q[6]
o_JaloDataWrite[7] <= dffg32:JaloDataWrite.o_Q[7]
o_JaloDataWrite[8] <= dffg32:JaloDataWrite.o_Q[8]
o_JaloDataWrite[9] <= dffg32:JaloDataWrite.o_Q[9]
o_JaloDataWrite[10] <= dffg32:JaloDataWrite.o_Q[10]
o_JaloDataWrite[11] <= dffg32:JaloDataWrite.o_Q[11]
o_JaloDataWrite[12] <= dffg32:JaloDataWrite.o_Q[12]
o_JaloDataWrite[13] <= dffg32:JaloDataWrite.o_Q[13]
o_JaloDataWrite[14] <= dffg32:JaloDataWrite.o_Q[14]
o_JaloDataWrite[15] <= dffg32:JaloDataWrite.o_Q[15]
o_JaloDataWrite[16] <= dffg32:JaloDataWrite.o_Q[16]
o_JaloDataWrite[17] <= dffg32:JaloDataWrite.o_Q[17]
o_JaloDataWrite[18] <= dffg32:JaloDataWrite.o_Q[18]
o_JaloDataWrite[19] <= dffg32:JaloDataWrite.o_Q[19]
o_JaloDataWrite[20] <= dffg32:JaloDataWrite.o_Q[20]
o_JaloDataWrite[21] <= dffg32:JaloDataWrite.o_Q[21]
o_JaloDataWrite[22] <= dffg32:JaloDataWrite.o_Q[22]
o_JaloDataWrite[23] <= dffg32:JaloDataWrite.o_Q[23]
o_JaloDataWrite[24] <= dffg32:JaloDataWrite.o_Q[24]
o_JaloDataWrite[25] <= dffg32:JaloDataWrite.o_Q[25]
o_JaloDataWrite[26] <= dffg32:JaloDataWrite.o_Q[26]
o_JaloDataWrite[27] <= dffg32:JaloDataWrite.o_Q[27]
o_JaloDataWrite[28] <= dffg32:JaloDataWrite.o_Q[28]
o_JaloDataWrite[29] <= dffg32:JaloDataWrite.o_Q[29]
o_JaloDataWrite[30] <= dffg32:JaloDataWrite.o_Q[30]
o_JaloDataWrite[31] <= dffg32:JaloDataWrite.o_Q[31]
o_regRsOut[0] <= dffg32:regRsOut.o_Q[0]
o_regRsOut[1] <= dffg32:regRsOut.o_Q[1]
o_regRsOut[2] <= dffg32:regRsOut.o_Q[2]
o_regRsOut[3] <= dffg32:regRsOut.o_Q[3]
o_regRsOut[4] <= dffg32:regRsOut.o_Q[4]
o_regRsOut[5] <= dffg32:regRsOut.o_Q[5]
o_regRsOut[6] <= dffg32:regRsOut.o_Q[6]
o_regRsOut[7] <= dffg32:regRsOut.o_Q[7]
o_regRsOut[8] <= dffg32:regRsOut.o_Q[8]
o_regRsOut[9] <= dffg32:regRsOut.o_Q[9]
o_regRsOut[10] <= dffg32:regRsOut.o_Q[10]
o_regRsOut[11] <= dffg32:regRsOut.o_Q[11]
o_regRsOut[12] <= dffg32:regRsOut.o_Q[12]
o_regRsOut[13] <= dffg32:regRsOut.o_Q[13]
o_regRsOut[14] <= dffg32:regRsOut.o_Q[14]
o_regRsOut[15] <= dffg32:regRsOut.o_Q[15]
o_regRsOut[16] <= dffg32:regRsOut.o_Q[16]
o_regRsOut[17] <= dffg32:regRsOut.o_Q[17]
o_regRsOut[18] <= dffg32:regRsOut.o_Q[18]
o_regRsOut[19] <= dffg32:regRsOut.o_Q[19]
o_regRsOut[20] <= dffg32:regRsOut.o_Q[20]
o_regRsOut[21] <= dffg32:regRsOut.o_Q[21]
o_regRsOut[22] <= dffg32:regRsOut.o_Q[22]
o_regRsOut[23] <= dffg32:regRsOut.o_Q[23]
o_regRsOut[24] <= dffg32:regRsOut.o_Q[24]
o_regRsOut[25] <= dffg32:regRsOut.o_Q[25]
o_regRsOut[26] <= dffg32:regRsOut.o_Q[26]
o_regRsOut[27] <= dffg32:regRsOut.o_Q[27]
o_regRsOut[28] <= dffg32:regRsOut.o_Q[28]
o_regRsOut[29] <= dffg32:regRsOut.o_Q[29]
o_regRsOut[30] <= dffg32:regRsOut.o_Q[30]
o_regRsOut[31] <= dffg32:regRsOut.o_Q[31]
o_regRtOut[0] <= dffg32:regRtOut.o_Q[0]
o_regRtOut[1] <= dffg32:regRtOut.o_Q[1]
o_regRtOut[2] <= dffg32:regRtOut.o_Q[2]
o_regRtOut[3] <= dffg32:regRtOut.o_Q[3]
o_regRtOut[4] <= dffg32:regRtOut.o_Q[4]
o_regRtOut[5] <= dffg32:regRtOut.o_Q[5]
o_regRtOut[6] <= dffg32:regRtOut.o_Q[6]
o_regRtOut[7] <= dffg32:regRtOut.o_Q[7]
o_regRtOut[8] <= dffg32:regRtOut.o_Q[8]
o_regRtOut[9] <= dffg32:regRtOut.o_Q[9]
o_regRtOut[10] <= dffg32:regRtOut.o_Q[10]
o_regRtOut[11] <= dffg32:regRtOut.o_Q[11]
o_regRtOut[12] <= dffg32:regRtOut.o_Q[12]
o_regRtOut[13] <= dffg32:regRtOut.o_Q[13]
o_regRtOut[14] <= dffg32:regRtOut.o_Q[14]
o_regRtOut[15] <= dffg32:regRtOut.o_Q[15]
o_regRtOut[16] <= dffg32:regRtOut.o_Q[16]
o_regRtOut[17] <= dffg32:regRtOut.o_Q[17]
o_regRtOut[18] <= dffg32:regRtOut.o_Q[18]
o_regRtOut[19] <= dffg32:regRtOut.o_Q[19]
o_regRtOut[20] <= dffg32:regRtOut.o_Q[20]
o_regRtOut[21] <= dffg32:regRtOut.o_Q[21]
o_regRtOut[22] <= dffg32:regRtOut.o_Q[22]
o_regRtOut[23] <= dffg32:regRtOut.o_Q[23]
o_regRtOut[24] <= dffg32:regRtOut.o_Q[24]
o_regRtOut[25] <= dffg32:regRtOut.o_Q[25]
o_regRtOut[26] <= dffg32:regRtOut.o_Q[26]
o_regRtOut[27] <= dffg32:regRtOut.o_Q[27]
o_regRtOut[28] <= dffg32:regRtOut.o_Q[28]
o_regRtOut[29] <= dffg32:regRtOut.o_Q[29]
o_regRtOut[30] <= dffg32:regRtOut.o_Q[30]
o_regRtOut[31] <= dffg32:regRtOut.o_Q[31]
o_jumpAddr[0] <= dffg26:jumpAddr.o_Q[0]
o_jumpAddr[1] <= dffg26:jumpAddr.o_Q[1]
o_jumpAddr[2] <= dffg26:jumpAddr.o_Q[2]
o_jumpAddr[3] <= dffg26:jumpAddr.o_Q[3]
o_jumpAddr[4] <= dffg26:jumpAddr.o_Q[4]
o_jumpAddr[5] <= dffg26:jumpAddr.o_Q[5]
o_jumpAddr[6] <= dffg26:jumpAddr.o_Q[6]
o_jumpAddr[7] <= dffg26:jumpAddr.o_Q[7]
o_jumpAddr[8] <= dffg26:jumpAddr.o_Q[8]
o_jumpAddr[9] <= dffg26:jumpAddr.o_Q[9]
o_jumpAddr[10] <= dffg26:jumpAddr.o_Q[10]
o_jumpAddr[11] <= dffg26:jumpAddr.o_Q[11]
o_jumpAddr[12] <= dffg26:jumpAddr.o_Q[12]
o_jumpAddr[13] <= dffg26:jumpAddr.o_Q[13]
o_jumpAddr[14] <= dffg26:jumpAddr.o_Q[14]
o_jumpAddr[15] <= dffg26:jumpAddr.o_Q[15]
o_jumpAddr[16] <= dffg26:jumpAddr.o_Q[16]
o_jumpAddr[17] <= dffg26:jumpAddr.o_Q[17]
o_jumpAddr[18] <= dffg26:jumpAddr.o_Q[18]
o_jumpAddr[19] <= dffg26:jumpAddr.o_Q[19]
o_jumpAddr[20] <= dffg26:jumpAddr.o_Q[20]
o_jumpAddr[21] <= dffg26:jumpAddr.o_Q[21]
o_jumpAddr[22] <= dffg26:jumpAddr.o_Q[22]
o_jumpAddr[23] <= dffg26:jumpAddr.o_Q[23]
o_jumpAddr[24] <= dffg26:jumpAddr.o_Q[24]
o_jumpAddr[25] <= dffg26:jumpAddr.o_Q[25]
o_branchAddr[0] <= dffg32:branchAddr.o_Q[0]
o_branchAddr[1] <= dffg32:branchAddr.o_Q[1]
o_branchAddr[2] <= dffg32:branchAddr.o_Q[2]
o_branchAddr[3] <= dffg32:branchAddr.o_Q[3]
o_branchAddr[4] <= dffg32:branchAddr.o_Q[4]
o_branchAddr[5] <= dffg32:branchAddr.o_Q[5]
o_branchAddr[6] <= dffg32:branchAddr.o_Q[6]
o_branchAddr[7] <= dffg32:branchAddr.o_Q[7]
o_branchAddr[8] <= dffg32:branchAddr.o_Q[8]
o_branchAddr[9] <= dffg32:branchAddr.o_Q[9]
o_branchAddr[10] <= dffg32:branchAddr.o_Q[10]
o_branchAddr[11] <= dffg32:branchAddr.o_Q[11]
o_branchAddr[12] <= dffg32:branchAddr.o_Q[12]
o_branchAddr[13] <= dffg32:branchAddr.o_Q[13]
o_branchAddr[14] <= dffg32:branchAddr.o_Q[14]
o_branchAddr[15] <= dffg32:branchAddr.o_Q[15]
o_branchAddr[16] <= dffg32:branchAddr.o_Q[16]
o_branchAddr[17] <= dffg32:branchAddr.o_Q[17]
o_branchAddr[18] <= dffg32:branchAddr.o_Q[18]
o_branchAddr[19] <= dffg32:branchAddr.o_Q[19]
o_branchAddr[20] <= dffg32:branchAddr.o_Q[20]
o_branchAddr[21] <= dffg32:branchAddr.o_Q[21]
o_branchAddr[22] <= dffg32:branchAddr.o_Q[22]
o_branchAddr[23] <= dffg32:branchAddr.o_Q[23]
o_branchAddr[24] <= dffg32:branchAddr.o_Q[24]
o_branchAddr[25] <= dffg32:branchAddr.o_Q[25]
o_branchAddr[26] <= dffg32:branchAddr.o_Q[26]
o_branchAddr[27] <= dffg32:branchAddr.o_Q[27]
o_branchAddr[28] <= dffg32:branchAddr.o_Q[28]
o_branchAddr[29] <= dffg32:branchAddr.o_Q[29]
o_branchAddr[30] <= dffg32:branchAddr.o_Q[30]
o_branchAddr[31] <= dffg32:branchAddr.o_Q[31]
o_immMuxOut[0] <= dffg32:immMuxOut.o_Q[0]
o_immMuxOut[1] <= dffg32:immMuxOut.o_Q[1]
o_immMuxOut[2] <= dffg32:immMuxOut.o_Q[2]
o_immMuxOut[3] <= dffg32:immMuxOut.o_Q[3]
o_immMuxOut[4] <= dffg32:immMuxOut.o_Q[4]
o_immMuxOut[5] <= dffg32:immMuxOut.o_Q[5]
o_immMuxOut[6] <= dffg32:immMuxOut.o_Q[6]
o_immMuxOut[7] <= dffg32:immMuxOut.o_Q[7]
o_immMuxOut[8] <= dffg32:immMuxOut.o_Q[8]
o_immMuxOut[9] <= dffg32:immMuxOut.o_Q[9]
o_immMuxOut[10] <= dffg32:immMuxOut.o_Q[10]
o_immMuxOut[11] <= dffg32:immMuxOut.o_Q[11]
o_immMuxOut[12] <= dffg32:immMuxOut.o_Q[12]
o_immMuxOut[13] <= dffg32:immMuxOut.o_Q[13]
o_immMuxOut[14] <= dffg32:immMuxOut.o_Q[14]
o_immMuxOut[15] <= dffg32:immMuxOut.o_Q[15]
o_immMuxOut[16] <= dffg32:immMuxOut.o_Q[16]
o_immMuxOut[17] <= dffg32:immMuxOut.o_Q[17]
o_immMuxOut[18] <= dffg32:immMuxOut.o_Q[18]
o_immMuxOut[19] <= dffg32:immMuxOut.o_Q[19]
o_immMuxOut[20] <= dffg32:immMuxOut.o_Q[20]
o_immMuxOut[21] <= dffg32:immMuxOut.o_Q[21]
o_immMuxOut[22] <= dffg32:immMuxOut.o_Q[22]
o_immMuxOut[23] <= dffg32:immMuxOut.o_Q[23]
o_immMuxOut[24] <= dffg32:immMuxOut.o_Q[24]
o_immMuxOut[25] <= dffg32:immMuxOut.o_Q[25]
o_immMuxOut[26] <= dffg32:immMuxOut.o_Q[26]
o_immMuxOut[27] <= dffg32:immMuxOut.o_Q[27]
o_immMuxOut[28] <= dffg32:immMuxOut.o_Q[28]
o_immMuxOut[29] <= dffg32:immMuxOut.o_Q[29]
o_immMuxOut[30] <= dffg32:immMuxOut.o_Q[30]
o_immMuxOut[31] <= dffg32:immMuxOut.o_Q[31]
o_jumpSel <= dffg:jumpSel.o_Q
o_jumpRegSel <= dffg:jumpRegSel.o_Q
o_jalSel <= dffg:jalSel.o_Q
o_memReadSel <= dffg:memReadSel.o_Q
o_regWr <= dffg:regWr.o_Q
o_Halt <= dffg:halt.o_Q
o_PC[0] <= dffg32:pc.o_Q[0]
o_PC[1] <= dffg32:pc.o_Q[1]
o_PC[2] <= dffg32:pc.o_Q[2]
o_PC[3] <= dffg32:pc.o_Q[3]
o_PC[4] <= dffg32:pc.o_Q[4]
o_PC[5] <= dffg32:pc.o_Q[5]
o_PC[6] <= dffg32:pc.o_Q[6]
o_PC[7] <= dffg32:pc.o_Q[7]
o_PC[8] <= dffg32:pc.o_Q[8]
o_PC[9] <= dffg32:pc.o_Q[9]
o_PC[10] <= dffg32:pc.o_Q[10]
o_PC[11] <= dffg32:pc.o_Q[11]
o_PC[12] <= dffg32:pc.o_Q[12]
o_PC[13] <= dffg32:pc.o_Q[13]
o_PC[14] <= dffg32:pc.o_Q[14]
o_PC[15] <= dffg32:pc.o_Q[15]
o_PC[16] <= dffg32:pc.o_Q[16]
o_PC[17] <= dffg32:pc.o_Q[17]
o_PC[18] <= dffg32:pc.o_Q[18]
o_PC[19] <= dffg32:pc.o_Q[19]
o_PC[20] <= dffg32:pc.o_Q[20]
o_PC[21] <= dffg32:pc.o_Q[21]
o_PC[22] <= dffg32:pc.o_Q[22]
o_PC[23] <= dffg32:pc.o_Q[23]
o_PC[24] <= dffg32:pc.o_Q[24]
o_PC[25] <= dffg32:pc.o_Q[25]
o_PC[26] <= dffg32:pc.o_Q[26]
o_PC[27] <= dffg32:pc.o_Q[27]
o_PC[28] <= dffg32:pc.o_Q[28]
o_PC[29] <= dffg32:pc.o_Q[29]
o_PC[30] <= dffg32:pc.o_Q[30]
o_PC[31] <= dffg32:pc.o_Q[31]


|MIPS_Processor|IDEX:IDEXRegisters|dffg:alusrc
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:aluop
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:aluop|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:aluop|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:aluop|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:aluop|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:aluop|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regDst
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regDst|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regDst|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regDst|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regDst|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regDst|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:MemWrEn
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:branchSel
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:memToRegSel
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRsIn
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRsIn|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRsIn|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRsIn|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRsIn|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRsIn|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRtIn
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRtIn|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRtIn|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRtIn|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRtIn|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:regRtIn|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:RegWrAddr
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:JaloDataWrite|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr
i_Clk => dffg:G_26bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_26bit_DFFG:25:DFFR.i_Clk
i_RST => dffg:G_26bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_26bit_DFFG:25:DFFR.i_RST
i_WE => dffg:G_26bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_26bit_DFFG:25:DFFR.i_WE
i_D[0] => dffg:G_26bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_26bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_26bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_26bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_26bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_26bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_26bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_26bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_26bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_26bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_26bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_26bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_26bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_26bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_26bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_26bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_26bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_26bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_26bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_26bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_26bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_26bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_26bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_26bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_26bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_26bit_DFFG:25:DFFR.i_D
o_Q[0] <= dffg:G_26bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_26bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_26bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_26bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_26bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_26bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_26bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_26bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_26bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_26bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_26bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_26bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_26bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_26bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_26bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_26bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_26bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_26bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_26bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_26bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_26bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_26bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_26bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_26bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_26bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_26bit_DFFG:25:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg26:jumpAddr|dffg:\G_26bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:jumpSel
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:jumpRegSel
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:jalSel
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:memReadSel
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:regWr
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg:halt
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:5:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:5:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:5:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_5bit_DFFG:5:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_5bit_DFFG:5:DFFR.o_Q


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters
i_Clk => dffg32:inst_dffg.i_Clk
i_Clk => dffg32:pc_dffg.i_Clk
i_Flush => dffg32:inst_dffg.i_RST
i_Flush => dffg32:pc_dffg.i_RST
i_Stall => dffg32:inst_dffg.i_WE
i_Stall => dffg32:pc_dffg.i_WE
i_Inst[0] => dffg32:inst_dffg.i_D[0]
i_Inst[1] => dffg32:inst_dffg.i_D[1]
i_Inst[2] => dffg32:inst_dffg.i_D[2]
i_Inst[3] => dffg32:inst_dffg.i_D[3]
i_Inst[4] => dffg32:inst_dffg.i_D[4]
i_Inst[5] => dffg32:inst_dffg.i_D[5]
i_Inst[6] => dffg32:inst_dffg.i_D[6]
i_Inst[7] => dffg32:inst_dffg.i_D[7]
i_Inst[8] => dffg32:inst_dffg.i_D[8]
i_Inst[9] => dffg32:inst_dffg.i_D[9]
i_Inst[10] => dffg32:inst_dffg.i_D[10]
i_Inst[11] => dffg32:inst_dffg.i_D[11]
i_Inst[12] => dffg32:inst_dffg.i_D[12]
i_Inst[13] => dffg32:inst_dffg.i_D[13]
i_Inst[14] => dffg32:inst_dffg.i_D[14]
i_Inst[15] => dffg32:inst_dffg.i_D[15]
i_Inst[16] => dffg32:inst_dffg.i_D[16]
i_Inst[17] => dffg32:inst_dffg.i_D[17]
i_Inst[18] => dffg32:inst_dffg.i_D[18]
i_Inst[19] => dffg32:inst_dffg.i_D[19]
i_Inst[20] => dffg32:inst_dffg.i_D[20]
i_Inst[21] => dffg32:inst_dffg.i_D[21]
i_Inst[22] => dffg32:inst_dffg.i_D[22]
i_Inst[23] => dffg32:inst_dffg.i_D[23]
i_Inst[24] => dffg32:inst_dffg.i_D[24]
i_Inst[25] => dffg32:inst_dffg.i_D[25]
i_Inst[26] => dffg32:inst_dffg.i_D[26]
i_Inst[27] => dffg32:inst_dffg.i_D[27]
i_Inst[28] => dffg32:inst_dffg.i_D[28]
i_Inst[29] => dffg32:inst_dffg.i_D[29]
i_Inst[30] => dffg32:inst_dffg.i_D[30]
i_Inst[31] => dffg32:inst_dffg.i_D[31]
i_PC[0] => dffg32:pc_dffg.i_D[0]
i_PC[1] => dffg32:pc_dffg.i_D[1]
i_PC[2] => dffg32:pc_dffg.i_D[2]
i_PC[3] => dffg32:pc_dffg.i_D[3]
i_PC[4] => dffg32:pc_dffg.i_D[4]
i_PC[5] => dffg32:pc_dffg.i_D[5]
i_PC[6] => dffg32:pc_dffg.i_D[6]
i_PC[7] => dffg32:pc_dffg.i_D[7]
i_PC[8] => dffg32:pc_dffg.i_D[8]
i_PC[9] => dffg32:pc_dffg.i_D[9]
i_PC[10] => dffg32:pc_dffg.i_D[10]
i_PC[11] => dffg32:pc_dffg.i_D[11]
i_PC[12] => dffg32:pc_dffg.i_D[12]
i_PC[13] => dffg32:pc_dffg.i_D[13]
i_PC[14] => dffg32:pc_dffg.i_D[14]
i_PC[15] => dffg32:pc_dffg.i_D[15]
i_PC[16] => dffg32:pc_dffg.i_D[16]
i_PC[17] => dffg32:pc_dffg.i_D[17]
i_PC[18] => dffg32:pc_dffg.i_D[18]
i_PC[19] => dffg32:pc_dffg.i_D[19]
i_PC[20] => dffg32:pc_dffg.i_D[20]
i_PC[21] => dffg32:pc_dffg.i_D[21]
i_PC[22] => dffg32:pc_dffg.i_D[22]
i_PC[23] => dffg32:pc_dffg.i_D[23]
i_PC[24] => dffg32:pc_dffg.i_D[24]
i_PC[25] => dffg32:pc_dffg.i_D[25]
i_PC[26] => dffg32:pc_dffg.i_D[26]
i_PC[27] => dffg32:pc_dffg.i_D[27]
i_PC[28] => dffg32:pc_dffg.i_D[28]
i_PC[29] => dffg32:pc_dffg.i_D[29]
i_PC[30] => dffg32:pc_dffg.i_D[30]
i_PC[31] => dffg32:pc_dffg.i_D[31]
o_Inst[0] <= dffg32:inst_dffg.o_Q[0]
o_Inst[1] <= dffg32:inst_dffg.o_Q[1]
o_Inst[2] <= dffg32:inst_dffg.o_Q[2]
o_Inst[3] <= dffg32:inst_dffg.o_Q[3]
o_Inst[4] <= dffg32:inst_dffg.o_Q[4]
o_Inst[5] <= dffg32:inst_dffg.o_Q[5]
o_Inst[6] <= dffg32:inst_dffg.o_Q[6]
o_Inst[7] <= dffg32:inst_dffg.o_Q[7]
o_Inst[8] <= dffg32:inst_dffg.o_Q[8]
o_Inst[9] <= dffg32:inst_dffg.o_Q[9]
o_Inst[10] <= dffg32:inst_dffg.o_Q[10]
o_Inst[11] <= dffg32:inst_dffg.o_Q[11]
o_Inst[12] <= dffg32:inst_dffg.o_Q[12]
o_Inst[13] <= dffg32:inst_dffg.o_Q[13]
o_Inst[14] <= dffg32:inst_dffg.o_Q[14]
o_Inst[15] <= dffg32:inst_dffg.o_Q[15]
o_Inst[16] <= dffg32:inst_dffg.o_Q[16]
o_Inst[17] <= dffg32:inst_dffg.o_Q[17]
o_Inst[18] <= dffg32:inst_dffg.o_Q[18]
o_Inst[19] <= dffg32:inst_dffg.o_Q[19]
o_Inst[20] <= dffg32:inst_dffg.o_Q[20]
o_Inst[21] <= dffg32:inst_dffg.o_Q[21]
o_Inst[22] <= dffg32:inst_dffg.o_Q[22]
o_Inst[23] <= dffg32:inst_dffg.o_Q[23]
o_Inst[24] <= dffg32:inst_dffg.o_Q[24]
o_Inst[25] <= dffg32:inst_dffg.o_Q[25]
o_Inst[26] <= dffg32:inst_dffg.o_Q[26]
o_Inst[27] <= dffg32:inst_dffg.o_Q[27]
o_Inst[28] <= dffg32:inst_dffg.o_Q[28]
o_Inst[29] <= dffg32:inst_dffg.o_Q[29]
o_Inst[30] <= dffg32:inst_dffg.o_Q[30]
o_Inst[31] <= dffg32:inst_dffg.o_Q[31]
o_PC[0] <= dffg32:pc_dffg.o_Q[0]
o_PC[1] <= dffg32:pc_dffg.o_Q[1]
o_PC[2] <= dffg32:pc_dffg.o_Q[2]
o_PC[3] <= dffg32:pc_dffg.o_Q[3]
o_PC[4] <= dffg32:pc_dffg.o_Q[4]
o_PC[5] <= dffg32:pc_dffg.o_Q[5]
o_PC[6] <= dffg32:pc_dffg.o_Q[6]
o_PC[7] <= dffg32:pc_dffg.o_Q[7]
o_PC[8] <= dffg32:pc_dffg.o_Q[8]
o_PC[9] <= dffg32:pc_dffg.o_Q[9]
o_PC[10] <= dffg32:pc_dffg.o_Q[10]
o_PC[11] <= dffg32:pc_dffg.o_Q[11]
o_PC[12] <= dffg32:pc_dffg.o_Q[12]
o_PC[13] <= dffg32:pc_dffg.o_Q[13]
o_PC[14] <= dffg32:pc_dffg.o_Q[14]
o_PC[15] <= dffg32:pc_dffg.o_Q[15]
o_PC[16] <= dffg32:pc_dffg.o_Q[16]
o_PC[17] <= dffg32:pc_dffg.o_Q[17]
o_PC[18] <= dffg32:pc_dffg.o_Q[18]
o_PC[19] <= dffg32:pc_dffg.o_Q[19]
o_PC[20] <= dffg32:pc_dffg.o_Q[20]
o_PC[21] <= dffg32:pc_dffg.o_Q[21]
o_PC[22] <= dffg32:pc_dffg.o_Q[22]
o_PC[23] <= dffg32:pc_dffg.o_Q[23]
o_PC[24] <= dffg32:pc_dffg.o_Q[24]
o_PC[25] <= dffg32:pc_dffg.o_Q[25]
o_PC[26] <= dffg32:pc_dffg.o_Q[26]
o_PC[27] <= dffg32:pc_dffg.o_Q[27]
o_PC[28] <= dffg32:pc_dffg.o_Q[28]
o_PC[29] <= dffg32:pc_dffg.o_Q[29]
o_PC[30] <= dffg32:pc_dffg.o_Q[30]
o_PC[31] <= dffg32:pc_dffg.o_Q[31]


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:inst_dffg|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters
i_CLK => dffg32:x1_3.i_CLK
i_CLK => dffg32:x1_5.i_CLK
i_CLK => dffg5:x2_1.i_Clk
i_CLK => dffg:x3_2.i_CLK
i_CLK => dffg:x3_4.i_CLK
i_CLK => dffg:x3_5.i_CLK
i_CLK => dffg:x3_6.i_CLK
i_CLK => dffg:x3_7.i_CLK
i_CLK => dffg:x3_9.i_CLK
i_CLK => dffg:x3_10.i_CLK
i_CLK => dffg:x3_11.i_CLK
i_CLK => dffg:x3_12.i_CLK
i_CLK => dffg32:Inst.i_CLK
i_CLK => dffg6:opCode.i_Clk
i_RST => dffg32:x1_3.i_RST
i_RST => dffg32:x1_5.i_RST
i_RST => dffg5:x2_1.i_RST
i_RST => dffg:x3_2.i_RST
i_RST => dffg:x3_4.i_RST
i_RST => dffg:x3_5.i_RST
i_RST => dffg:x3_6.i_RST
i_RST => dffg:x3_7.i_RST
i_RST => dffg:x3_9.i_RST
i_RST => dffg:x3_10.i_RST
i_RST => dffg:x3_11.i_RST
i_RST => dffg:x3_12.i_RST
i_RST => dffg32:Inst.i_RST
i_RST => dffg6:opCode.i_RST
i_EN => dffg32:x1_3.i_WE
i_EN => dffg32:x1_5.i_WE
i_EN => dffg5:x2_1.i_WE
i_EN => dffg:x3_2.i_WE
i_EN => dffg:x3_4.i_WE
i_EN => dffg:x3_5.i_WE
i_EN => dffg:x3_6.i_WE
i_EN => dffg:x3_7.i_WE
i_EN => dffg:x3_9.i_WE
i_EN => dffg:x3_10.i_WE
i_EN => dffg:x3_11.i_WE
i_EN => dffg:x3_12.i_WE
i_EN => dffg32:Inst.i_WE
i_EN => dffg6:opCode.i_WE
i_readData2[0] => dffg32:x1_3.i_D[0]
i_readData2[1] => dffg32:x1_3.i_D[1]
i_readData2[2] => dffg32:x1_3.i_D[2]
i_readData2[3] => dffg32:x1_3.i_D[3]
i_readData2[4] => dffg32:x1_3.i_D[4]
i_readData2[5] => dffg32:x1_3.i_D[5]
i_readData2[6] => dffg32:x1_3.i_D[6]
i_readData2[7] => dffg32:x1_3.i_D[7]
i_readData2[8] => dffg32:x1_3.i_D[8]
i_readData2[9] => dffg32:x1_3.i_D[9]
i_readData2[10] => dffg32:x1_3.i_D[10]
i_readData2[11] => dffg32:x1_3.i_D[11]
i_readData2[12] => dffg32:x1_3.i_D[12]
i_readData2[13] => dffg32:x1_3.i_D[13]
i_readData2[14] => dffg32:x1_3.i_D[14]
i_readData2[15] => dffg32:x1_3.i_D[15]
i_readData2[16] => dffg32:x1_3.i_D[16]
i_readData2[17] => dffg32:x1_3.i_D[17]
i_readData2[18] => dffg32:x1_3.i_D[18]
i_readData2[19] => dffg32:x1_3.i_D[19]
i_readData2[20] => dffg32:x1_3.i_D[20]
i_readData2[21] => dffg32:x1_3.i_D[21]
i_readData2[22] => dffg32:x1_3.i_D[22]
i_readData2[23] => dffg32:x1_3.i_D[23]
i_readData2[24] => dffg32:x1_3.i_D[24]
i_readData2[25] => dffg32:x1_3.i_D[25]
i_readData2[26] => dffg32:x1_3.i_D[26]
i_readData2[27] => dffg32:x1_3.i_D[27]
i_readData2[28] => dffg32:x1_3.i_D[28]
i_readData2[29] => dffg32:x1_3.i_D[29]
i_readData2[30] => dffg32:x1_3.i_D[30]
i_readData2[31] => dffg32:x1_3.i_D[31]
i_aluOut[0] => dffg32:x1_5.i_D[0]
i_aluOut[1] => dffg32:x1_5.i_D[1]
i_aluOut[2] => dffg32:x1_5.i_D[2]
i_aluOut[3] => dffg32:x1_5.i_D[3]
i_aluOut[4] => dffg32:x1_5.i_D[4]
i_aluOut[5] => dffg32:x1_5.i_D[5]
i_aluOut[6] => dffg32:x1_5.i_D[6]
i_aluOut[7] => dffg32:x1_5.i_D[7]
i_aluOut[8] => dffg32:x1_5.i_D[8]
i_aluOut[9] => dffg32:x1_5.i_D[9]
i_aluOut[10] => dffg32:x1_5.i_D[10]
i_aluOut[11] => dffg32:x1_5.i_D[11]
i_aluOut[12] => dffg32:x1_5.i_D[12]
i_aluOut[13] => dffg32:x1_5.i_D[13]
i_aluOut[14] => dffg32:x1_5.i_D[14]
i_aluOut[15] => dffg32:x1_5.i_D[15]
i_aluOut[16] => dffg32:x1_5.i_D[16]
i_aluOut[17] => dffg32:x1_5.i_D[17]
i_aluOut[18] => dffg32:x1_5.i_D[18]
i_aluOut[19] => dffg32:x1_5.i_D[19]
i_aluOut[20] => dffg32:x1_5.i_D[20]
i_aluOut[21] => dffg32:x1_5.i_D[21]
i_aluOut[22] => dffg32:x1_5.i_D[22]
i_aluOut[23] => dffg32:x1_5.i_D[23]
i_aluOut[24] => dffg32:x1_5.i_D[24]
i_aluOut[25] => dffg32:x1_5.i_D[25]
i_aluOut[26] => dffg32:x1_5.i_D[26]
i_aluOut[27] => dffg32:x1_5.i_D[27]
i_aluOut[28] => dffg32:x1_5.i_D[28]
i_aluOut[29] => dffg32:x1_5.i_D[29]
i_aluOut[30] => dffg32:x1_5.i_D[30]
i_aluOut[31] => dffg32:x1_5.i_D[31]
i_writeReg[0] => dffg5:x2_1.i_D[0]
i_writeReg[1] => dffg5:x2_1.i_D[1]
i_writeReg[2] => dffg5:x2_1.i_D[2]
i_writeReg[3] => dffg5:x2_1.i_D[3]
i_writeReg[4] => dffg5:x2_1.i_D[4]
i_overflow => dffg:x3_2.i_D
i_MemtoReg => dffg:x3_4.i_D
i_weMem => dffg:x3_5.i_D
i_weReg => dffg:x3_6.i_D
i_DMemRead => dffg:x3_7.i_D
i_halt => dffg:x3_9.i_D
i_imm => dffg:x3_10.i_D
i_inst[0] => dffg32:Inst.i_D[0]
i_inst[1] => dffg32:Inst.i_D[1]
i_inst[2] => dffg32:Inst.i_D[2]
i_inst[3] => dffg32:Inst.i_D[3]
i_inst[4] => dffg32:Inst.i_D[4]
i_inst[5] => dffg32:Inst.i_D[5]
i_inst[6] => dffg32:Inst.i_D[6]
i_inst[7] => dffg32:Inst.i_D[7]
i_inst[8] => dffg32:Inst.i_D[8]
i_inst[9] => dffg32:Inst.i_D[9]
i_inst[10] => dffg32:Inst.i_D[10]
i_inst[11] => dffg32:Inst.i_D[11]
i_inst[12] => dffg32:Inst.i_D[12]
i_inst[13] => dffg32:Inst.i_D[13]
i_inst[14] => dffg32:Inst.i_D[14]
i_inst[15] => dffg32:Inst.i_D[15]
i_inst[16] => dffg32:Inst.i_D[16]
i_inst[17] => dffg32:Inst.i_D[17]
i_inst[18] => dffg32:Inst.i_D[18]
i_inst[19] => dffg32:Inst.i_D[19]
i_inst[20] => dffg32:Inst.i_D[20]
i_inst[21] => dffg32:Inst.i_D[21]
i_inst[22] => dffg32:Inst.i_D[22]
i_inst[23] => dffg32:Inst.i_D[23]
i_inst[24] => dffg32:Inst.i_D[24]
i_inst[25] => dffg32:Inst.i_D[25]
i_inst[26] => dffg32:Inst.i_D[26]
i_inst[27] => dffg32:Inst.i_D[27]
i_inst[28] => dffg32:Inst.i_D[28]
i_inst[29] => dffg32:Inst.i_D[29]
i_inst[30] => dffg32:Inst.i_D[30]
i_inst[31] => dffg32:Inst.i_D[31]
o_inst[0] <= dffg32:Inst.o_Q[0]
o_inst[1] <= dffg32:Inst.o_Q[1]
o_inst[2] <= dffg32:Inst.o_Q[2]
o_inst[3] <= dffg32:Inst.o_Q[3]
o_inst[4] <= dffg32:Inst.o_Q[4]
o_inst[5] <= dffg32:Inst.o_Q[5]
o_inst[6] <= dffg32:Inst.o_Q[6]
o_inst[7] <= dffg32:Inst.o_Q[7]
o_inst[8] <= dffg32:Inst.o_Q[8]
o_inst[9] <= dffg32:Inst.o_Q[9]
o_inst[10] <= dffg32:Inst.o_Q[10]
o_inst[11] <= dffg32:Inst.o_Q[11]
o_inst[12] <= dffg32:Inst.o_Q[12]
o_inst[13] <= dffg32:Inst.o_Q[13]
o_inst[14] <= dffg32:Inst.o_Q[14]
o_inst[15] <= dffg32:Inst.o_Q[15]
o_inst[16] <= dffg32:Inst.o_Q[16]
o_inst[17] <= dffg32:Inst.o_Q[17]
o_inst[18] <= dffg32:Inst.o_Q[18]
o_inst[19] <= dffg32:Inst.o_Q[19]
o_inst[20] <= dffg32:Inst.o_Q[20]
o_inst[21] <= dffg32:Inst.o_Q[21]
o_inst[22] <= dffg32:Inst.o_Q[22]
o_inst[23] <= dffg32:Inst.o_Q[23]
o_inst[24] <= dffg32:Inst.o_Q[24]
o_inst[25] <= dffg32:Inst.o_Q[25]
o_inst[26] <= dffg32:Inst.o_Q[26]
o_inst[27] <= dffg32:Inst.o_Q[27]
o_inst[28] <= dffg32:Inst.o_Q[28]
o_inst[29] <= dffg32:Inst.o_Q[29]
o_inst[30] <= dffg32:Inst.o_Q[30]
o_inst[31] <= dffg32:Inst.o_Q[31]
i_branch => dffg:x3_11.i_D
o_branch <= dffg:x3_11.o_Q
i_jump => dffg:x3_12.i_D
o_jump <= dffg:x3_12.o_Q
i_opcode[0] => dffg6:opCode.i_D[0]
i_opcode[1] => dffg6:opCode.i_D[1]
i_opcode[2] => dffg6:opCode.i_D[2]
i_opcode[3] => dffg6:opCode.i_D[3]
i_opcode[4] => dffg6:opCode.i_D[4]
i_opcode[5] => dffg6:opCode.i_D[5]
o_opcode[0] <= dffg6:opCode.o_Q[0]
o_opcode[1] <= dffg6:opCode.o_Q[1]
o_opcode[2] <= dffg6:opCode.o_Q[2]
o_opcode[3] <= dffg6:opCode.o_Q[3]
o_opcode[4] <= dffg6:opCode.o_Q[4]
o_opcode[5] <= dffg6:opCode.o_Q[5]
o_readData2[0] <= dffg32:x1_3.o_Q[0]
o_readData2[1] <= dffg32:x1_3.o_Q[1]
o_readData2[2] <= dffg32:x1_3.o_Q[2]
o_readData2[3] <= dffg32:x1_3.o_Q[3]
o_readData2[4] <= dffg32:x1_3.o_Q[4]
o_readData2[5] <= dffg32:x1_3.o_Q[5]
o_readData2[6] <= dffg32:x1_3.o_Q[6]
o_readData2[7] <= dffg32:x1_3.o_Q[7]
o_readData2[8] <= dffg32:x1_3.o_Q[8]
o_readData2[9] <= dffg32:x1_3.o_Q[9]
o_readData2[10] <= dffg32:x1_3.o_Q[10]
o_readData2[11] <= dffg32:x1_3.o_Q[11]
o_readData2[12] <= dffg32:x1_3.o_Q[12]
o_readData2[13] <= dffg32:x1_3.o_Q[13]
o_readData2[14] <= dffg32:x1_3.o_Q[14]
o_readData2[15] <= dffg32:x1_3.o_Q[15]
o_readData2[16] <= dffg32:x1_3.o_Q[16]
o_readData2[17] <= dffg32:x1_3.o_Q[17]
o_readData2[18] <= dffg32:x1_3.o_Q[18]
o_readData2[19] <= dffg32:x1_3.o_Q[19]
o_readData2[20] <= dffg32:x1_3.o_Q[20]
o_readData2[21] <= dffg32:x1_3.o_Q[21]
o_readData2[22] <= dffg32:x1_3.o_Q[22]
o_readData2[23] <= dffg32:x1_3.o_Q[23]
o_readData2[24] <= dffg32:x1_3.o_Q[24]
o_readData2[25] <= dffg32:x1_3.o_Q[25]
o_readData2[26] <= dffg32:x1_3.o_Q[26]
o_readData2[27] <= dffg32:x1_3.o_Q[27]
o_readData2[28] <= dffg32:x1_3.o_Q[28]
o_readData2[29] <= dffg32:x1_3.o_Q[29]
o_readData2[30] <= dffg32:x1_3.o_Q[30]
o_readData2[31] <= dffg32:x1_3.o_Q[31]
o_aluOut[0] <= dffg32:x1_5.o_Q[0]
o_aluOut[1] <= dffg32:x1_5.o_Q[1]
o_aluOut[2] <= dffg32:x1_5.o_Q[2]
o_aluOut[3] <= dffg32:x1_5.o_Q[3]
o_aluOut[4] <= dffg32:x1_5.o_Q[4]
o_aluOut[5] <= dffg32:x1_5.o_Q[5]
o_aluOut[6] <= dffg32:x1_5.o_Q[6]
o_aluOut[7] <= dffg32:x1_5.o_Q[7]
o_aluOut[8] <= dffg32:x1_5.o_Q[8]
o_aluOut[9] <= dffg32:x1_5.o_Q[9]
o_aluOut[10] <= dffg32:x1_5.o_Q[10]
o_aluOut[11] <= dffg32:x1_5.o_Q[11]
o_aluOut[12] <= dffg32:x1_5.o_Q[12]
o_aluOut[13] <= dffg32:x1_5.o_Q[13]
o_aluOut[14] <= dffg32:x1_5.o_Q[14]
o_aluOut[15] <= dffg32:x1_5.o_Q[15]
o_aluOut[16] <= dffg32:x1_5.o_Q[16]
o_aluOut[17] <= dffg32:x1_5.o_Q[17]
o_aluOut[18] <= dffg32:x1_5.o_Q[18]
o_aluOut[19] <= dffg32:x1_5.o_Q[19]
o_aluOut[20] <= dffg32:x1_5.o_Q[20]
o_aluOut[21] <= dffg32:x1_5.o_Q[21]
o_aluOut[22] <= dffg32:x1_5.o_Q[22]
o_aluOut[23] <= dffg32:x1_5.o_Q[23]
o_aluOut[24] <= dffg32:x1_5.o_Q[24]
o_aluOut[25] <= dffg32:x1_5.o_Q[25]
o_aluOut[26] <= dffg32:x1_5.o_Q[26]
o_aluOut[27] <= dffg32:x1_5.o_Q[27]
o_aluOut[28] <= dffg32:x1_5.o_Q[28]
o_aluOut[29] <= dffg32:x1_5.o_Q[29]
o_aluOut[30] <= dffg32:x1_5.o_Q[30]
o_aluOut[31] <= dffg32:x1_5.o_Q[31]
o_writeReg[0] <= dffg5:x2_1.o_Q[0]
o_writeReg[1] <= dffg5:x2_1.o_Q[1]
o_writeReg[2] <= dffg5:x2_1.o_Q[2]
o_writeReg[3] <= dffg5:x2_1.o_Q[3]
o_writeReg[4] <= dffg5:x2_1.o_Q[4]
o_overflow <= dffg:x3_2.o_Q
o_MemtoReg <= dffg:x3_4.o_Q
o_weMem <= dffg:x3_5.o_Q
o_weReg <= dffg:x3_6.o_Q
o_DMemRead <= dffg:x3_7.o_Q
o_halt <= dffg:x3_9.o_Q
o_imm <= dffg:x3_10.o_Q


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg5:x2_1
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_2
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_4
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_5
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_6
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_7
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_9
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_10
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_11
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg:x3_12
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:5:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:5:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:5:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_5bit_DFFG:5:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_5bit_DFFG:5:DFFR.o_Q


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters
i_CLK => dffg32:x1_3.i_CLK
i_CLK => dffg32:x1_5.i_CLK
i_CLK => dffg5:x2_1.i_Clk
i_CLK => dffg:x3_2.i_CLK
i_CLK => dffg:x3_4.i_CLK
i_CLK => dffg:x3_5.i_CLK
i_CLK => dffg:x3_7.i_CLK
i_CLK => dffg:x3_8.i_CLK
i_CLK => dffg:x3_9.i_CLK
i_CLK => dffg:x3_10.i_CLK
i_CLK => dffg32:Inst.i_CLK
i_CLK => dffg6:x3_11.i_Clk
i_RST => dffg32:x1_3.i_RST
i_RST => dffg32:x1_5.i_RST
i_RST => dffg5:x2_1.i_RST
i_RST => dffg:x3_2.i_RST
i_RST => dffg:x3_4.i_RST
i_RST => dffg:x3_5.i_RST
i_RST => dffg:x3_7.i_RST
i_RST => dffg:x3_8.i_RST
i_RST => dffg:x3_9.i_RST
i_RST => dffg:x3_10.i_RST
i_RST => dffg32:Inst.i_RST
i_RST => dffg6:x3_11.i_RST
i_EN => dffg32:x1_3.i_WE
i_EN => dffg32:x1_5.i_WE
i_EN => dffg5:x2_1.i_WE
i_EN => dffg:x3_2.i_WE
i_EN => dffg:x3_4.i_WE
i_EN => dffg:x3_5.i_WE
i_EN => dffg:x3_7.i_WE
i_EN => dffg:x3_8.i_WE
i_EN => dffg:x3_9.i_WE
i_EN => dffg:x3_10.i_WE
i_EN => dffg32:Inst.i_WE
i_EN => dffg6:x3_11.i_WE
i_memReadData[0] => dffg32:x1_3.i_D[0]
i_memReadData[1] => dffg32:x1_3.i_D[1]
i_memReadData[2] => dffg32:x1_3.i_D[2]
i_memReadData[3] => dffg32:x1_3.i_D[3]
i_memReadData[4] => dffg32:x1_3.i_D[4]
i_memReadData[5] => dffg32:x1_3.i_D[5]
i_memReadData[6] => dffg32:x1_3.i_D[6]
i_memReadData[7] => dffg32:x1_3.i_D[7]
i_memReadData[8] => dffg32:x1_3.i_D[8]
i_memReadData[9] => dffg32:x1_3.i_D[9]
i_memReadData[10] => dffg32:x1_3.i_D[10]
i_memReadData[11] => dffg32:x1_3.i_D[11]
i_memReadData[12] => dffg32:x1_3.i_D[12]
i_memReadData[13] => dffg32:x1_3.i_D[13]
i_memReadData[14] => dffg32:x1_3.i_D[14]
i_memReadData[15] => dffg32:x1_3.i_D[15]
i_memReadData[16] => dffg32:x1_3.i_D[16]
i_memReadData[17] => dffg32:x1_3.i_D[17]
i_memReadData[18] => dffg32:x1_3.i_D[18]
i_memReadData[19] => dffg32:x1_3.i_D[19]
i_memReadData[20] => dffg32:x1_3.i_D[20]
i_memReadData[21] => dffg32:x1_3.i_D[21]
i_memReadData[22] => dffg32:x1_3.i_D[22]
i_memReadData[23] => dffg32:x1_3.i_D[23]
i_memReadData[24] => dffg32:x1_3.i_D[24]
i_memReadData[25] => dffg32:x1_3.i_D[25]
i_memReadData[26] => dffg32:x1_3.i_D[26]
i_memReadData[27] => dffg32:x1_3.i_D[27]
i_memReadData[28] => dffg32:x1_3.i_D[28]
i_memReadData[29] => dffg32:x1_3.i_D[29]
i_memReadData[30] => dffg32:x1_3.i_D[30]
i_memReadData[31] => dffg32:x1_3.i_D[31]
i_aluOut[0] => dffg32:x1_5.i_D[0]
i_aluOut[1] => dffg32:x1_5.i_D[1]
i_aluOut[2] => dffg32:x1_5.i_D[2]
i_aluOut[3] => dffg32:x1_5.i_D[3]
i_aluOut[4] => dffg32:x1_5.i_D[4]
i_aluOut[5] => dffg32:x1_5.i_D[5]
i_aluOut[6] => dffg32:x1_5.i_D[6]
i_aluOut[7] => dffg32:x1_5.i_D[7]
i_aluOut[8] => dffg32:x1_5.i_D[8]
i_aluOut[9] => dffg32:x1_5.i_D[9]
i_aluOut[10] => dffg32:x1_5.i_D[10]
i_aluOut[11] => dffg32:x1_5.i_D[11]
i_aluOut[12] => dffg32:x1_5.i_D[12]
i_aluOut[13] => dffg32:x1_5.i_D[13]
i_aluOut[14] => dffg32:x1_5.i_D[14]
i_aluOut[15] => dffg32:x1_5.i_D[15]
i_aluOut[16] => dffg32:x1_5.i_D[16]
i_aluOut[17] => dffg32:x1_5.i_D[17]
i_aluOut[18] => dffg32:x1_5.i_D[18]
i_aluOut[19] => dffg32:x1_5.i_D[19]
i_aluOut[20] => dffg32:x1_5.i_D[20]
i_aluOut[21] => dffg32:x1_5.i_D[21]
i_aluOut[22] => dffg32:x1_5.i_D[22]
i_aluOut[23] => dffg32:x1_5.i_D[23]
i_aluOut[24] => dffg32:x1_5.i_D[24]
i_aluOut[25] => dffg32:x1_5.i_D[25]
i_aluOut[26] => dffg32:x1_5.i_D[26]
i_aluOut[27] => dffg32:x1_5.i_D[27]
i_aluOut[28] => dffg32:x1_5.i_D[28]
i_aluOut[29] => dffg32:x1_5.i_D[29]
i_aluOut[30] => dffg32:x1_5.i_D[30]
i_aluOut[31] => dffg32:x1_5.i_D[31]
i_writeReg[0] => dffg5:x2_1.i_D[0]
i_writeReg[1] => dffg5:x2_1.i_D[1]
i_writeReg[2] => dffg5:x2_1.i_D[2]
i_writeReg[3] => dffg5:x2_1.i_D[3]
i_writeReg[4] => dffg5:x2_1.i_D[4]
i_overflow => dffg:x3_2.i_D
i_MemtoReg => dffg:x3_4.i_D
i_weReg => dffg:x3_5.i_D
i_halt => dffg:x3_7.i_D
i_imm => dffg:x3_8.i_D
i_branch => dffg:x3_9.i_D
o_branch <= dffg:x3_9.o_Q
i_jump => dffg:x3_10.i_D
o_jump <= dffg:x3_10.o_Q
i_inst[0] => dffg32:Inst.i_D[0]
i_inst[1] => dffg32:Inst.i_D[1]
i_inst[2] => dffg32:Inst.i_D[2]
i_inst[3] => dffg32:Inst.i_D[3]
i_inst[4] => dffg32:Inst.i_D[4]
i_inst[5] => dffg32:Inst.i_D[5]
i_inst[6] => dffg32:Inst.i_D[6]
i_inst[7] => dffg32:Inst.i_D[7]
i_inst[8] => dffg32:Inst.i_D[8]
i_inst[9] => dffg32:Inst.i_D[9]
i_inst[10] => dffg32:Inst.i_D[10]
i_inst[11] => dffg32:Inst.i_D[11]
i_inst[12] => dffg32:Inst.i_D[12]
i_inst[13] => dffg32:Inst.i_D[13]
i_inst[14] => dffg32:Inst.i_D[14]
i_inst[15] => dffg32:Inst.i_D[15]
i_inst[16] => dffg32:Inst.i_D[16]
i_inst[17] => dffg32:Inst.i_D[17]
i_inst[18] => dffg32:Inst.i_D[18]
i_inst[19] => dffg32:Inst.i_D[19]
i_inst[20] => dffg32:Inst.i_D[20]
i_inst[21] => dffg32:Inst.i_D[21]
i_inst[22] => dffg32:Inst.i_D[22]
i_inst[23] => dffg32:Inst.i_D[23]
i_inst[24] => dffg32:Inst.i_D[24]
i_inst[25] => dffg32:Inst.i_D[25]
i_inst[26] => dffg32:Inst.i_D[26]
i_inst[27] => dffg32:Inst.i_D[27]
i_inst[28] => dffg32:Inst.i_D[28]
i_inst[29] => dffg32:Inst.i_D[29]
i_inst[30] => dffg32:Inst.i_D[30]
i_inst[31] => dffg32:Inst.i_D[31]
o_inst[0] <= dffg32:Inst.o_Q[0]
o_inst[1] <= dffg32:Inst.o_Q[1]
o_inst[2] <= dffg32:Inst.o_Q[2]
o_inst[3] <= dffg32:Inst.o_Q[3]
o_inst[4] <= dffg32:Inst.o_Q[4]
o_inst[5] <= dffg32:Inst.o_Q[5]
o_inst[6] <= dffg32:Inst.o_Q[6]
o_inst[7] <= dffg32:Inst.o_Q[7]
o_inst[8] <= dffg32:Inst.o_Q[8]
o_inst[9] <= dffg32:Inst.o_Q[9]
o_inst[10] <= dffg32:Inst.o_Q[10]
o_inst[11] <= dffg32:Inst.o_Q[11]
o_inst[12] <= dffg32:Inst.o_Q[12]
o_inst[13] <= dffg32:Inst.o_Q[13]
o_inst[14] <= dffg32:Inst.o_Q[14]
o_inst[15] <= dffg32:Inst.o_Q[15]
o_inst[16] <= dffg32:Inst.o_Q[16]
o_inst[17] <= dffg32:Inst.o_Q[17]
o_inst[18] <= dffg32:Inst.o_Q[18]
o_inst[19] <= dffg32:Inst.o_Q[19]
o_inst[20] <= dffg32:Inst.o_Q[20]
o_inst[21] <= dffg32:Inst.o_Q[21]
o_inst[22] <= dffg32:Inst.o_Q[22]
o_inst[23] <= dffg32:Inst.o_Q[23]
o_inst[24] <= dffg32:Inst.o_Q[24]
o_inst[25] <= dffg32:Inst.o_Q[25]
o_inst[26] <= dffg32:Inst.o_Q[26]
o_inst[27] <= dffg32:Inst.o_Q[27]
o_inst[28] <= dffg32:Inst.o_Q[28]
o_inst[29] <= dffg32:Inst.o_Q[29]
o_inst[30] <= dffg32:Inst.o_Q[30]
o_inst[31] <= dffg32:Inst.o_Q[31]
i_opcode[0] => dffg6:x3_11.i_D[0]
i_opcode[1] => dffg6:x3_11.i_D[1]
i_opcode[2] => dffg6:x3_11.i_D[2]
i_opcode[3] => dffg6:x3_11.i_D[3]
i_opcode[4] => dffg6:x3_11.i_D[4]
i_opcode[5] => dffg6:x3_11.i_D[5]
o_opcode[0] <= dffg6:x3_11.o_Q[0]
o_opcode[1] <= dffg6:x3_11.o_Q[1]
o_opcode[2] <= dffg6:x3_11.o_Q[2]
o_opcode[3] <= dffg6:x3_11.o_Q[3]
o_opcode[4] <= dffg6:x3_11.o_Q[4]
o_opcode[5] <= dffg6:x3_11.o_Q[5]
o_memReadData[0] <= dffg32:x1_3.o_Q[0]
o_memReadData[1] <= dffg32:x1_3.o_Q[1]
o_memReadData[2] <= dffg32:x1_3.o_Q[2]
o_memReadData[3] <= dffg32:x1_3.o_Q[3]
o_memReadData[4] <= dffg32:x1_3.o_Q[4]
o_memReadData[5] <= dffg32:x1_3.o_Q[5]
o_memReadData[6] <= dffg32:x1_3.o_Q[6]
o_memReadData[7] <= dffg32:x1_3.o_Q[7]
o_memReadData[8] <= dffg32:x1_3.o_Q[8]
o_memReadData[9] <= dffg32:x1_3.o_Q[9]
o_memReadData[10] <= dffg32:x1_3.o_Q[10]
o_memReadData[11] <= dffg32:x1_3.o_Q[11]
o_memReadData[12] <= dffg32:x1_3.o_Q[12]
o_memReadData[13] <= dffg32:x1_3.o_Q[13]
o_memReadData[14] <= dffg32:x1_3.o_Q[14]
o_memReadData[15] <= dffg32:x1_3.o_Q[15]
o_memReadData[16] <= dffg32:x1_3.o_Q[16]
o_memReadData[17] <= dffg32:x1_3.o_Q[17]
o_memReadData[18] <= dffg32:x1_3.o_Q[18]
o_memReadData[19] <= dffg32:x1_3.o_Q[19]
o_memReadData[20] <= dffg32:x1_3.o_Q[20]
o_memReadData[21] <= dffg32:x1_3.o_Q[21]
o_memReadData[22] <= dffg32:x1_3.o_Q[22]
o_memReadData[23] <= dffg32:x1_3.o_Q[23]
o_memReadData[24] <= dffg32:x1_3.o_Q[24]
o_memReadData[25] <= dffg32:x1_3.o_Q[25]
o_memReadData[26] <= dffg32:x1_3.o_Q[26]
o_memReadData[27] <= dffg32:x1_3.o_Q[27]
o_memReadData[28] <= dffg32:x1_3.o_Q[28]
o_memReadData[29] <= dffg32:x1_3.o_Q[29]
o_memReadData[30] <= dffg32:x1_3.o_Q[30]
o_memReadData[31] <= dffg32:x1_3.o_Q[31]
o_aluOut[0] <= dffg32:x1_5.o_Q[0]
o_aluOut[1] <= dffg32:x1_5.o_Q[1]
o_aluOut[2] <= dffg32:x1_5.o_Q[2]
o_aluOut[3] <= dffg32:x1_5.o_Q[3]
o_aluOut[4] <= dffg32:x1_5.o_Q[4]
o_aluOut[5] <= dffg32:x1_5.o_Q[5]
o_aluOut[6] <= dffg32:x1_5.o_Q[6]
o_aluOut[7] <= dffg32:x1_5.o_Q[7]
o_aluOut[8] <= dffg32:x1_5.o_Q[8]
o_aluOut[9] <= dffg32:x1_5.o_Q[9]
o_aluOut[10] <= dffg32:x1_5.o_Q[10]
o_aluOut[11] <= dffg32:x1_5.o_Q[11]
o_aluOut[12] <= dffg32:x1_5.o_Q[12]
o_aluOut[13] <= dffg32:x1_5.o_Q[13]
o_aluOut[14] <= dffg32:x1_5.o_Q[14]
o_aluOut[15] <= dffg32:x1_5.o_Q[15]
o_aluOut[16] <= dffg32:x1_5.o_Q[16]
o_aluOut[17] <= dffg32:x1_5.o_Q[17]
o_aluOut[18] <= dffg32:x1_5.o_Q[18]
o_aluOut[19] <= dffg32:x1_5.o_Q[19]
o_aluOut[20] <= dffg32:x1_5.o_Q[20]
o_aluOut[21] <= dffg32:x1_5.o_Q[21]
o_aluOut[22] <= dffg32:x1_5.o_Q[22]
o_aluOut[23] <= dffg32:x1_5.o_Q[23]
o_aluOut[24] <= dffg32:x1_5.o_Q[24]
o_aluOut[25] <= dffg32:x1_5.o_Q[25]
o_aluOut[26] <= dffg32:x1_5.o_Q[26]
o_aluOut[27] <= dffg32:x1_5.o_Q[27]
o_aluOut[28] <= dffg32:x1_5.o_Q[28]
o_aluOut[29] <= dffg32:x1_5.o_Q[29]
o_aluOut[30] <= dffg32:x1_5.o_Q[30]
o_aluOut[31] <= dffg32:x1_5.o_Q[31]
o_writeReg[0] <= dffg5:x2_1.o_Q[0]
o_writeReg[1] <= dffg5:x2_1.o_Q[1]
o_writeReg[2] <= dffg5:x2_1.o_Q[2]
o_writeReg[3] <= dffg5:x2_1.o_Q[3]
o_writeReg[4] <= dffg5:x2_1.o_Q[4]
o_overflow <= dffg:x3_2.o_Q
o_MemtoReg <= dffg:x3_4.o_Q
o_weReg <= dffg:x3_5.o_Q
o_halt <= dffg:x3_7.o_Q
o_imm <= dffg:x3_8.o_Q


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg5:x2_1
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_2
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_4
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_5
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_7
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_8
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_9
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg:x3_10
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst
i_Clk => dffg:G_32bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:5:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:6:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:7:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:8:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:9:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:10:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:11:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:12:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:13:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:14:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:15:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:16:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:17:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:18:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:19:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:20:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:21:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:22:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:23:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:24:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:25:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:26:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:27:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:28:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:29:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:30:DFFR.i_Clk
i_Clk => dffg:G_32bit_DFFG:31:DFFR.i_Clk
i_RST => dffg:G_32bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:5:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:6:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:7:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:8:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:9:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:10:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:11:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:12:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:13:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:14:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:15:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:16:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:17:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:18:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:19:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:20:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:21:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:22:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:23:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:24:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:25:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:26:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:27:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:28:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:29:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:30:DFFR.i_RST
i_RST => dffg:G_32bit_DFFG:31:DFFR.i_RST
i_WE => dffg:G_32bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:5:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:6:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:7:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:8:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:9:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:10:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:11:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:12:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:13:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:14:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:15:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:16:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:17:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:18:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:19:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:20:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:21:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:22:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:23:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:24:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:25:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:26:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:27:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:28:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:29:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:30:DFFR.i_WE
i_WE => dffg:G_32bit_DFFG:31:DFFR.i_WE
i_D[0] => dffg:G_32bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_32bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_32bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_32bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_32bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_32bit_DFFG:5:DFFR.i_D
i_D[6] => dffg:G_32bit_DFFG:6:DFFR.i_D
i_D[7] => dffg:G_32bit_DFFG:7:DFFR.i_D
i_D[8] => dffg:G_32bit_DFFG:8:DFFR.i_D
i_D[9] => dffg:G_32bit_DFFG:9:DFFR.i_D
i_D[10] => dffg:G_32bit_DFFG:10:DFFR.i_D
i_D[11] => dffg:G_32bit_DFFG:11:DFFR.i_D
i_D[12] => dffg:G_32bit_DFFG:12:DFFR.i_D
i_D[13] => dffg:G_32bit_DFFG:13:DFFR.i_D
i_D[14] => dffg:G_32bit_DFFG:14:DFFR.i_D
i_D[15] => dffg:G_32bit_DFFG:15:DFFR.i_D
i_D[16] => dffg:G_32bit_DFFG:16:DFFR.i_D
i_D[17] => dffg:G_32bit_DFFG:17:DFFR.i_D
i_D[18] => dffg:G_32bit_DFFG:18:DFFR.i_D
i_D[19] => dffg:G_32bit_DFFG:19:DFFR.i_D
i_D[20] => dffg:G_32bit_DFFG:20:DFFR.i_D
i_D[21] => dffg:G_32bit_DFFG:21:DFFR.i_D
i_D[22] => dffg:G_32bit_DFFG:22:DFFR.i_D
i_D[23] => dffg:G_32bit_DFFG:23:DFFR.i_D
i_D[24] => dffg:G_32bit_DFFG:24:DFFR.i_D
i_D[25] => dffg:G_32bit_DFFG:25:DFFR.i_D
i_D[26] => dffg:G_32bit_DFFG:26:DFFR.i_D
i_D[27] => dffg:G_32bit_DFFG:27:DFFR.i_D
i_D[28] => dffg:G_32bit_DFFG:28:DFFR.i_D
i_D[29] => dffg:G_32bit_DFFG:29:DFFR.i_D
i_D[30] => dffg:G_32bit_DFFG:30:DFFR.i_D
i_D[31] => dffg:G_32bit_DFFG:31:DFFR.i_D
o_Q[0] <= dffg:G_32bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_32bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_32bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_32bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_32bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_32bit_DFFG:5:DFFR.o_Q
o_Q[6] <= dffg:G_32bit_DFFG:6:DFFR.o_Q
o_Q[7] <= dffg:G_32bit_DFFG:7:DFFR.o_Q
o_Q[8] <= dffg:G_32bit_DFFG:8:DFFR.o_Q
o_Q[9] <= dffg:G_32bit_DFFG:9:DFFR.o_Q
o_Q[10] <= dffg:G_32bit_DFFG:10:DFFR.o_Q
o_Q[11] <= dffg:G_32bit_DFFG:11:DFFR.o_Q
o_Q[12] <= dffg:G_32bit_DFFG:12:DFFR.o_Q
o_Q[13] <= dffg:G_32bit_DFFG:13:DFFR.o_Q
o_Q[14] <= dffg:G_32bit_DFFG:14:DFFR.o_Q
o_Q[15] <= dffg:G_32bit_DFFG:15:DFFR.o_Q
o_Q[16] <= dffg:G_32bit_DFFG:16:DFFR.o_Q
o_Q[17] <= dffg:G_32bit_DFFG:17:DFFR.o_Q
o_Q[18] <= dffg:G_32bit_DFFG:18:DFFR.o_Q
o_Q[19] <= dffg:G_32bit_DFFG:19:DFFR.o_Q
o_Q[20] <= dffg:G_32bit_DFFG:20:DFFR.o_Q
o_Q[21] <= dffg:G_32bit_DFFG:21:DFFR.o_Q
o_Q[22] <= dffg:G_32bit_DFFG:22:DFFR.o_Q
o_Q[23] <= dffg:G_32bit_DFFG:23:DFFR.o_Q
o_Q[24] <= dffg:G_32bit_DFFG:24:DFFR.o_Q
o_Q[25] <= dffg:G_32bit_DFFG:25:DFFR.o_Q
o_Q[26] <= dffg:G_32bit_DFFG:26:DFFR.o_Q
o_Q[27] <= dffg:G_32bit_DFFG:27:DFFR.o_Q
o_Q[28] <= dffg:G_32bit_DFFG:28:DFFR.o_Q
o_Q[29] <= dffg:G_32bit_DFFG:29:DFFR.o_Q
o_Q[30] <= dffg:G_32bit_DFFG:30:DFFR.o_Q
o_Q[31] <= dffg:G_32bit_DFFG:31:DFFR.o_Q


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:21:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:22:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:24:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:25:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:26:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:27:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:28:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:29:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:30:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:31:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11
i_Clk => dffg:G_5bit_DFFG:0:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:1:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:2:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:3:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:4:DFFR.i_Clk
i_Clk => dffg:G_5bit_DFFG:5:DFFR.i_Clk
i_RST => dffg:G_5bit_DFFG:0:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:1:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:2:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:3:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:4:DFFR.i_RST
i_RST => dffg:G_5bit_DFFG:5:DFFR.i_RST
i_WE => dffg:G_5bit_DFFG:0:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:1:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:2:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:3:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:4:DFFR.i_WE
i_WE => dffg:G_5bit_DFFG:5:DFFR.i_WE
i_D[0] => dffg:G_5bit_DFFG:0:DFFR.i_D
i_D[1] => dffg:G_5bit_DFFG:1:DFFR.i_D
i_D[2] => dffg:G_5bit_DFFG:2:DFFR.i_D
i_D[3] => dffg:G_5bit_DFFG:3:DFFR.i_D
i_D[4] => dffg:G_5bit_DFFG:4:DFFR.i_D
i_D[5] => dffg:G_5bit_DFFG:5:DFFR.i_D
o_Q[0] <= dffg:G_5bit_DFFG:0:DFFR.o_Q
o_Q[1] <= dffg:G_5bit_DFFG:1:DFFR.o_Q
o_Q[2] <= dffg:G_5bit_DFFG:2:DFFR.o_Q
o_Q[3] <= dffg:G_5bit_DFFG:3:DFFR.o_Q
o_Q[4] <= dffg:G_5bit_DFFG:4:DFFR.o_Q
o_Q[5] <= dffg:G_5bit_DFFG:5:DFFR.o_Q


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11|dffg:\G_5bit_DFFG:0:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11|dffg:\G_5bit_DFFG:1:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11|dffg:\G_5bit_DFFG:2:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11|dffg:\G_5bit_DFFG:3:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11|dffg:\G_5bit_DFFG:4:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB:MEMWBRegisters|dffg6:x3_11|dffg:\G_5bit_DFFG:5:DFFR
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|HazardController:HazardUnitNew
i_ReadRegRSID[0] => Equal0.IN4
i_ReadRegRSID[0] => Equal6.IN4
i_ReadRegRSID[0] => Equal11.IN4
i_ReadRegRSID[0] => Equal13.IN4
i_ReadRegRSID[1] => Equal0.IN3
i_ReadRegRSID[1] => Equal6.IN3
i_ReadRegRSID[1] => Equal11.IN3
i_ReadRegRSID[1] => Equal13.IN3
i_ReadRegRSID[2] => Equal0.IN2
i_ReadRegRSID[2] => Equal6.IN2
i_ReadRegRSID[2] => Equal11.IN2
i_ReadRegRSID[2] => Equal13.IN2
i_ReadRegRSID[3] => Equal0.IN1
i_ReadRegRSID[3] => Equal6.IN1
i_ReadRegRSID[3] => Equal11.IN1
i_ReadRegRSID[3] => Equal13.IN1
i_ReadRegRSID[4] => Equal0.IN0
i_ReadRegRSID[4] => Equal6.IN0
i_ReadRegRSID[4] => Equal11.IN0
i_ReadRegRSID[4] => Equal13.IN0
i_ReadRegRTID[0] => Equal7.IN4
i_ReadRegRTID[0] => Equal12.IN4
i_ReadRegRTID[0] => Equal17.IN4
i_ReadRegRTID[0] => Equal14.IN4
i_ReadRegRTID[1] => Equal7.IN3
i_ReadRegRTID[1] => Equal12.IN3
i_ReadRegRTID[1] => Equal17.IN3
i_ReadRegRTID[1] => Equal14.IN3
i_ReadRegRTID[2] => Equal7.IN2
i_ReadRegRTID[2] => Equal12.IN2
i_ReadRegRTID[2] => Equal17.IN2
i_ReadRegRTID[2] => Equal14.IN2
i_ReadRegRTID[3] => Equal7.IN1
i_ReadRegRTID[3] => Equal12.IN1
i_ReadRegRTID[3] => Equal17.IN1
i_ReadRegRTID[3] => Equal14.IN1
i_ReadRegRTID[4] => Equal7.IN0
i_ReadRegRTID[4] => Equal12.IN0
i_ReadRegRTID[4] => Equal17.IN0
i_ReadRegRTID[4] => Equal14.IN0
i_ReadRegDSTID[0] => ~NO_FANOUT~
i_ReadRegDSTID[1] => ~NO_FANOUT~
i_ReadRegDSTID[2] => ~NO_FANOUT~
i_ReadRegDSTID[3] => ~NO_FANOUT~
i_ReadRegDSTID[4] => ~NO_FANOUT~
i_dstRegEX[0] => Equal0.IN9
i_dstRegEX[0] => Equal1.IN4
i_dstRegEX[0] => Equal17.IN9
i_dstRegEX[0] => Equal19.IN4
i_dstRegEX[0] => Equal18.IN4
i_dstRegEX[1] => Equal0.IN8
i_dstRegEX[1] => Equal1.IN3
i_dstRegEX[1] => Equal17.IN8
i_dstRegEX[1] => Equal19.IN3
i_dstRegEX[1] => Equal18.IN3
i_dstRegEX[2] => Equal0.IN7
i_dstRegEX[2] => Equal1.IN2
i_dstRegEX[2] => Equal17.IN7
i_dstRegEX[2] => Equal19.IN2
i_dstRegEX[2] => Equal18.IN2
i_dstRegEX[3] => Equal0.IN6
i_dstRegEX[3] => Equal1.IN1
i_dstRegEX[3] => Equal17.IN6
i_dstRegEX[3] => Equal19.IN1
i_dstRegEX[3] => Equal18.IN1
i_dstRegEX[4] => Equal0.IN5
i_dstRegEX[4] => Equal1.IN0
i_dstRegEX[4] => Equal17.IN5
i_dstRegEX[4] => Equal19.IN0
i_dstRegEX[4] => Equal18.IN0
i_dstRegMEM[0] => Equal1.IN9
i_dstRegMEM[0] => Equal2.IN4
i_dstRegMEM[0] => Equal11.IN9
i_dstRegMEM[0] => Equal12.IN9
i_dstRegMEM[0] => Equal15.IN4
i_dstRegMEM[1] => Equal1.IN8
i_dstRegMEM[1] => Equal2.IN3
i_dstRegMEM[1] => Equal11.IN8
i_dstRegMEM[1] => Equal12.IN8
i_dstRegMEM[1] => Equal15.IN3
i_dstRegMEM[2] => Equal1.IN7
i_dstRegMEM[2] => Equal2.IN2
i_dstRegMEM[2] => Equal11.IN7
i_dstRegMEM[2] => Equal12.IN7
i_dstRegMEM[2] => Equal15.IN2
i_dstRegMEM[3] => Equal1.IN6
i_dstRegMEM[3] => Equal2.IN1
i_dstRegMEM[3] => Equal11.IN6
i_dstRegMEM[3] => Equal12.IN6
i_dstRegMEM[3] => Equal15.IN1
i_dstRegMEM[4] => Equal1.IN5
i_dstRegMEM[4] => Equal2.IN0
i_dstRegMEM[4] => Equal11.IN5
i_dstRegMEM[4] => Equal12.IN5
i_dstRegMEM[4] => Equal15.IN0
i_dstRegWB[0] => Equal2.IN9
i_dstRegWB[0] => Equal6.IN9
i_dstRegWB[0] => Equal7.IN9
i_dstRegWB[0] => Equal19.IN9
i_dstRegWB[0] => Equal8.IN4
i_dstRegWB[1] => Equal2.IN8
i_dstRegWB[1] => Equal6.IN8
i_dstRegWB[1] => Equal7.IN8
i_dstRegWB[1] => Equal19.IN8
i_dstRegWB[1] => Equal8.IN3
i_dstRegWB[2] => Equal2.IN7
i_dstRegWB[2] => Equal6.IN7
i_dstRegWB[2] => Equal7.IN7
i_dstRegWB[2] => Equal19.IN7
i_dstRegWB[2] => Equal8.IN2
i_dstRegWB[3] => Equal2.IN6
i_dstRegWB[3] => Equal6.IN6
i_dstRegWB[3] => Equal7.IN6
i_dstRegWB[3] => Equal19.IN6
i_dstRegWB[3] => Equal8.IN1
i_dstRegWB[4] => Equal2.IN5
i_dstRegWB[4] => Equal6.IN5
i_dstRegWB[4] => Equal7.IN5
i_dstRegWB[4] => Equal19.IN5
i_dstRegWB[4] => Equal8.IN0
i_DMEMwr => process_0.IN1
i_DMEMwr => process_0.IN1
i_DMEMwr => process_0.IN1
i_DMEMwr => process_0.IN1
i_DMEMwr => process_0.IN1
i_branchEx => o_stall.OUTPUTSELECT
i_branchEx => o_stall.OUTPUTSELECT
i_branchEx => o_stall.OUTPUTSELECT
i_branchEx => o_flush.OUTPUTSELECT
i_branchEx => o_flush.OUTPUTSELECT
i_branchEx => o_RegWr4WB.OUTPUTSELECT
i_branchMEM => o_stall.OUTPUTSELECT
i_branchMEM => o_stall.OUTPUTSELECT
i_branchMEM => o_stall.OUTPUTSELECT
i_branchMEM => o_stall.OUTPUTSELECT
i_branchMEM => o_flush.OUTPUTSELECT
i_branchMEM => o_flush.OUTPUTSELECT
i_branchMEM => o_RegWr4WB.OUTPUTSELECT
i_branchWB => o_stall.OUTPUTSELECT
i_branchWB => o_stall.OUTPUTSELECT
i_branchWB => o_stall.OUTPUTSELECT
i_branchWB => o_stall.OUTPUTSELECT
i_branchWB => o_flush.OUTPUTSELECT
i_branchWB => o_flush.OUTPUTSELECT
i_branchWB => o_RegWr4WB.OUTPUTSELECT
i_JumpEX => o_stall.OUTPUTSELECT
i_JumpEX => o_stall.OUTPUTSELECT
i_JumpEX => o_stall.OUTPUTSELECT
i_JumpEX => o_stall.OUTPUTSELECT
i_JumpEX => o_flush.OUTPUTSELECT
i_JumpEX => o_flush.OUTPUTSELECT
i_JumpEX => o_RegWr4WB.OUTPUTSELECT
i_JumpMEM => o_stall.OUTPUTSELECT
i_JumpMEM => o_stall.OUTPUTSELECT
i_JumpMEM => o_stall.OUTPUTSELECT
i_JumpMEM => o_stall.OUTPUTSELECT
i_JumpMEM => o_flush.OUTPUTSELECT
i_JumpMEM => o_flush.OUTPUTSELECT
i_JumpMEM => o_RegWr4WB.OUTPUTSELECT
i_JumpWB => o_stall.OUTPUTSELECT
i_JumpWB => o_stall.OUTPUTSELECT
i_JumpWB => o_stall.OUTPUTSELECT
i_JumpWB => o_stall.OUTPUTSELECT
i_JumpWB => o_flush.OUTPUTSELECT
i_JumpWB => o_flush.OUTPUTSELECT
i_JumpWB => o_RegWr4WB.OUTPUTSELECT
i_JumpWB => o_flush[3].DATAIN
i_immEX => process_0.IN1
i_immMEM => process_0.IN1
i_immWB => process_0.IN1
i_instEX[0] => Equal4.IN31
i_instEX[0] => Equal16.IN31
i_instEX[0] => Equal10.IN31
i_instEX[1] => Equal4.IN30
i_instEX[1] => Equal16.IN30
i_instEX[1] => Equal10.IN30
i_instEX[2] => Equal4.IN29
i_instEX[2] => Equal16.IN29
i_instEX[2] => Equal10.IN29
i_instEX[3] => Equal4.IN28
i_instEX[3] => Equal16.IN28
i_instEX[3] => Equal10.IN28
i_instEX[4] => Equal4.IN27
i_instEX[4] => Equal16.IN27
i_instEX[4] => Equal10.IN27
i_instEX[5] => Equal4.IN26
i_instEX[5] => Equal16.IN26
i_instEX[5] => Equal10.IN26
i_instEX[6] => Equal4.IN25
i_instEX[6] => Equal16.IN25
i_instEX[6] => Equal10.IN25
i_instEX[7] => Equal4.IN24
i_instEX[7] => Equal16.IN24
i_instEX[7] => Equal10.IN24
i_instEX[8] => Equal4.IN23
i_instEX[8] => Equal16.IN23
i_instEX[8] => Equal10.IN23
i_instEX[9] => Equal4.IN22
i_instEX[9] => Equal16.IN22
i_instEX[9] => Equal10.IN22
i_instEX[10] => Equal4.IN21
i_instEX[10] => Equal16.IN21
i_instEX[10] => Equal10.IN21
i_instEX[11] => Equal4.IN20
i_instEX[11] => Equal16.IN20
i_instEX[11] => Equal10.IN20
i_instEX[12] => Equal4.IN19
i_instEX[12] => Equal16.IN19
i_instEX[12] => Equal10.IN19
i_instEX[13] => Equal4.IN18
i_instEX[13] => Equal16.IN18
i_instEX[13] => Equal10.IN18
i_instEX[14] => Equal4.IN17
i_instEX[14] => Equal16.IN17
i_instEX[14] => Equal10.IN17
i_instEX[15] => Equal4.IN16
i_instEX[15] => Equal16.IN16
i_instEX[15] => Equal10.IN16
i_instEX[16] => Equal4.IN15
i_instEX[16] => Equal16.IN15
i_instEX[16] => Equal10.IN15
i_instEX[17] => Equal4.IN14
i_instEX[17] => Equal16.IN14
i_instEX[17] => Equal10.IN14
i_instEX[18] => Equal4.IN13
i_instEX[18] => Equal16.IN13
i_instEX[18] => Equal10.IN13
i_instEX[19] => Equal4.IN12
i_instEX[19] => Equal16.IN12
i_instEX[19] => Equal10.IN12
i_instEX[20] => Equal4.IN11
i_instEX[20] => Equal16.IN11
i_instEX[20] => Equal10.IN11
i_instEX[21] => Equal4.IN10
i_instEX[21] => Equal16.IN10
i_instEX[21] => Equal10.IN10
i_instEX[22] => Equal4.IN9
i_instEX[22] => Equal16.IN9
i_instEX[22] => Equal10.IN9
i_instEX[23] => Equal4.IN8
i_instEX[23] => Equal16.IN8
i_instEX[23] => Equal10.IN8
i_instEX[24] => Equal4.IN7
i_instEX[24] => Equal16.IN7
i_instEX[24] => Equal10.IN7
i_instEX[25] => Equal4.IN6
i_instEX[25] => Equal16.IN6
i_instEX[25] => Equal10.IN6
i_instEX[26] => Equal4.IN5
i_instEX[26] => Equal16.IN5
i_instEX[26] => Equal10.IN5
i_instEX[27] => Equal4.IN4
i_instEX[27] => Equal16.IN4
i_instEX[27] => Equal10.IN4
i_instEX[28] => Equal4.IN3
i_instEX[28] => Equal16.IN3
i_instEX[28] => Equal10.IN3
i_instEX[29] => Equal4.IN2
i_instEX[29] => Equal16.IN2
i_instEX[29] => Equal10.IN2
i_instEX[30] => Equal4.IN1
i_instEX[30] => Equal16.IN1
i_instEX[30] => Equal10.IN1
i_instEX[31] => Equal4.IN0
i_instEX[31] => Equal16.IN0
i_instEX[31] => Equal10.IN0
i_instMEM[0] => Equal4.IN63
i_instMEM[0] => Equal9.IN31
i_instMEM[0] => Equal16.IN63
i_instMEM[0] => Equal5.IN31
i_instMEM[1] => Equal4.IN62
i_instMEM[1] => Equal9.IN30
i_instMEM[1] => Equal16.IN62
i_instMEM[1] => Equal5.IN30
i_instMEM[2] => Equal4.IN61
i_instMEM[2] => Equal9.IN29
i_instMEM[2] => Equal16.IN61
i_instMEM[2] => Equal5.IN29
i_instMEM[3] => Equal4.IN60
i_instMEM[3] => Equal9.IN28
i_instMEM[3] => Equal16.IN60
i_instMEM[3] => Equal5.IN28
i_instMEM[4] => Equal4.IN59
i_instMEM[4] => Equal9.IN27
i_instMEM[4] => Equal16.IN59
i_instMEM[4] => Equal5.IN27
i_instMEM[5] => Equal4.IN58
i_instMEM[5] => Equal9.IN26
i_instMEM[5] => Equal16.IN58
i_instMEM[5] => Equal5.IN26
i_instMEM[6] => Equal4.IN57
i_instMEM[6] => Equal9.IN25
i_instMEM[6] => Equal16.IN57
i_instMEM[6] => Equal5.IN25
i_instMEM[7] => Equal4.IN56
i_instMEM[7] => Equal9.IN24
i_instMEM[7] => Equal16.IN56
i_instMEM[7] => Equal5.IN24
i_instMEM[8] => Equal4.IN55
i_instMEM[8] => Equal9.IN23
i_instMEM[8] => Equal16.IN55
i_instMEM[8] => Equal5.IN23
i_instMEM[9] => Equal4.IN54
i_instMEM[9] => Equal9.IN22
i_instMEM[9] => Equal16.IN54
i_instMEM[9] => Equal5.IN22
i_instMEM[10] => Equal4.IN53
i_instMEM[10] => Equal9.IN21
i_instMEM[10] => Equal16.IN53
i_instMEM[10] => Equal5.IN21
i_instMEM[11] => Equal4.IN52
i_instMEM[11] => Equal9.IN20
i_instMEM[11] => Equal16.IN52
i_instMEM[11] => Equal5.IN20
i_instMEM[12] => Equal4.IN51
i_instMEM[12] => Equal9.IN19
i_instMEM[12] => Equal16.IN51
i_instMEM[12] => Equal5.IN19
i_instMEM[13] => Equal4.IN50
i_instMEM[13] => Equal9.IN18
i_instMEM[13] => Equal16.IN50
i_instMEM[13] => Equal5.IN18
i_instMEM[14] => Equal4.IN49
i_instMEM[14] => Equal9.IN17
i_instMEM[14] => Equal16.IN49
i_instMEM[14] => Equal5.IN17
i_instMEM[15] => Equal4.IN48
i_instMEM[15] => Equal9.IN16
i_instMEM[15] => Equal16.IN48
i_instMEM[15] => Equal5.IN16
i_instMEM[16] => Equal4.IN47
i_instMEM[16] => Equal9.IN15
i_instMEM[16] => Equal16.IN47
i_instMEM[16] => Equal5.IN15
i_instMEM[17] => Equal4.IN46
i_instMEM[17] => Equal9.IN14
i_instMEM[17] => Equal16.IN46
i_instMEM[17] => Equal5.IN14
i_instMEM[18] => Equal4.IN45
i_instMEM[18] => Equal9.IN13
i_instMEM[18] => Equal16.IN45
i_instMEM[18] => Equal5.IN13
i_instMEM[19] => Equal4.IN44
i_instMEM[19] => Equal9.IN12
i_instMEM[19] => Equal16.IN44
i_instMEM[19] => Equal5.IN12
i_instMEM[20] => Equal4.IN43
i_instMEM[20] => Equal9.IN11
i_instMEM[20] => Equal16.IN43
i_instMEM[20] => Equal5.IN11
i_instMEM[21] => Equal4.IN42
i_instMEM[21] => Equal9.IN10
i_instMEM[21] => Equal16.IN42
i_instMEM[21] => Equal5.IN10
i_instMEM[22] => Equal4.IN41
i_instMEM[22] => Equal9.IN9
i_instMEM[22] => Equal16.IN41
i_instMEM[22] => Equal5.IN9
i_instMEM[23] => Equal4.IN40
i_instMEM[23] => Equal9.IN8
i_instMEM[23] => Equal16.IN40
i_instMEM[23] => Equal5.IN8
i_instMEM[24] => Equal4.IN39
i_instMEM[24] => Equal9.IN7
i_instMEM[24] => Equal16.IN39
i_instMEM[24] => Equal5.IN7
i_instMEM[25] => Equal4.IN38
i_instMEM[25] => Equal9.IN6
i_instMEM[25] => Equal16.IN38
i_instMEM[25] => Equal5.IN6
i_instMEM[26] => Equal4.IN37
i_instMEM[26] => Equal9.IN5
i_instMEM[26] => Equal16.IN37
i_instMEM[26] => Equal5.IN5
i_instMEM[27] => Equal4.IN36
i_instMEM[27] => Equal9.IN4
i_instMEM[27] => Equal16.IN36
i_instMEM[27] => Equal5.IN4
i_instMEM[28] => Equal4.IN35
i_instMEM[28] => Equal9.IN3
i_instMEM[28] => Equal16.IN35
i_instMEM[28] => Equal5.IN3
i_instMEM[29] => Equal4.IN34
i_instMEM[29] => Equal9.IN2
i_instMEM[29] => Equal16.IN34
i_instMEM[29] => Equal5.IN2
i_instMEM[30] => Equal4.IN33
i_instMEM[30] => Equal9.IN1
i_instMEM[30] => Equal16.IN33
i_instMEM[30] => Equal5.IN1
i_instMEM[31] => Equal4.IN32
i_instMEM[31] => Equal9.IN0
i_instMEM[31] => Equal16.IN32
i_instMEM[31] => Equal5.IN0
i_instWB[0] => Equal9.IN63
i_instWB[1] => Equal9.IN62
i_instWB[2] => Equal9.IN61
i_instWB[3] => Equal9.IN60
i_instWB[4] => Equal9.IN59
i_instWB[5] => Equal9.IN58
i_instWB[6] => Equal9.IN57
i_instWB[7] => Equal9.IN56
i_instWB[8] => Equal9.IN55
i_instWB[9] => Equal9.IN54
i_instWB[10] => Equal9.IN53
i_instWB[11] => Equal9.IN52
i_instWB[12] => Equal9.IN51
i_instWB[13] => Equal9.IN50
i_instWB[14] => Equal9.IN49
i_instWB[15] => Equal9.IN48
i_instWB[16] => Equal9.IN47
i_instWB[17] => Equal9.IN46
i_instWB[18] => Equal9.IN45
i_instWB[19] => Equal9.IN44
i_instWB[20] => Equal9.IN43
i_instWB[21] => Equal9.IN42
i_instWB[22] => Equal9.IN41
i_instWB[23] => Equal9.IN40
i_instWB[24] => Equal9.IN39
i_instWB[25] => Equal9.IN38
i_instWB[26] => Equal9.IN37
i_instWB[27] => Equal9.IN36
i_instWB[28] => Equal9.IN35
i_instWB[29] => Equal9.IN34
i_instWB[30] => Equal9.IN33
i_instWB[31] => Equal9.IN32
i_FirstPC[0] => ~NO_FANOUT~
i_FirstPC[1] => ~NO_FANOUT~
i_FirstPC[2] => ~NO_FANOUT~
i_FirstPC[3] => ~NO_FANOUT~
i_FirstPC[4] => ~NO_FANOUT~
i_FirstPC[5] => ~NO_FANOUT~
i_FirstPC[6] => ~NO_FANOUT~
i_FirstPC[7] => ~NO_FANOUT~
i_FirstPC[8] => ~NO_FANOUT~
i_FirstPC[9] => ~NO_FANOUT~
i_FirstPC[10] => ~NO_FANOUT~
i_FirstPC[11] => ~NO_FANOUT~
i_FirstPC[12] => ~NO_FANOUT~
i_FirstPC[13] => ~NO_FANOUT~
i_FirstPC[14] => ~NO_FANOUT~
i_FirstPC[15] => ~NO_FANOUT~
i_FirstPC[16] => ~NO_FANOUT~
i_FirstPC[17] => ~NO_FANOUT~
i_FirstPC[18] => ~NO_FANOUT~
i_FirstPC[19] => ~NO_FANOUT~
i_FirstPC[20] => ~NO_FANOUT~
i_FirstPC[21] => ~NO_FANOUT~
i_FirstPC[22] => ~NO_FANOUT~
i_FirstPC[23] => ~NO_FANOUT~
i_FirstPC[24] => ~NO_FANOUT~
i_FirstPC[25] => ~NO_FANOUT~
i_FirstPC[26] => ~NO_FANOUT~
i_FirstPC[27] => ~NO_FANOUT~
i_FirstPC[28] => ~NO_FANOUT~
i_FirstPC[29] => ~NO_FANOUT~
i_FirstPC[30] => ~NO_FANOUT~
i_FirstPC[31] => ~NO_FANOUT~
i_RegWr4WB => o_RegWr4WB.DATAA
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWr4WB => o_RegWr4WB.DATAB
i_RegWrMEM => o_RegWrMEM.DATAIN
o_RegWrMEM <= i_RegWrMEM.DB_MAX_OUTPUT_PORT_TYPE
i_opcodeMEM[0] => Equal3.IN3
i_opcodeMEM[0] => Equal20.IN2
i_opcodeMEM[1] => Equal3.IN2
i_opcodeMEM[1] => Equal20.IN1
i_opcodeMEM[2] => Equal3.IN5
i_opcodeMEM[2] => Equal20.IN5
i_opcodeMEM[3] => Equal3.IN1
i_opcodeMEM[3] => Equal20.IN4
i_opcodeMEM[4] => Equal3.IN4
i_opcodeMEM[4] => Equal20.IN3
i_opcodeMEM[5] => Equal3.IN0
i_opcodeMEM[5] => Equal20.IN0
i_opcodeWB[0] => ~NO_FANOUT~
i_opcodeWB[1] => ~NO_FANOUT~
i_opcodeWB[2] => ~NO_FANOUT~
i_opcodeWB[3] => ~NO_FANOUT~
i_opcodeWB[4] => ~NO_FANOUT~
i_opcodeWB[5] => ~NO_FANOUT~
o_RegWr4WB <= o_RegWr4WB.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= <VCC>
o_stall[1] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_stall[2] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_stall[3] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_stall[4] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_flush[0] <= <GND>
o_flush[1] <= o_flush.DB_MAX_OUTPUT_PORT_TYPE
o_flush[2] <= o_flush.DB_MAX_OUTPUT_PORT_TYPE
o_flush[3] <= i_JumpWB.DB_MAX_OUTPUT_PORT_TYPE
o_flush[4] <= <GND>


