<stg><name>mlp_dance3_Pipeline_loadbias0</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S_AXIS_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:2 %icmp_ln73 = icmp_eq  i4 %i_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:4 %add_ln73 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln73 = br i1 %icmp_ln73, void %.split21, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
.split21:0 %i_5_cast = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split21:2 %S_AXIS_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %S_AXIS_V

]]></Node>
<StgValue><ssdm name="S_AXIS_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
.split21:3 %trunc_ln145 = trunc i64 %S_AXIS_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.split21:4 %bitcast_ln145 = bitcast i32 %trunc_ln145

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:5 %bias_0_addr = getelementptr i32 %bias_0, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="bias_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split21:6 %store_ln75 = store i32 %bitcast_ln145, i7 %bias_0_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split21:7 %store_ln73 = store i4 %add_ln73, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.split21:8 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="S_AXIS_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="S_AXIS_V"/></StgValue>
</port>
<port id="31" name="bias_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="StgValue_32" to="i" fromId="32" toId="4">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="36" from="S_AXIS_V" to="specinterface_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="38" from="empty" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="43" from="empty_0" to="specinterface_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="47" from="empty_1" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="empty_1" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="empty_1" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="54" from="empty_1" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="55" from="empty_1" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_56" to="store_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="i" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="59" from="i" to="i_3" fromId="4" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_32" to="specpipeline_ln0" fromId="32" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="68" from="p_str" to="specpipeline_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="i_3" to="icmp_ln73" fromId="8" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln73" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="empty" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_74" to="empty" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_74" to="empty" fromId="74" toId="11">
</dataflow>
<dataflow id="78" from="i_3" to="add_ln73" fromId="8" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="add_ln73" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="icmp_ln73" to="br_ln73" fromId="10" toId="13">
</dataflow>
<dataflow id="82" from="i_3" to="i_5_cast" fromId="8" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="empty_10" to="specloopname_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.axis.volatile.i64P128A" to="S_AXIS_V_read" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="S_AXIS_V" to="S_AXIS_V_read" fromId="30" toId="16">
</dataflow>
<dataflow id="90" from="S_AXIS_V_read" to="trunc_ln145" fromId="16" toId="17">
</dataflow>
<dataflow id="91" from="trunc_ln145" to="bitcast_ln145" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="bias_0" to="bias_0_addr" fromId="31" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="bias_0_addr" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="i_5_cast" to="bias_0_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="96" from="bitcast_ln145" to="store_ln75" fromId="18" toId="20">
</dataflow>
<dataflow id="97" from="bias_0_addr" to="store_ln75" fromId="19" toId="20">
</dataflow>
<dataflow id="98" from="add_ln73" to="store_ln73" fromId="12" toId="21">
</dataflow>
<dataflow id="99" from="i" to="store_ln73" fromId="4" toId="21">
</dataflow>
<dataflow id="100" from="icmp_ln73" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
