// Seed: 33720017
module module_0 (
    input supply1 id_0
);
  wire id_2;
  assign id_2 = 1;
  wire id_3, id_4, id_5, id_6;
  assign id_4 = id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5
);
  assign id_5 = id_3;
  module_0(
      id_3
  );
  uwire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_13 = id_11;
  xnor (id_2, id_3, id_1, id_4, id_0);
  wand id_14;
  id_15(
      1, id_7, 1 * id_1, id_14, id_3, 1, id_0, id_14, 1 - 1, 1 + 1'b0 - "", id_13, id_8
  );
  wire id_16;
  integer id_17;
  wire id_18;
  wire id_19;
  assign id_18 = id_8;
endmodule
