#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 20 18:35:13 2025
# Process ID         : 40598
# Current directory  : /home/anbellum/vivaldi/synth
# Command line       : vivado
# Log file           : /home/anbellum/vivaldi/synth/vivado.log
# Journal file       : /home/anbellum/vivaldi/synth/vivado.jou
# Running On         : Starlight
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072.001 MHz
# CPU Physical cores : 11
# CPU Logical cores  : 22
# Host memory        : 16565 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20860 MB
# Available Virtual  : 19242 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/anbellum/vivaldi/synth/nexysVideo/nexysVideo.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/anbellum/vivaldi/synth/nexysVideo/nexysVideo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part digilentinc.com:nexys_video:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a200tlsbg484-2l' does not match with the device on the 'DIGILENTINC.COM:NEXYS_VIDEO:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:NEXYS_VIDEO:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [Project 1-152] Project part set to artix7 (xc7a200tsbg484-1)
add_files {/home/anbellum/vivaldi/synth/vivado_nexysVideo/nexysVideo.sv /home/anbellum/vivaldi/synth/yosys_generic/blinky_sim.sv /home/anbellum/vivaldi/synth/icestorm_icebreaker/blinky_runner.sv /home/anbellum/vivaldi/synth/icestorm_icebreaker/icebreaker.v /home/anbellum/vivaldi/synth/yosys_generic/blinky_runner.sv /home/anbellum/vivaldi/synth/vivado_basys3/basys3.sv /home/anbellum/vivaldi/rtl/config_pkg.sv /home/anbellum/vivaldi/rtl/i2s_ctrl.vhd /home/anbellum/vivaldi/rtl/sawtooth_wave.sv /home/anbellum/vivaldi/rtl/wave_counter.sv /home/anbellum/vivaldi/rtl/codec_init.v /home/anbellum/vivaldi/rtl/square_wave.sv /home/anbellum/vivaldi/rtl/TWICtrl.vhd /home/anbellum/vivaldi/rtl/sinusoid_wave.sv /home/anbellum/vivaldi/rtl/encoder.sv /home/anbellum/vivaldi/rtl/triangle_wave.sv /home/anbellum/vivaldi/rtl/encoder_debounce.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Statistics.h /home/anbellum/vivaldi/third_party/alexforencich_uart/example/VCU108/fpga/rtl/sync_reset.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/serial_deglitch.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_trace_replay.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_icg_neg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/fakeram/bsg_mem_1rw_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/isochronous_spill_register_tb.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/include/common_cells/registers.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_pkg.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/clock_divider.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_id_pool.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_osdr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen_osc_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counting_leading_zeros.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_nor2.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_buf.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_sdefs.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_comm_link.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_thermometer_count.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_1rw_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo_shared.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_2rw_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_link/bsg_link_ddr_downstream_encode.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1r1w_from_1rw/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_dma_to_wormhole.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_permute_box.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_machines.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mux_test/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/STTMRAM.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_strobe.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_muxi2_gatestack.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/bsg_trace_rom.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_tunnel/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/common/bsg_nonsynth_random_yumi_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_segmented/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/rr_arb_tree_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_large/test_bsg_fifo_1r1w_large.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_output_control.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_gray_to_binary/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_2phase.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/512Mb_mobile_ddr_parameters.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router/bsg_wormhole_router_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/command_queue.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul_array.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_core.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_ready_to_credit_flow_converter.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/edge_propagator.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/StatType.h /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/pulp_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_isdr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_tl_stage.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_chain.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Scheduler.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_block.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_input.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_inv.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_async/bsg_async_credit_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_round_robin_arb.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_thermometer_count/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/refresh.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_delay.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/256Mb_mobile_ddr_parameters.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_axi/bsg_axi_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_async/bsg_async_ptr_gray.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/fakeram/bsg_mem_1rw_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_wormhole_to_cache_dma_fanout.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/2048Mb_mobile_ddr_parameters.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_noc_repeater_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_scomplex.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_oddr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/tests/cfgtaggw_test/config_defs.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_array_concentrate_static.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/formal/fifo_v3_properties.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/stream_xbar_tb.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/clk_div.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_atan/bsg_cordic_atan_stage.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Processor.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_tag_mem.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_async_buffer.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_gatestack.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/pulp_sync_wedge.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_adder_ripple_carry.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_decode.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_gpio.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_decode/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/formal/counter_properties.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mux_segmented.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out_passthrough_arb/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_wormhole_to_cache_dma_inorder.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_clock_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_buf.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_hashing_ipoly.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/output_side_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/basic_checker.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large_banked.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/TLDRAM.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_2rw_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/bsg_ddr_sampler.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/mv_filter.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/fifo_v2.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_en_bypass.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_osdr_phy_phase_align.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tielo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_scheduler_dataflow.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/bsg_trace_rom.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_master_decentralized.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_router_crossbar_o_by_i/i2_o1/bsg_router_crossbar_o_by_i_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tiehi.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/id_queue.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_reduce.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl_tx.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_buf.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_level_shift_node_domain.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w/vsim/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen_osc.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/rstgen.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_rocket_core_fsb.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_booth_4_block.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_up_down.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cb_filter.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/common/bsg_nonsynth_dma_model.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_classifier.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_sbox.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/cdc_fifo_tb.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/sram.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_3r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_imul_iterative/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_8b10b_shift_decoder.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/cb_filter_tb.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_intf.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_dynamic_limit/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync_async_reset_unit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/cdc_2phase_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_banked_crossbar/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_dma.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_relay_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/colamd.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking.svh /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/lfsr_16bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/SpeedyController.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_swap.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/prioarbiter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_pseudo_large/test_bsg_fifo_1r1w_pseudo_large.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_trace_replay/dut.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_bound_table.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_circular_ptr.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/SALP.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_en.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_rp_clk_gen_osc_unit_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/tests/mesosynctb_gate_level.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_comm_link_master_calib_skip_rom.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_prepare.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/bsg_trace_rom.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Request.h /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_rounding.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_en.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/stream_omega_net_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/mobile_ddr_mcp.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xnor.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_reorder/remote_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_3r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_assembler_in.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/CBLAS/f2c.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_tan_hyperbolic_inverse/bsg_cordic_tan_hyperbolic_inverse_stage_negative.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_tracker.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_mux2_gatestack.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset_en.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_two_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/DDR4.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_crossbar_control_locking_o_by_i.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Controller.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_buffer_queue.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_encode_one_hot/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_sparse_to_dense_boolean.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xor.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_reorder.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/onehot_to_bin.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/blood_graph.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_bitbang.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/generic_LFSR_8bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dlatch.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/binary_to_gray.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_decode.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_network/bsg_wormhole_network_tester.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/fall_through_register.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tiehi.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/simple_stats.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_isdr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_assembler_out.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_scatter_gather.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_binary_plus_one_to_gray.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_noc_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_tag/bsg_tag_bitbang/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_wait_cycles.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_idiv_unsigned_recip/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_concentrator_out.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_ramulator_hbm.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag.svh /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_dcomplex.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_popcount.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_dramsim3_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/test_bsg_data_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl_rx.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_8b10b_encode_comb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_reduce_segmented.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_two_buncher.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/exp_backoff.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_clk_gen/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_mesh_router_decoder_dor.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_mhu.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_arb_round_robin.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_sync_unmanaged.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_tbuf.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_priority_encode.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_gray_to_binary.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_unmanaged.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_backup.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/common/bsg_nonsynth_non_blocking_dma_model.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_clkbuf.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/cpu.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_input.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_trace_replay.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/send_config_tag.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_xilinx_ui_trace_replay.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nor3.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/LPDDR3.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_one_fifo.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/stream_register_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/pxgstrf_synch.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_async/bsg_launch_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_network/bsg_wormhole_network_test_node_client.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_dram_clk_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_source_sync_upstream.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/edge_detect.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_concentrator.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_decode.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/fifo_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_cycle_counter/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/bsg_dmc_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_strobe/test_bsg.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/rtl/uart.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/unread.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_round_robin_arb/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_math/bsg_hypotenuse/bsg_hypotenuse.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_id_pool_with_reserve.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_sbuf.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_and.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mux_butterfly.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_1_to_n.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_rect_to_polar/bsg_cordic_rect_to_polar_stage.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened/bsg_fifo_1r1w_small_hardened_test_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_idiv_iterative/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_trace_replay/test_bench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_master_master.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_top.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_buf.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul_add_unsigned.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench_multi.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_comp42.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_inv.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_2r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_byte_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_banked.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_abs.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_concentrator_in.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_mul.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_dramsim3.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_rotate_left/main.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_scan/test_bsg.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/example/VCU108/fpga/rtl/sync_signal.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_sort_stable.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_async/bsg_async_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_passthrough.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_slave.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/fifo_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_array_reverse.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_popcount/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_encode.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_mem/bsg_mem_2r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/128Mb_mobile_ddr_parameters.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_id_pool_dealloc_alloc_one_hot.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_delay_line.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_f2i.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_out.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_random_gen.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_demux.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nor3.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_mesh_stitch.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Gem5Wrapper.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_banked.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/shift_reg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_segmented.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_full.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_sin_cos_hyperbolic/bsg_cordic_sin_cos_hyperbolic_stage_positive.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_double.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_source.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out_dynamic.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_clkgate_optional.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/controller.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen_v3.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/example/VCU108/fpga/rtl/debounce_switch.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_ramulator_hbm/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_exponential/bsg_cordic_exponential_stage_positive.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/addr_decode.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_source_sync_downstream.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_reduce.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_idiv_unsigned_recip.svh /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_2rw_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel_out.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_reduce.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_out.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_cycle_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_classify.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi_rx.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xor.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_filter.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/i2f_32/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram_tx.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/ecc_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/config_defs.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mul/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_bit_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_pg_tree/test.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_credit_to_token.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_arb_fixed.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_pg_tree.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_encode_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_8b10b_decode_comb.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_2r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/CBLAS/superlu_f2c.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_miss.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_up_down_variable.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/tag_checker.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_xnor.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/rNandMeta.v /home/anbellum/vivaldi/third_party/alexforencich_uart/rtl/uart_tx.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_and_csa_block_hard.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/clock_divider_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_nonsynth_clk_watcher.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nand.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_decode.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_axi_mem.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_mem/bsg_mem_3r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cf_math_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_dynamic_limit_en.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/lzc.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/sub_per_hash.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_dmc/bsg_dmc_dly_line_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/bankstate.h /home/anbellum/vivaldi/third_party/fpnew/tb/flexfloat/test/IEEEHelper.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_2rw_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_channel_narrow.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/counter.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_to_mem.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_router_crossbar_o_by_i.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_zdefs.h /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_reset_en.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Memory.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_dff/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/cache_miss_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_top.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_murn_converter.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/generic_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mux_bitwise/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_bitwise.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_clz.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_edge_detect.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/rstgen_bypass.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_buf_ctrl.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/bsg_nonsynth_dmc_clock_monitor.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_Cnames.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_defines.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axi_test/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/addr_decode_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_data_mem.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/dramsim3.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_clk_gen_osc.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/f2i_32/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mux_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_nand.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1r1w_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_priority_encode/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_defs.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_concentrator/bsg_wormhole_concentrator_tester.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_arb_round_robin/test.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_tag/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/basic_checker.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_sdr_downstream.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_2rw_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_rotate_right.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_xnor.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/1024Mb_mobile_ddr_parameters.svh /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in_no_fc.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mux_bitwise.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/popcount.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi_tx.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_client.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_overflow_set_en.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_and.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_barrier.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_osdr_phy.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_xbar.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_1r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync_unit.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_dff_reset_en/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_idiv_unsigned_recip.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_tiehi.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/rtl/uart_rx.v /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ff1.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/lfsr.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_banked.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/PCM.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/test_bsg_comm_link_checker.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/configuration.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_compare_and_swap.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_negedge_reset.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ctrl.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened/bsg_fifo_1r1w_small_hardened_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_nonsynth_fsb_node_trace_replay.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_1rw_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_ascii_writer.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_add_sub.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dpi_rom/top.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/DRAM.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_dynamic_limit.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/ecc_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/vcache_blocking.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_nor3.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/mul_32/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/test_tile.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/channel_state.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_test_rom.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_and.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/cmp_32/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/tests/cfgtaggw_test/cfg_tag_tb.v /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/WideIO2.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_tan_hyperbolic_inverse/bsg_cordic_tan_hyperbolic_inverse_stage_positive.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_level_shift_up_down_source.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset_en.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/fifo_v1.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_miss_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_mesh_router_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_backup/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_and_csa_block_hard.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_squaroot_natlog/bsg_cordic_squaroot_natlog_stage_positive.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/fmt/include/fmt/format-inl.h /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_round.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/synth_bench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul_array_row.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tiehi.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/ainv_checker.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_link.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch_write_banked_bypassing.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_ddr_downstream.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/sync_wedge.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/block_ld_checker.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nand.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/bsg_test_node_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_level_shift_up_down_sink.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_cam_1r1w_sync/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_omega_net.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/fakeram/bsg_mem_1rw_sync_mask_write_bit_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/relay_node.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_source_sync/test_bsg_source_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_mem/bsg_mem_1r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_sink.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi_ordering.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_crossbar_control_basic_o_by_i.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/bsg_fifo_1r1w_small_hardened_cov.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nand.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out/bsg_parallel_in_serial_out_test_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_hash_bank/tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_sin_cos_hyperbolic/bsg_cordic_sin_cos_hyperbolic_stage_negative.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_round_robin_reset_arb/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_narrow/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w/vivado/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/plru_tree.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/headers/INIReader.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/input_side_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_util.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out/bsg_parallel_in_serial_out_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_chip_rocket.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_make_2D_array.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mux_one_hot/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out_passthrough.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_encode/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_arbiter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_defines.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_clk_gen/bsg_nonsynth_clk_gen_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/rrarbiter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_setter.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_link/bsg_link_ddr_test_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tielo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_adder_cin.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/bsg_fpu_sticky/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/subtest.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_idiv_iterative.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_reset_en_bypass.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_map.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_link/bsg_link_ddr_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_nonsynth_cache_axe_tracer.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/find_first_one.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_clkgate_optional.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_banked.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/TESTING/MATGEN/f2c.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_ddr_upstream.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_xor.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_random_gen/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_transpose_reduce.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_cycle_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_mesh_router_buffered.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out_passthrough/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_clkbuf.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/common.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/DDR3.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression/testbench.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/stream_to_mem_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_comm_link.svh /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_dataflow/bsg_fifo_shift_datapath.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/delta_counter.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/graycode_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/WideIO.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_barrier/test.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_input_control.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/sync.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/stream_test.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_triwire.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_less_than.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_set_down.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_muxi2_gatestack.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/thermal_config.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_clk_gen_osc.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_assoc.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_cdefs.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_register.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_wait_after_reset/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_i2f.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_tl_stage.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_scalar_dp.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_edge_balanced_mux4.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_adder_one_hot/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_rp_clk_gen_osc_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_flow_convert.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/tasks.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_dma.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_comm_link/test_bsg_comm_link.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/id_queue_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_expand_bitmask.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_link/bsg_link_sdr/bsg_link_sdr_test_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_to_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_set_en.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_miss_fifo.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/lfsr_8bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_dff.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Refresh.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_val_watcher_1p.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tiehi.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_in.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/mobile_ddr.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/MemoryFactory.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_mem/bsg_mem_1rw_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_inv.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tielo.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/ALDRAM.h /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_rom.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_reorder/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache.svh /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_with_sqrt.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_lfsr.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_mux.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1r1w/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_2rw_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/add_sub_32/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/bsg_test_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_tag/bsg_tag_client_unsync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/rr_arb_tree.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/TESTING/MATGEN/slu_mt_Cnames.h /home/anbellum/vivaldi/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_osdr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_stat_mem.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/CBLAS/slu_mt_Cnames.h /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/dram_system.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_network/bsg_wormhole_network_test_node_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tielo.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/example/VCU108/fpga/rtl/fpga_core.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_level_shift_fsb_domain.v /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xnor.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_replacement.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_unconcentrate_static.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_clk_gen_osc.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_clear_up.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_tag_array.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_async_reset.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w_sync_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_scan.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/test_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/memory_system.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_output.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_segmented/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_dmc/bsg_rp_dly_line_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_2r1w/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Cache.h /home/anbellum/vivaldi/third_party/fpnew/tb/flexfloat/include/flexfloat.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_mesh_to_ring_stitch.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_clk_rst_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/lru_stats.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/LPDDR4.h /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel_wormhole.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_multiport.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_concentrator/bsg_wormhole_concentrator_test_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/ecc_decode.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_bypass.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router/bsg_wormhole_router_test_node.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/thermal.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_from_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/Config.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_hash_bank.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_isdr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_tag/bsg_tag_bitbang/top.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/common/basic_checker_32.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_sys_cfg_gen.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/spill_register.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/tests/cfgtaggw_test/cfgtag.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_bypass/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_dynamic.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_mhu.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_sine_cosine/bsg_cordic_sine_cosine_stage.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_clock_downsample.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_segmented/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_segmented.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_pkg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_rect_to_polar/cordic_stage.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_cam_1r1w_sync_unmanaged/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/common/fpu_common.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_reset_set_clear.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_fifo.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w_synth.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/tb/test_uart_tx.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_clock_gen.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_link/bsg_link_sdr/bsg_link_sdr_tester.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_reset.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_nonsynth_mixin_motherboard.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_adder_one_hot.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_pseudo_large/bsg_test.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_transpose.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_dly_line_v3.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/ecc/ecc.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_oddr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/test_assembler_defines.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_credit_on_input.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_join.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/GDDR5.h /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/fmt/include/fmt/core.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_ddr_upstream.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_wait_cycles/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/formal/fall_through_register_properties.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_to_ring_stitch/test_mesh_to_ring_stitch.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/cdc_2phase_synth.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/include/common_cells/assertions.svh /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_compare_and_swap/test_bsg.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_noc_links.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_tielo.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/popcount_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_clk_gen/bsg_dly_line.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/ecc_encode.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_binary_plus_one_to_gray/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/thermal_replay.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_icg_pos.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/timing.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dpi/top.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/max_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_async/bsg_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/HBM.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_ready_and_link_async_to_wormhole.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/gray_to_binary.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_up_down/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_packet_parser.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_var.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_sort_4.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_hash_bank_reverse.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/generic/bsg_mem/bsg_mem_1r1w_sync_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/bsg_nonsynth_clock_gen_plusarg.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_master.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_rotate_left.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_dly_line.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nor3.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mul_add_unsigned.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/example/VCU108/fpga/rtl/fpga.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_math/bsg_hypotenuse/test_bsg_hypotenuse.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/src/hmc.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_noc/bsg_mesh_router.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/fmt/include/fmt/format.h /home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/tests/mesosynctb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_from_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mul_pipelined.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch_write_banked_bypassing_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/slu_mt_ddefs.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_fifo_shift_datapath.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_iddr_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_cmp.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_segmented.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_clkbuf.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_source_sync_upstream_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_sdr_upstream.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_dff_en.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_fork.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_squaroot_natlog/bsg_cordic_squaroot_natlog_stage_negative.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/sub_per_hash_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_flatten_2D_array.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_decode_thermometer.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_dff_gatestack.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/id_queue_tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_output.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_link/bsg_link_sdr.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_clk_gen_osc_v3.sv /home/anbellum/vivaldi/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_exponential/bsg_cordic_exponential_stage_negative.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_top.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_2r1w_sync.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/test/stream_arbiter_synth.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_locking_arb_fixed.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_shift_reg.sv /home/anbellum/vivaldi/third_party/alexforencich_uart/tb/test_uart_rx.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/src/bsg_logic_analyzer.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_iddr_phy.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1r1w_sync_dma.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_concentrate_static.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/deprecated/generic_fifo_adv.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_mux2_gatestack.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/ramulator/src/DSARP.h /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_serial_in_parallel_out_passthrough/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_preprocess.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mux/test_bsg.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/traffic_generator.sv /home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_counter_overflow_en.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_clkgate_optional.sv /home/anbellum/vivaldi/third_party/basejump_stl/imports/DRAMSim3/ext/SuperLU_MT_3.1/SRC/supermatrix.h /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.sv /home/anbellum/vivaldi/third_party/fpnew/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_pack.v /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_wait_after_reset.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/tb.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_decode_with_v.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_controller.sv /home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_imul_iterative.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_2r1w_sync.sv /home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_macros.svh /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel_in.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dataflow/bsg_flow_counter.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_dmc/bsg_dmc_phy.sv /home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_encode_one_hot/another_test.sv /home/anbellum/vivaldi/third_party/basejump_stl/bsg_fpu/bsg_fpu_sticky.sv}
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {/home/anbellum/vivaldi/dv/dv_pkg.sv /home/anbellum/vivaldi/dv/vivaldi_tb.sv /home/anbellum/vivaldi/dv/wav_utils/wavereader.sv /home/anbellum/vivaldi/dv/blinky_runner.sv /home/anbellum/vivaldi/dv/blinky_tb.sv /home/anbellum/vivaldi/dv/wav_utils/wavewriter.sv /home/anbellum/vivaldi/dv/vivaldi_runner.sv}
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
update_compile_order -fileset sim_1
set_property top nexysVideo [current_fileset]
launch_runs synth_1 -jobs 11
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 20 18:51:03 2025] Launched synth_1...
Run output will be captured here: /home/anbellum/vivaldi/synth/nexysVideo/nexysVideo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 12246.609 ; gain = 10.008 ; free physical = 6466 ; free virtual = 12758
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
synth_design -top nexysVideo -part xc7a200tsbg484-1 -lint 
Command: synth_design -top nexysVideo -part xc7a200tsbg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43153
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12326.258 ; gain = 6.477 ; free physical = 6251 ; free virtual = 12557
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'EncPos_o' is not allowed [/home/anbellum/vivaldi/rtl/encoder.sv:11]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'LED_o' is not allowed [/home/anbellum/vivaldi/rtl/encoder.sv:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'A_o' is not allowed [/home/anbellum/vivaldi/rtl/encoder_debounce.sv:11]
WARNING: [Synth 8-8983] 'A_o' was previously declared with a range [/home/anbellum/vivaldi/rtl/encoder_debounce.sv:11]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'B_o' is not allowed [/home/anbellum/vivaldi/rtl/encoder_debounce.sv:12]
WARNING: [Synth 8-8983] 'B_o' was previously declared with a range [/home/anbellum/vivaldi/rtl/encoder_debounce.sv:12]
ERROR: [Synth 8-2716] syntax error near '[' [/home/anbellum/vivaldi/rtl/sinusoid_wave.sv:48]
ERROR: [Synth 8-2716] syntax error near '-' [/home/anbellum/vivaldi/rtl/sinusoid_wave.sv:48]
INFO: [Synth 8-10285] module 'sinusoid' is ignored due to previous errors [/home/anbellum/vivaldi/rtl/sinusoid_wave.sv:53]
INFO: [Synth 8-9084] Verilog file '/home/anbellum/vivaldi/rtl/sinusoid_wave.sv' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog '/home/anbellum/vivaldi/rtl/sinusoid_wave.sv'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12326.258 ; gain = 6.477 ; free physical = 6246 ; free virtual = 12552
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 6 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 11
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_chip_rocket.v:62]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in.v:84]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in.v:92]
CRITICAL WARNING: [HDL 9-3116] 'sent_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in.v:84]
CRITICAL WARNING: [HDL 9-3116] 'sent_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_in.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_front_side_bus_hop_out.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'logic' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:46]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:100]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:106]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'begin' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'case' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'node_en_n' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'node_reset_n' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'node_reset_n' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:124]
CRITICAL WARNING: [HDL 9-3116] 'node_reset_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:110]
CRITICAL WARNING: [HDL 9-3116] 'node_reset_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:116]
CRITICAL WARNING: [HDL 9-3116] 'node_en_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:121]
CRITICAL WARNING: [HDL 9-3116] 'node_reset_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:123]
CRITICAL WARNING: [HDL 9-3116] 'node_reset_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_murn_gateway.v:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'logic' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:62]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:84]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'begin' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:111]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:120]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:144]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:150]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:152]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:155]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:156]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:159]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:172]
CRITICAL WARNING: [HDL 9-3116] 'done_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:89]
CRITICAL WARNING: [HDL 9-3116] 'error_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:90]
CRITICAL WARNING: [HDL 9-3116] 'cycle_ctr_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:91]
CRITICAL WARNING: [HDL 9-3116] 'addr_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:95]
CRITICAL WARNING: [HDL 9-3116] 'done_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:96]
CRITICAL WARNING: [HDL 9-3116] 'error_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:97]
CRITICAL WARNING: [HDL 9-3116] 'cycle_ctr_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:98]
CRITICAL WARNING: [HDL 9-3116] 'ready_o' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:114]
CRITICAL WARNING: [HDL 9-3116] 'done_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:115]
CRITICAL WARNING: [HDL 9-3116] 'v_o' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:120]
CRITICAL WARNING: [HDL 9-3116] 'ready_o' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:121]
CRITICAL WARNING: [HDL 9-3116] 'done_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:122]
CRITICAL WARNING: [HDL 9-3116] 'error_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:134]
CRITICAL WARNING: [HDL 9-3116] 'cycle_ctr_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:135]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:140]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:144]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:150]
CRITICAL WARNING: [HDL 9-3116] 'error_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:152]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:155]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:156]
CRITICAL WARNING: [HDL 9-3116] 'cycle_ctr_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:159]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:160]
CRITICAL WARNING: [HDL 9-3116] 'cycle_ctr_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:164]
CRITICAL WARNING: [HDL 9-3116] 'instr_completed' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v:165]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_murn_converter.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:74]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'htif_data_li' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'htif_data_lo' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'exit' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:143]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:145]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:146]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:147]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:149]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:150]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:151]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:153]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:155]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:156]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:180]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'rom' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:186]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'replay' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:193]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'comm_link' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:221]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_nonsynth_chipset_rocket_fsb.v:261]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_fsb/bsg_nonsynth_fsb_node_trace_replay.v:67]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'bsg_nonsynth_mixin_motherboard' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_nonsynth_mixin_motherboard.v:24]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BSG_NONSYNTH_MOTHERBOARD_MIXIN_module_name' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_nonsynth_mixin_motherboard.v:41]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_nonsynth_mixin_motherboard.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'import' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_chip/bsg_rocket/bsg_rocket_core_fsb.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'begin' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v:63]
CRITICAL WARNING: [HDL 9-3116] 'sync_n' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v:63]
CRITICAL WARNING: [HDL 9-3116] 'sync_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v:72]
CRITICAL WARNING: [HDL 9-3116] 'exp_ID_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v:75]
CRITICAL WARNING: [HDL 9-3116] 'sync_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/cfgtaggw.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'packed' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/tests/cfgtaggw_test/config_defs.v:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/tests/cfgtaggw_test/config_defs.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:37]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'disable' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:42]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:44]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:68]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '0' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:68]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:75]
CRITICAL WARNING: [HDL 9-3116] 'count' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:31]
CRITICAL WARNING: [HDL 9-3116] 'vector_bits' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:32]
CRITICAL WARNING: [HDL 9-3116] 'setter_file' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:35]
CRITICAL WARNING: [HDL 9-3116] 'setter_file' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:37]
CRITICAL WARNING: [HDL 9-3116] 'ch' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:44]
CRITICAL WARNING: [HDL 9-3116] 'ch' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:45]
CRITICAL WARNING: [HDL 9-3116] 'ch' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:49]
CRITICAL WARNING: [HDL 9-3116] 'rt' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:51]
CRITICAL WARNING: [HDL 9-3116] 'rt' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:52]
CRITICAL WARNING: [HDL 9-3116] 'restart_pos' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:54]
CRITICAL WARNING: [HDL 9-3116] 'ch' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:60]
CRITICAL WARNING: [HDL 9-3116] 'ch' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:62]
CRITICAL WARNING: [HDL 9-3116] 'rt' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:68]
CRITICAL WARNING: [HDL 9-3116] 'config_bit' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:69]
CRITICAL WARNING: [HDL 9-3116] 'count' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:70]
CRITICAL WARNING: [HDL 9-3116] 'config_bit' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:72]
CRITICAL WARNING: [HDL 9-3116] 'config_bit' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:75]
CRITICAL WARNING: [HDL 9-3116] 'count' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_file_setter.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'packed' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:69]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:166]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:195]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:198]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:255]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:255]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:272]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:279]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:308]
CRITICAL WARNING: [HDL 9-3116] 'ready_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:195]
CRITICAL WARNING: [HDL 9-3116] 'r_e_s_e_t_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:276]
CRITICAL WARNING: [HDL 9-3116] 'data_new_r_o' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:279]
CRITICAL WARNING: [HDL 9-3116] 'sync_shift_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_node.v:280]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:39]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'begin' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:133]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$fclose' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_node_bind.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_setter.v:18]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_setter.v:22]
CRITICAL WARNING: [HDL 9-3116] 'setter_vector' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_setter.v:22]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'packed' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:51]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:177]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:183]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:202]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:210]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'begin' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:219]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:223]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:225]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:227]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:229]
CRITICAL WARNING: [HDL 9-3116] 'node_id_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:118]
CRITICAL WARNING: [HDL 9-3116] 'id_tag_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:119]
CRITICAL WARNING: [HDL 9-3116] 'data_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:120]
CRITICAL WARNING: [HDL 9-3116] 'ready_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:121]
CRITICAL WARNING: [HDL 9-3116] 'count_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:123]
CRITICAL WARNING: [HDL 9-3116] 'id_tag_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:125]
CRITICAL WARNING: [HDL 9-3116] 'node_id_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:126]
CRITICAL WARNING: [HDL 9-3116] 'data_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:127]
CRITICAL WARNING: [HDL 9-3116] 'ready_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:128]
CRITICAL WARNING: [HDL 9-3116] 'shift_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:132]
CRITICAL WARNING: [HDL 9-3116] 'r_e_s_e_t_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:168]
CRITICAL WARNING: [HDL 9-3116] 'data_dst_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:172]
CRITICAL WARNING: [HDL 9-3116] 'node_id_dst_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:173]
CRITICAL WARNING: [HDL 9-3116] 'id_tag_dst_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:174]
CRITICAL WARNING: [HDL 9-3116] 'data_dst_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:177]
CRITICAL WARNING: [HDL 9-3116] 'node_id_dst_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:178]
CRITICAL WARNING: [HDL 9-3116] 'id_tag_dst_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:179]
CRITICAL WARNING: [HDL 9-3116] 'sync_shift_r' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:183]
CRITICAL WARNING: [HDL 9-3116] 'data_bits' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:223]
CRITICAL WARNING: [HDL 9-3116] 'data_bits' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:225]
CRITICAL WARNING: [HDL 9-3116] 'data_bits' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:227]
CRITICAL WARNING: [HDL 9-3116] 'data_bits' is not a type [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_snooper.v:229]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:39]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'begin' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:112]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$display' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:120]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '$fclose' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/config_snooper_bind.v:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v:15]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v:15]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TILE_MAX_X' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v:31]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TILE_MAX_Y' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v:32]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'packed' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v:63]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/config_utils.v:69]
WARNING: [HDL 9-3756] overwriting previous definition of module 'gated_clk_cell' [/home/anbellum/vivaldi/third_party/fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v:16]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/rNandMeta.v:14]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/src/relay_node.v:19]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'clk' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_legacy/bsg_tag/config_net/sim/send_config_tag.v:11]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'bsg_cache_pkt_width' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/basic_checker.sv:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/basic_checker.sv:8]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'bsg_cache_pkt_width' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/common/basic_checker_32.sv:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/common/basic_checker_32.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'blinky_runner' [/home/anbellum/vivaldi/synth/yosys_generic/blinky_runner.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_and' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_and.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_and__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_and.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_and' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_and.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_and__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_and.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_buf' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_buf.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_buf__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_buf.sv:116]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_buf' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_buf.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_buf__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_buf.sv:117]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_buf' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_buf.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_buf__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_buf.sv:116]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clk_gen_osc' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_clk_gen_osc.sv:83]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clk_gen_osc' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_clk_gen_osc.sv:50]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clk_gen_osc__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_clk_gen_osc.sv:127]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clk_gen_osc' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_clk_gen_osc.sv:83]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clk_gen_osc__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_clk_gen_osc.sv:173]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clk_gen_osc_v3' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_clk_gen_osc_v3.sv:17]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clkbuf' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_clkbuf.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clkbuf' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_clkbuf.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clkbuf__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_clkbuf.sv:36]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_clkgate_optional' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_clkgate_optional.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff.sv:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_dff.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_dff.sv:193]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff.sv:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_en' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_en.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_en__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_en.sv:154]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_en' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_en.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_en__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_en.sv:154]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_gatestack' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_dff_gatestack.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_gatestack__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_dff_gatestack.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset.sv:10]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset.sv:121]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset.sv:10]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset.sv:121]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset_en' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset_en.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset_en__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset_en.sv:71]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset_en' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset_en.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dff_reset_en__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset_en.sv:72]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dly_line' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_dly_line.sv:83]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_dmc_dly_line_v3' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_dmc/bsg_dmc_dly_line_v3.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_fifo_shift_datapath' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_dataflow/bsg_fifo_shift_datapath.sv:18]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_fifo_shift_datapath__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_dataflow/bsg_fifo_shift_datapath.sv:46]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'module' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_icg_neg.sv:14]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always_latch' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_icg_neg.sv:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'module' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_icg_pos.sv:14]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always_latch' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_misc/bsg_icg_pos.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_inv' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_inv.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_inv__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_inv.sv:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_inv' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_inv.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_inv__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_inv.sv:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:145]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:146]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:147]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:148]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:149]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:150]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:151]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:155]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:156]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:157]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:158]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:160]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:161]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:162]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:165]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:166]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:167]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:168]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:169]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:170]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:171]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:172]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:175]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:176]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:177]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:178]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:179]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:180]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:181]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:182]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:210]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv:338]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:67]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:68]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:69]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:70]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:71]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:72]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:73]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:74]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:77]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:78]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:79]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:80]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:81]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:83]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:84]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:102]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv:170]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:98]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:99]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:100]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:101]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:102]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:103]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:104]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:105]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:108]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:109]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:110]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:111]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:113]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:114]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:115]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:118]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:119]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:120]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:121]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:122]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:123]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:124]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:125]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:128]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:129]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:130]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:131]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:132]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:133]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:134]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:135]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:163]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv:291]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:162]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:163]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:164]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:165]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:166]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:167]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:168]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:169]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:172]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:173]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:174]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:175]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:176]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:177]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:178]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:179]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:182]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:183]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:184]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:185]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:186]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:188]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_posedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:189]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:192]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:193]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:194]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:195]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:196]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:197]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:198]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync_async_reset_negedge_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:199]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:227]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_launch_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv:358]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_level_shift_up_down_sink' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_sink.sv:10]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_level_shift_up_down_sink__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_sink.sv:32]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_level_shift_up_down_source' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_source.sv:10]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_level_shift_up_down_source__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_source.sv:32]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_ddr_upstream' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_ddr_upstream.sv:34]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_ddr_upstream__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_ddr_upstream.sv:240]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_iddr_phy' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_iddr_phy.sv:17]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_isdr_phy' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_isdr_phy.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_isdr_phy__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_isdr_phy.sv:28]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_isdr_phy' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_isdr_phy.sv:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_isdr_phy__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_isdr_phy.sv:30]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_oddr_phy' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_oddr_phy.sv:14]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_osdr_phy' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_osdr_phy.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_osdr_phy__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_osdr_phy.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_osdr_phy' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_osdr_phy.sv:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_link_osdr_phy__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_osdr_phy.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w.sv:61]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w.sv:24]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w.sv:177]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w.sv:24]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w.sv:188]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w_sync.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w_sync.sv:110]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync.sv:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync.sv:125]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync.sv:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync.sv:75]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv:75]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv:132]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv:91]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv:102]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1r1w_sync_mask_write_byte.sv:42]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1r1w_sync_mask_write_byte.sv:114]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte.sv:42]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1r1w_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte.sv:114]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync.sv:18]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync.sv:89]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync.sv:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync.sv:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync.sv:43]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync.sv:108]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync.sv:40]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync.sv:121]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync.sv:36]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync.sv:121]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync.sv:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync.sv:66]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:45]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:89]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:106]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:59]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:96]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:67]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_bit.sv:18]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_bit.sv:71]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:74]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_bit__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv:112]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always_ff' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.sv:108]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:18]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:62]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:88]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:6]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:65]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:6]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:73]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:76]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:131]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_byte.sv:40]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_byte.sv:106]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:88]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_1rw_sync_mask_write_byte__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv:127]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w.sv:84]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w.sv:84]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_2r1w_sync.sv:30]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_2r1w_sync.sv:122]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_2r1w_sync.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_2r1w_sync.sv:122]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w_sync.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w_sync.sv:123]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w_sync.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mem_2r1w_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w_sync.sv:157]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch_write_banked_bypassing.sv:96]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_add_unsigned' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mul_add_unsigned.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_add_unsigned__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mul_add_unsigned.sv:52]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_and_csa_block_hard' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_and_csa_block_hard.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_booth_4_block_rep' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_booth_4_block_rep' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_comp42_rep' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_comp42_rep' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mul_comp42_rep__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv:25]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_mux.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_mux.sv:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_mux.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_mux.sv:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux.sv:32]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux.sv:77]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_mux.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_mux.sv:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux.sv:32]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux.sv:83]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mux.sv:15]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mux.sv:66]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux2_gatestack' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_mux2_gatestack.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux2_gatestack__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_mux2_gatestack.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux_bitwise' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_bitwise.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux_bitwise__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_bitwise.sv:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux_one_hot' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux_one_hot.sv:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux_one_hot__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux_one_hot.sv:45]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux_one_hot' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_one_hot.sv:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_mux_one_hot__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_one_hot.sv:45]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_muxi2_gatestack' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_muxi2_gatestack.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_muxi2_gatestack__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_muxi2_gatestack.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nand' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nand.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nand__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nand.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nand' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nand.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nand__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nand.sv:62]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nand' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nand.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nand__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nand.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nor3' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nor3.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nor3__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nor3.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nor3' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nor3.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nor3__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nor3.sv:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nor3' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nor3.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_nor3__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nor3.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_reduce' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_reduce.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_reduce__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_reduce.sv:59]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_reduce' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_reduce.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_reduce__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_reduce.sv:59]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_atomic_delay_tuner' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_atomic_delay_tuner__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv:89]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_atomic_delay_tuner' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_atomic_delay_tuner__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv:99]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_coarse_delay_tuner' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_coarse_delay_tuner__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv:76]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_coarse_delay_tuner' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_coarse_delay_tuner__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv:80]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_fine_delay_tuner' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_fine_delay_tuner__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv:83]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_fine_delay_tuner' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_rp_clk_gen_fine_delay_tuner__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv:75]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_source_sync_channel_control_master' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_source_sync_channel_control_master__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master.sv:165]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_source_sync_channel_control_master_master' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master_master.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_source_sync_channel_control_master_master__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master_master.sv:88]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:59]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:60]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:61]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:62]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:64]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:79]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv:116]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:40]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:41]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:42]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:43]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:45]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:47]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:62]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv:90]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_1_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_2_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:39]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_3_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:40]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_4_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:41]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_5_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:42]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_6_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:43]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_7_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync_8_unit' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:45]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:60]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_sync_sync__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/bsg_test_master.sv:12]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/bsg_test_master.sv:12]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'bsg_manycore_link_sif_width' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/bsg_test_node_master.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/bsg_test_node_master.sv:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tiehi.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tiehi.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tiehi.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tiehi.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tiehi.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tiehi.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tiehi.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tiehi__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tiehi.sv:57]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tielo.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tielo.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tielo.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tielo.sv:59]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tielo.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tielo.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tielo.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_tielo__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tielo.sv:59]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_trace_rom' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/bsg_trace_rom.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_trace_rom__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/bsg_trace_rom.sv:39]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_trace_rom' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/bsg_trace_rom.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_trace_rom__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/bsg_trace_rom.sv:39]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xnor' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xnor.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xnor__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xnor.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xnor' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_xnor.sv:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xnor__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_xnor.sv:62]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xnor' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xnor.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xnor__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xnor.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xor' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xor.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xor__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xor.sv:56]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xor' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xor.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bsg_xor__abstract' [/home/anbellum/vivaldi/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xor.sv:56]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLNR' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:173]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:173]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:173]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '&' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:174]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARN' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '&' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:192]
CRITICAL WARNING: [HDL 9-3116] 'data_q' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:173]
CRITICAL WARNING: [HDL 9-3116] 'i' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:178]
CRITICAL WARNING: [HDL 9-3116] 'i' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:178]
CRITICAL WARNING: [HDL 9-3116] 'wptr_q' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:235]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '&' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:235]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:235]
CRITICAL WARNING: [HDL 9-3116] 'rptr_q' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv:235]
WARNING: [HDL 9-3756] overwriting previous definition of module 'cordic_stage' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_rect_to_polar/cordic_stage.sv:3]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:154]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:159]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:160]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:160]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:161]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:161]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:163]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:163]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'int_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:165]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:165]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:166]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:168]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:379]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:379]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:379]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:379]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:383]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:383]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:384]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:385]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:386]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:387]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:388]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:389]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:390]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:391]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:392]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:392]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:393]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:393]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'int_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:395]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:395]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:396]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:397]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:398]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:784]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:784]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:784]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:784]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:788]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:788]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:789]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:790]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:791]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:792]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:793]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_cast_multi.sv:806]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:125]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:133]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:136]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FF' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:146]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:146]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:146]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:201]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:201]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:202]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:203]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:204]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:205]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:214]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:214]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:214]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:286]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:286]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLNR' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:320]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:320]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:320]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:321]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:363]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:363]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:363]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:363]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:367]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:367]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:368]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:369]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:370]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:371]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_multi.sv:384]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:117]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:121]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:161]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:161]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:163]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:174]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:180]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:188]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:195]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:197]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:202]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:209]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:214]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:216]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:222]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:227]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FF' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:234]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:234]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:234]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:242]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:242]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:243]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:244]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:299]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:299]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:306]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:309]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:312]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:394]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLNR' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:415]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:415]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:415]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:416]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:458]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:458]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:458]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:458]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:462]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:462]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:463]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:464]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:465]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:466]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_32.sv:479]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:133]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:133]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:138]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FF' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:155]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:155]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:155]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:222]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:222]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:223]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:224]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:225]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:234]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:234]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:234]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:306]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:306]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:326]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:326]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:326]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:327]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'DIV' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:328]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:328]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:329]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:330]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:337]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:339]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:340]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:341]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:342]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:344]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:345]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:346]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:347]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:349]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:350]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:391]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:391]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:391]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:395]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:395]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '11' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:411]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:411]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLNR' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:435]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:435]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:435]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:436]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:478]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:478]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:478]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:478]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:482]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:482]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:483]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:484]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:485]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:486]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_divsqrt_th_64_multi.sv:499]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:139]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:143]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:143]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:143]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:144]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:145]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:145]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:146]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:146]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:147]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:148]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:149]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:150]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:460]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:460]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:460]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:460]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:464]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:464]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:465]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:466]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:467]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:468]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:469]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:470]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:471]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:472]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:472]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:473]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:474]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:475]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:476]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:477]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:478]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:680]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:680]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:680]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:680]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:684]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:684]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:685]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:686]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:687]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:688]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma.sv:701]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:158]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:163]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:165]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:165]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:166]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:168]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:168]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:169]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:169]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:170]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:171]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:591]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:591]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:591]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:591]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:595]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:595]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:596]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:597]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:598]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:599]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:600]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:601]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:602]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:603]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:603]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'fp_format_e' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:604]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:604]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:605]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:606]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:607]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:608]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:609]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:610]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:874]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:874]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:874]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:874]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:878]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:878]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:879]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:880]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:881]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:882]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_fma_multi.sv:895]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:124]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'RNE' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'FMADD' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:133]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:394]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:398]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:398]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:399]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:400]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'QNAN' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:401]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:401]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:402]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:403]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:404]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:405]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_noncomp.sv:420]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARNC' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:510]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:510]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:510]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:510]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:510]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFL' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:514]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:514]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:514]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:515]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:524]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [/home/anbellum/vivaldi/third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv:564]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLARN' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:73]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFLNR' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:86]
CRITICAL WARNING: [HDL 9-3116] 'wr_pointer_q' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:71]
CRITICAL WARNING: [HDL 9-3116] 'mem_q' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:76]
CRITICAL WARNING: [HDL 9-3116] 'mem_d' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv:79]
WARNING: [HDL 9-3756] overwriting previous definition of module 'mesosynctb' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_mesosync_io/tests/mesosynctb.sv:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'You' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/mobile_ddr.sv:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'You' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/mobile_ddr_mcp.sv:63]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FFARN' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_to_mem.sv:103]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '(' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_to_mem.sv:103]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ''0' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_to_mem.sv:103]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_to_mem.sv:103]
CRITICAL WARNING: [HDL 9-3116] 'cnt_q' is not a type [/home/anbellum/vivaldi/third_party/fpnew/src/common_cells/src/stream_to_mem.sv:103]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'You' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/tb.sv:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'You' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/tb.sv:553]
WARNING: [HDL 9-3756] overwriting previous definition of module 'tb' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_hash_bank/tb.sv:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_pg_tree/test.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_barrier/test.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_narrow/test_bsg.sv:23]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_IN_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_tunnel/test_bsg.sv:20]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_tunnel/test_bsg.sv:20]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'T_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_compare_and_swap/test_bsg.sv:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_compare_and_swap/test_bsg.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1r1w/test_bsg.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync/test_bsg.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w/vivado/test_bsg.sv:11]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w/vsim/test_bsg.sv:11]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_segmented/test_bsg.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_segmented/test_bsg.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_segmented/test_bsg.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_2r1w/test_bsg.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_banked_crossbar/test_bsg.sv:17]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_adder_one_hot/test_bsg.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_binary_plus_one_to_gray/test_bsg.sv:4]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '?' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv:13]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '?' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv:17]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '?' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv:34]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '?' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv:43]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_dynamic_limit/test_bsg.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_counter_up_down/test_bsg.sv:25]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_cycle_counter/test_bsg.sv:18]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_dff/test_bsg.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_dff_reset_en/test_bsg.sv:20]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_encode_one_hot/test_bsg.sv:28]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_gray_to_binary/test_bsg.sv:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_idiv_iterative/test_bsg.sv:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_idiv_unsigned_recip/test_bsg.sv:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_imul_iterative/test_bsg.sv:18]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mul/test_bsg.sv:5]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mux/test_bsg.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mux_bitwise/test_bsg.sv:20]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_mux_one_hot/test_bsg.sv:24]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_popcount/test_bsg.sv:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_round_robin_arb/test_bsg.sv:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_round_robin_reset_arb/test_bsg.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_scan/test_bsg.sv:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_strobe/test_bsg.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_thermometer_count/test_bsg.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_wait_after_reset/test_bsg.sv:19]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_wait_cycles/test_bsg.sv:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/test_bsg.sv:29]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_tag/test_bsg.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'test_bsg' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_random_gen/test_bsg.sv:20]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CORE_0_HALF_PERIOD' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv:26]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv:26]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'IO_MASTER_HALF_PERIOD' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv:27]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CORE_1_HALF_PERIOD' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'initial' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_comm_link/test_bsg_comm_link.sv:290]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_large/test_bsg_fifo_1r1w_large.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_pseudo_large/test_bsg_fifo_1r1w_pseudo_large.sv:2]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_INSTR_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv:11]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv:11]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'WAYS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv:16]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/axi_test/testbench.sv:7]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'WAYS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/testbench.sv:14]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/testbench.sv:14]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/dmc/testbench.sv:4]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:37]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:41]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MIN_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:107]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MAX_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:108]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_READ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:124]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_WRITE_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:125]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_REQ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:126]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:202]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv:3]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'bsg_manycore_link_sif_width' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/testbench.sv:34]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/testbench.sv:34]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/testbench.sv:34]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/manycore_dram/testbench.sv:9]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'WAYS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression/testbench.sv:16]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression/testbench.sv:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression/testbench.sv:6]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BLOCK_SIZE_IN_WORDS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:26]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:26]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:38]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:39]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MIN_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:106]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MAX_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:107]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_READ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:124]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_WRITE_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:125]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_REQ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:126]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:201]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv:1]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'MISS_FIFO_ELS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:18]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:18]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_READ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:22]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:22]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_WRITE_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:23]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:24]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:24]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_REQ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:25]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:25]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MAX_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:26]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:26]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MIN_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv:7]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'WORD_TRACKING_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:37]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:41]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MIN_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:108]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MAX_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:109]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_READ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:126]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_WRITE_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_REQ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:128]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:203]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv:3]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_DMA_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:27]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_RATIO_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:53]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:54]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MIN_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MAX_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:128]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_READ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:246]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_WRITE_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:247]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_REQ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:248]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:249]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:327]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv:4]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_DMA_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:27]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_RATIO_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:53]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:54]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MIN_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'YUMI_MAX_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:128]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_READ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:244]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_WRITE_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:245]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_REQ_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:246]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_DELAY_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:247]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'checker' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:324]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_bypass/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_reorder/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out_passthrough/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out_passthrough_arb/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dataflow/bsg_serial_in_parallel_out_passthrough/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_dmc/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/add_sub_32/testbench.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/bsg_fpu_sticky/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/cmp_32/testbench.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/f2i_32/testbench.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/i2f_32/testbench.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_fpu/mul_32/testbench.sv:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_cam_1r1w_sync/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_cam_1r1w_sync_unmanaged/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1r1w_from_1rw/testbench.sv:8]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ROM_FILE' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma/testbench.sv:106]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma/testbench.sv:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_backup/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_decode/testbench.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_encode/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_misc/bsg_priority_encode/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_mux_test/testbench.sv:1]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_X' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:27]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:27]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_Y' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:28]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DIMS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:29]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:29]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RUCHE_X' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:30]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RUCHE_Y' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:31]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'XY_ORDER' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:32]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:32]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DEPOPULATED' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/testbench.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of program 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_tag/bsg_tag_bitbang/testbench.sv:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'trace_file' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench.sv:58]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'rom_file' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench.sv:130]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_ramulator_hbm/testbench.sv:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth/testbench.sv:6]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'NUM_CACHE_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:12]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:12]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DMA_DATA_WIDTH_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:47]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BLOCK_SIZE_IN_WORDS_P' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:48]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv:7]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'trace_file' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench_multi.sv:62]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'rom_file' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench_multi.sv:145]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'rom_file_1' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench_multi.sv:153]
WARNING: [HDL 9-3756] overwriting previous definition of module 'testbench' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench_multi.sv:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'top' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_tag/bsg_tag_bitbang/top.sv:5]
WARNING: [HDL 9-3756] overwriting previous definition of module 'top' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dpi/top.sv:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'top' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dpi_rom/top.sv:1]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/vcache_blocking.sv:12]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [/home/anbellum/vivaldi/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/vcache_blocking.sv:12]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 20 18:56:04 2025] Launched synth_1...
Run output will be captured here: /home/anbellum/vivaldi/synth/nexysVideo/nexysVideo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 12366.812 ; gain = 13.422 ; free physical = 6048 ; free virtual = 12359
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
read_ip /path/to/clk_wizard.xci
ERROR: [Vivado 12-172] File or Directory '/path/to/clk_wizard.xci' does not exist
read_ip /path/to/clk_wizard.xci
ERROR: [Vivado 12-172] File or Directory '/path/to/clk_wizard.xci' does not exist
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
