{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-317,-111",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 6 -x 1960 -y 240 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port dma_refclk -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 6 -x 1960 -y 860 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_pb_go -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port port-id_led_heartbeat -pg 1 -lvl 6 -x 1960 -y 660 -defaultsOSRD
preplace port port-id_led_alarm -pg 1 -lvl 6 -x 1960 -y 1000 -defaultsOSRD
preplace port port-id_led_ddr_cal_done -pg 1 -lvl 6 -x 1960 -y 260 -defaultsOSRD
preplace port port-id_led_dma_link_up -pg 1 -lvl 6 -x 1960 -y 940 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 5 -x 1750 -y 240 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80} -defaultsOSRD -pinDir C0_SYS_CLK left -pinY C0_SYS_CLK 60L -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 0L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 80L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 20R -pinDir dbg_clk right -pinY dbg_clk 40R -pinBusDir dbg_bus right -pinBusY dbg_bus 60R -pinDir c0_ddr4_ui_clk left -pinY c0_ddr4_ui_clk 100L -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 120L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 140L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 80R -pinDir sys_rst left -pinY sys_rst 320L
preplace inst ddr4_reset -pg 1 -lvl 3 -x 880 -y 120 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst ddr4_axi_interconnect -pg 1 -lvl 4 -x 1370 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 114 116 115 117 112 113 119 118} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI right -pinY S01_AXI 160R -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 20L -pinDir M00_ARESETN left -pinY M00_ARESETN 40L -pinDir S01_ACLK left -pinY S01_ACLK 160L -pinDir S01_ARESETN left -pinY S01_ARESETN 140L
preplace inst system_reset_100mhz -pg 1 -lvl 2 -x 490 -y 940 -swap {0 1 2 3 4 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 170 -y 920 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst system_interconnect -pg 1 -lvl 4 -x 1370 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 64 63 59 61 57 58 60 62} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 180R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir ACLK left -pinY ACLK 180L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L -pinDir M01_ACLK left -pinY M01_ACLK 100L -pinDir M01_ARESETN left -pinY M01_ARESETN 140L
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1370 -y 740 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 41 40 39 38} -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 0R -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 20L -pinDir resetn left -pinY resetn 0L
preplace inst go_button -pg 1 -lvl 3 -x 880 -y 1100 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst xdma_clock -pg 1 -lvl 2 -x 490 -y 820 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 20L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst xdma_bridge -pg 1 -lvl 3 -x 880 -y 360 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 36 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 87 88 84 85 83 86} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 80R -pinDir M_AXI_LITE right -pinY M_AXI_LITE 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt right -pinY pcie_mgt 500R -pinDir sys_clk left -pinY sys_clk 460L -pinDir sys_clk_gt left -pinY sys_clk_gt 480L -pinDir sys_rst_n left -pinY sys_rst_n 580L -pinDir user_lnk_up right -pinY user_lnk_up 580R -pinDir axi_aclk right -pinY axi_aclk 520R -pinDir axi_aresetn right -pinY axi_aresetn 540R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 560L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 560R
preplace inst logic_controller -pg 1 -lvl 5 -x 1750 -y 1000 -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir BUTTON left -pinY BUTTON 60L -pinDir ALARM right -pinY ALARM 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 80L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 100L
preplace inst blinker -pg 1 -lvl 5 -x 1750 -y 660 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir RESETN left -pinY RESETN 20L -pinDir LED right -pinY LED 0R
preplace netloc PIN_0_1 1 0 4 NJ 1120 NJ 1120 690 1020 1180J
preplace netloc blinker_0_LED 1 5 1 NJ 660
preplace netloc button_0_Q 1 3 2 1140 1060 N
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 3 2 1160 340 NJ
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 3 2 1140 360 NJ
preplace netloc ddr4_ram_c0_init_calib_complete 1 5 1 NJ 260
preplace netloc ddr4_reset_peripheral_aresetn 1 3 2 1180 380 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 980 NJ
preplace netloc logic_controller_ALARM 1 5 1 NJ 1000
preplace netloc system_reset_100mhz_peripheral_aresetn 1 2 3 690 1000 1200 1100 NJ
preplace netloc system_reset_100mhz_peripheral_reset 1 2 3 NJ 1040 NJ 1040 1540
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 4 300 1100 670 1180 1220 1080 NJ
preplace netloc xdma_0_axi_aclk 1 3 2 1100 660 NJ
preplace netloc xdma_0_axi_aresetn 1 3 2 1120 680 NJ
preplace netloc xdma_bridge_user_lnk_up 1 3 3 NJ 940 NJ 940 NJ
preplace netloc xdma_clock_IBUF_DS_ODIV2 1 2 1 N 820
preplace netloc xdma_clock_IBUF_OUT 1 2 1 N 840
preplace netloc system_reset_100mhz_interconnect_aresetn 1 2 1 N 980
preplace netloc C0_SYS_CLK_0_1 1 0 5 NJ 300 NJ 300 NJ 300 NJ 300 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 920
preplace netloc CLK_IN_D_0_2 1 0 2 NJ 840 NJ
preplace netloc controller_0_M_AXI 1 4 1 1520 600n
preplace netloc ddr4_0_C0_DDR4 1 5 1 NJ 240
preplace netloc ddr4_axi_interconnect_M00_AXI 1 4 1 1540 320n
preplace netloc system_interconnect_M00_AXI 1 4 1 N 240
preplace netloc system_interconnect_M01_AXI 1 3 1 1080 80n
preplace netloc xdma_0_M_AXI 1 3 1 N 440
preplace netloc xdma_0_M_AXI_LITE 1 3 1 1060 60n
preplace netloc xdma_bridge_pcie_mgt 1 3 3 NJ 860 NJ 860 NJ
levelinfo -pg 1 0 170 490 880 1370 1750 1960
pagesize -pg 1 -db -bbox -sgen -140 0 2140 1190
",
   "No Loops_ScaleFactor":"0.656303",
   "No Loops_TopLeft":"-140,3",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 3 -x 830 -y 60 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 1 -x 230 -y 120 -defaultsOSRD
preplace inst ddr4_reset -pg 1 -lvl 2 -x 630 -y 180 -defaultsOSRD
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 1 1 N 160
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 1 1 N 140
preplace netloc ddr4_0_C0_DDR4 1 1 2 NJ 60 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 1 N 80
levelinfo -pg 1 0 230 630 830
pagesize -pg 1 -db -bbox -sgen -130 0 920 280
"
}
{
   "da_clkrst_cnt":"1"
}
