{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386207938524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386207938524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:45:38 2013 " "Processing started: Wed Dec 04 17:45:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386207938524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386207938524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyMain -c MyMain " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyMain -c MyMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386207938524 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386207939148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymain.v 1 1 " "Found 1 design units, including 1 entities, in source file mymain.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyMain " "Found entity 1: MyMain" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386207939257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386207939257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segmentdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/segmentdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegmentDriver " "Found entity 1: SegmentDriver" {  } { { "output_files/SegmentDriver.v" "" { Text "N:/MyMain/output_files/SegmentDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386207939288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386207939288 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard.v(21) " "Verilog HDL Expression warning at Keyboard.v(21): truncated literal to match 4 bits" {  } { { "output_files/Keyboard.v" "" { Text "N:/MyMain/output_files/Keyboard.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386207939320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "output_files/Keyboard.v" "" { Text "N:/MyMain/output_files/Keyboard.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386207939335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386207939335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADriver.v(74) " "Verilog HDL information at VGADriver.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386207939366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386207939366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386207939366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyMain " "Elaborating entity \"MyMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386207939803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDriver SegmentDriver:SegmD0 " "Elaborating entity \"SegmentDriver\" for hierarchy \"SegmentDriver:SegmD0\"" {  } { { "MyMain.v" "SegmD0" { Text "N:/MyMain/MyMain.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386207939834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:KBD " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:KBD\"" {  } { { "MyMain.v" "KBD" { Text "N:/MyMain/MyMain.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386207939881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 21 Keyboard.v(20) " "Verilog HDL assignment warning at Keyboard.v(20): truncated value with size 22 to match size of target (21)" {  } { { "output_files/Keyboard.v" "" { Text "N:/MyMain/output_files/Keyboard.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386207939897 "|MyMain|Keyboard:KBD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Keyboard.v(44) " "Verilog HDL assignment warning at Keyboard.v(44): truncated value with size 32 to match size of target (11)" {  } { { "output_files/Keyboard.v" "" { Text "N:/MyMain/output_files/Keyboard.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386207939897 "|MyMain|Keyboard:KBD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADriver VGADriver:VGAD " "Elaborating entity \"VGADriver\" for hierarchy \"VGADriver:VGAD\"" {  } { { "MyMain.v" "VGAD" { Text "N:/MyMain/MyMain.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386207939913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gravityb VGADriver.v(36) " "Verilog HDL or VHDL warning at VGADriver.v(36): object \"gravityb\" assigned a value but never read" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386207939913 "|MyMain|VGADriver:VGAD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGADriver.v(146) " "Verilog HDL assignment warning at VGADriver.v(146): truncated value with size 32 to match size of target (4)" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386207939913 "|MyMain|VGADriver:VGAD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGADriver.v(151) " "Verilog HDL assignment warning at VGADriver.v(151): truncated value with size 32 to match size of target (4)" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386207939913 "|MyMain|VGADriver:VGAD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGADriver.v(156) " "Verilog HDL assignment warning at VGADriver.v(156): truncated value with size 32 to match size of target (4)" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386207939913 "|MyMain|VGADriver:VGAD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGADriver.v(162) " "Verilog HDL assignment warning at VGADriver.v(162): truncated value with size 32 to match size of target (4)" {  } { { "output_files/VGADriver.v" "" { Text "N:/MyMain/output_files/VGADriver.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386207939913 "|MyMain|VGADriver:VGAD"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1386207966433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/MyMain/output_files/MyMain.map.smsg " "Generated suppressed messages file N:/MyMain/output_files/MyMain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386207969226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386207970130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386207970130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4871 " "Implemented 4871 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386207970739 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386207970739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4802 " "Implemented 4802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386207970739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386207970739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386207970864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:46:10 2013 " "Processing ended: Wed Dec 04 17:46:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386207970864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386207970864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386207970864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386207970864 ""}
