<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sccpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IF_STAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_STAGE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_controlunit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_controlunit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_controlunit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_controlunit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sccpu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1624201742" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1624201742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624236611" xil_pn:in_ck="3824470737077704873" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1624236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="EXE_STAGE.v"/>
      <outfile xil_pn:name="ID_STAGE.V"/>
      <outfile xil_pn:name="IF_STAGE.V"/>
      <outfile xil_pn:name="Inst_ROM.v"/>
      <outfile xil_pn:name="MEM_STAGE.v"/>
      <outfile xil_pn:name="Regfile.v"/>
      <outfile xil_pn:name="SCCPU.V"/>
      <outfile xil_pn:name="WB_STAGE.V"/>
      <outfile xil_pn:name="add32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="mux32_2_1.v"/>
      <outfile xil_pn:name="mux32_4_1.v"/>
      <outfile xil_pn:name="mux5_2_1.v"/>
      <outfile xil_pn:name="test1.v"/>
      <outfile xil_pn:name="test_controlunit.v"/>
      <outfile xil_pn:name="test_sccpu.v"/>
    </transform>
    <transform xil_pn:end_ts="1624235807" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6598847677212264073" xil_pn:start_ts="1624235807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624235807" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7353829211824332597" xil_pn:start_ts="1624235807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624201745" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4298479288256437630" xil_pn:start_ts="1624201745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624236613" xil_pn:in_ck="3824470737077704873" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1624236613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="EXE_STAGE.v"/>
      <outfile xil_pn:name="ID_STAGE.V"/>
      <outfile xil_pn:name="IF_STAGE.V"/>
      <outfile xil_pn:name="Inst_ROM.v"/>
      <outfile xil_pn:name="MEM_STAGE.v"/>
      <outfile xil_pn:name="Regfile.v"/>
      <outfile xil_pn:name="SCCPU.V"/>
      <outfile xil_pn:name="WB_STAGE.V"/>
      <outfile xil_pn:name="add32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="mux32_2_1.v"/>
      <outfile xil_pn:name="mux32_4_1.v"/>
      <outfile xil_pn:name="mux5_2_1.v"/>
      <outfile xil_pn:name="test1.v"/>
      <outfile xil_pn:name="test_controlunit.v"/>
      <outfile xil_pn:name="test_sccpu.v"/>
    </transform>
    <transform xil_pn:end_ts="1624236616" xil_pn:in_ck="3824470737077704873" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4133312936453245037" xil_pn:start_ts="1624236613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_controlunit_beh.prj"/>
      <outfile xil_pn:name="test_controlunit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1624236616" xil_pn:in_ck="2394985496934465964" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5372717900463114607" xil_pn:start_ts="1624236616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_controlunit_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
