$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$var wire 8 # PINA $end
$var wire 1 $ PINA0 $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
bxxxxxxxx #
x$
$end
#2250
b00000000 "
#2312
b00000000 "
#2313
b00000000 "
#2562
b00001111 #
1$
1!
#2662
b00001111 #
#2762
b00001111 #
#2862
b00001111 #
#3350
b00001111 #
#3450
b00001111 #
#3550
b00001111 #
#3650
b00001111 #
#4137
b00001111 #
#4237
b00001111 #
#4337
b00001111 #
#4437
b00001111 #
#4925
b00001111 #
#5025
b00001111 #
#5125
b00001111 #
#5225
b00001111 #
#5712
b00001111 #
#5812
b00001111 #
#5912
b00001111 #
#6012
b00001111 #
#6500
b00000000 #
0$
0!
#6600
b00000000 #
#6700
b00000000 #
#6800
b00000000 #
#7487
b00000000 #
#7587
b00000000 #
#7687
b00000000 #
#7787
b00000000 #
#8475
b00000000 #
#8575
b00000000 #
#8675
b00000000 #
#8775
b00000000 #
#9462
b00000000 #
#9562
b00000000 #
#9662
b00000000 #
#9762
b00000000 #
#10450
b00000000 #
#10550
b00000000 #
#10650
b00000000 #
#10750
b00000000 #
#11437
b00001100 #
#11537
b00001100 #
#11637
b00001100 #
#11737
b00001100 #
#12325
b00001100 #
#12425
b00001100 #
#12525
b00001100 #
#12625
b00001100 #
#13212
b00001100 #
#13312
b00001100 #
#13412
b00001100 #
#13512
b00001100 #
#14100
b00001100 #
#14200
b00001100 #
#14300
b00001100 #
#14400
b00001100 #
#14987
b00001100 #
#15087
b00001100 #
#15187
b00001100 #
#15287
b00001100 #
#15875
b00001101 #
1$
1!
#15975
b00001101 #
#16075
b00001101 #
#16175
b00001101 #
#16712
b00001101 #
#16812
b00001101 #
#16912
b00001101 #
#17012
b00001101 #
#17550
b00001101 #
#17650
b00001101 #
#17750
b00001101 #
#17850
b00001101 #
#18387
b00001101 #
#18487
b00001101 #
#18587
b00001101 #
#18687
b00001101 #
#19225
b00001101 #
#19325
b00001101 #
#19425
b00001101 #
#19525
b00001101 #
