============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 16:10:04 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.437208s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (59.8%)

RUN-1004 : used memory is 282 MB, reserved memory is 260 MB, peak memory is 288 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 85 trigger nets, 85 data nets.
KIT-1004 : Chipwatcher code = 1110100000110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14344/37 useful/useless nets, 11747/23 useful/useless insts
SYN-1016 : Merged 44 instances.
SYN-1032 : 13809/10 useful/useless nets, 12417/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13793/16 useful/useless nets, 12405/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 679 better
SYN-1014 : Optimize round 2
SYN-1032 : 13255/60 useful/useless nets, 11867/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.271078s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (66.4%)

RUN-1004 : used memory is 295 MB, reserved memory is 271 MB, peak memory is 297 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13978/2 useful/useless nets, 12599/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57126, tnet num: 13978, tinst num: 12598, tnode num: 70183, tedge num: 91988.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 375 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.141427s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (73.0%)

RUN-1004 : used memory is 316 MB, reserved memory is 293 MB, peak memory is 446 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.540179s wall, 2.437500s user + 0.093750s system = 2.531250s CPU (71.5%)

RUN-1004 : used memory is 316 MB, reserved memory is 293 MB, peak memory is 446 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (472 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11532 instances
RUN-0007 : 6747 luts, 3746 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12912 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7565 nets have 2 pins
RUN-1001 : 3997 nets have [3 - 5] pins
RUN-1001 : 792 nets have [6 - 10] pins
RUN-1001 : 322 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1519     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     779     
RUN-1001 :   Yes  |  No   |  Yes  |    1185     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  70   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 93
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11530 instances, 6747 luts, 3746 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54706, tnet num: 12910, tinst num: 11530, tnode num: 67553, tedge num: 89378.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.079180s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (73.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.96195e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11530.
PHY-3001 : Level 1 #clusters 1721.
PHY-3001 : End clustering;  0.100454s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 930420, overlap = 318.438
PHY-3002 : Step(2): len = 837165, overlap = 329.062
PHY-3002 : Step(3): len = 599999, overlap = 449.438
PHY-3002 : Step(4): len = 517904, overlap = 503.281
PHY-3002 : Step(5): len = 437240, overlap = 581.875
PHY-3002 : Step(6): len = 379379, overlap = 631.469
PHY-3002 : Step(7): len = 316381, overlap = 694.219
PHY-3002 : Step(8): len = 272071, overlap = 728.906
PHY-3002 : Step(9): len = 235674, overlap = 754.312
PHY-3002 : Step(10): len = 216863, overlap = 799.531
PHY-3002 : Step(11): len = 190761, overlap = 828.094
PHY-3002 : Step(12): len = 177445, overlap = 817.844
PHY-3002 : Step(13): len = 164047, overlap = 845.219
PHY-3002 : Step(14): len = 150026, overlap = 883.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06451e-06
PHY-3002 : Step(15): len = 158227, overlap = 874.469
PHY-3002 : Step(16): len = 190827, overlap = 773.844
PHY-3002 : Step(17): len = 197824, overlap = 729.188
PHY-3002 : Step(18): len = 206083, overlap = 692.156
PHY-3002 : Step(19): len = 204040, overlap = 672.625
PHY-3002 : Step(20): len = 202953, overlap = 707.094
PHY-3002 : Step(21): len = 198563, overlap = 694.781
PHY-3002 : Step(22): len = 196267, overlap = 699.719
PHY-3002 : Step(23): len = 193189, overlap = 689.125
PHY-3002 : Step(24): len = 192645, overlap = 672.562
PHY-3002 : Step(25): len = 191379, overlap = 677.625
PHY-3002 : Step(26): len = 191987, overlap = 656.75
PHY-3002 : Step(27): len = 191335, overlap = 660.469
PHY-3002 : Step(28): len = 190162, overlap = 681.719
PHY-3002 : Step(29): len = 189870, overlap = 688.344
PHY-3002 : Step(30): len = 188512, overlap = 701.469
PHY-3002 : Step(31): len = 187512, overlap = 701.344
PHY-3002 : Step(32): len = 186511, overlap = 698.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12902e-06
PHY-3002 : Step(33): len = 195110, overlap = 688
PHY-3002 : Step(34): len = 210181, overlap = 661.781
PHY-3002 : Step(35): len = 215430, overlap = 650.969
PHY-3002 : Step(36): len = 218015, overlap = 632.719
PHY-3002 : Step(37): len = 217025, overlap = 626.281
PHY-3002 : Step(38): len = 215937, overlap = 625.906
PHY-3002 : Step(39): len = 213850, overlap = 621.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25804e-06
PHY-3002 : Step(40): len = 228365, overlap = 599.75
PHY-3002 : Step(41): len = 246388, overlap = 558.594
PHY-3002 : Step(42): len = 256275, overlap = 523.812
PHY-3002 : Step(43): len = 259494, overlap = 502.938
PHY-3002 : Step(44): len = 259002, overlap = 488.125
PHY-3002 : Step(45): len = 257840, overlap = 467.156
PHY-3002 : Step(46): len = 257269, overlap = 467.938
PHY-3002 : Step(47): len = 257257, overlap = 485.656
PHY-3002 : Step(48): len = 256228, overlap = 503.188
PHY-3002 : Step(49): len = 254801, overlap = 514.156
PHY-3002 : Step(50): len = 253786, overlap = 510.844
PHY-3002 : Step(51): len = 253040, overlap = 517.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.65161e-05
PHY-3002 : Step(52): len = 267890, overlap = 485.969
PHY-3002 : Step(53): len = 284391, overlap = 445.812
PHY-3002 : Step(54): len = 293837, overlap = 372.625
PHY-3002 : Step(55): len = 297099, overlap = 369.719
PHY-3002 : Step(56): len = 297605, overlap = 377.125
PHY-3002 : Step(57): len = 298189, overlap = 388.938
PHY-3002 : Step(58): len = 297865, overlap = 378.25
PHY-3002 : Step(59): len = 298067, overlap = 376.438
PHY-3002 : Step(60): len = 296631, overlap = 374.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.30322e-05
PHY-3002 : Step(61): len = 312256, overlap = 344.969
PHY-3002 : Step(62): len = 327623, overlap = 311.781
PHY-3002 : Step(63): len = 335433, overlap = 286.406
PHY-3002 : Step(64): len = 336698, overlap = 281.375
PHY-3002 : Step(65): len = 337041, overlap = 282.375
PHY-3002 : Step(66): len = 338268, overlap = 281.719
PHY-3002 : Step(67): len = 338693, overlap = 267.906
PHY-3002 : Step(68): len = 337877, overlap = 292.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.60643e-05
PHY-3002 : Step(69): len = 355895, overlap = 231.531
PHY-3002 : Step(70): len = 367624, overlap = 213.625
PHY-3002 : Step(71): len = 370505, overlap = 220.5
PHY-3002 : Step(72): len = 374442, overlap = 210.594
PHY-3002 : Step(73): len = 379385, overlap = 200.281
PHY-3002 : Step(74): len = 382195, overlap = 198.125
PHY-3002 : Step(75): len = 379137, overlap = 198.812
PHY-3002 : Step(76): len = 378406, overlap = 195.625
PHY-3002 : Step(77): len = 378770, overlap = 199.469
PHY-3002 : Step(78): len = 379144, overlap = 203
PHY-3002 : Step(79): len = 376485, overlap = 203.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000131644
PHY-3002 : Step(80): len = 389801, overlap = 178.594
PHY-3002 : Step(81): len = 398410, overlap = 148.25
PHY-3002 : Step(82): len = 399202, overlap = 144.656
PHY-3002 : Step(83): len = 400578, overlap = 150.781
PHY-3002 : Step(84): len = 404213, overlap = 144.906
PHY-3002 : Step(85): len = 406546, overlap = 139.219
PHY-3002 : Step(86): len = 405460, overlap = 139.219
PHY-3002 : Step(87): len = 405123, overlap = 139.344
PHY-3002 : Step(88): len = 405186, overlap = 148.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000263288
PHY-3002 : Step(89): len = 414456, overlap = 125.844
PHY-3002 : Step(90): len = 424577, overlap = 112.5
PHY-3002 : Step(91): len = 426135, overlap = 115.781
PHY-3002 : Step(92): len = 427872, overlap = 101.719
PHY-3002 : Step(93): len = 430372, overlap = 113.625
PHY-3002 : Step(94): len = 431623, overlap = 116.688
PHY-3002 : Step(95): len = 431101, overlap = 114.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000471695
PHY-3002 : Step(96): len = 435497, overlap = 117
PHY-3002 : Step(97): len = 440440, overlap = 109.25
PHY-3002 : Step(98): len = 442713, overlap = 96
PHY-3002 : Step(99): len = 444588, overlap = 99.375
PHY-3002 : Step(100): len = 446510, overlap = 105.375
PHY-3002 : Step(101): len = 447567, overlap = 105.75
PHY-3002 : Step(102): len = 447233, overlap = 99.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00079598
PHY-3002 : Step(103): len = 450836, overlap = 88.9688
PHY-3002 : Step(104): len = 455274, overlap = 90.0625
PHY-3002 : Step(105): len = 456868, overlap = 96
PHY-3002 : Step(106): len = 458427, overlap = 91.125
PHY-3002 : Step(107): len = 460817, overlap = 89.6562
PHY-3002 : Step(108): len = 462467, overlap = 93
PHY-3002 : Step(109): len = 462135, overlap = 90.8438
PHY-3002 : Step(110): len = 462448, overlap = 90.875
PHY-3002 : Step(111): len = 463682, overlap = 91.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023304s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604696, over cnt = 1405(3%), over = 8180, worst = 42
PHY-1001 : End global iterations;  0.348379s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (35.9%)

PHY-1001 : Congestion index: top1 = 86.23, top5 = 65.33, top10 = 54.96, top15 = 48.35.
PHY-3001 : End congestion estimation;  0.515736s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454147s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012947
PHY-3002 : Step(112): len = 503479, overlap = 36.8438
PHY-3002 : Step(113): len = 505939, overlap = 29.9375
PHY-3002 : Step(114): len = 503067, overlap = 27.6562
PHY-3002 : Step(115): len = 501334, overlap = 29.8125
PHY-3002 : Step(116): len = 504743, overlap = 27.7188
PHY-3002 : Step(117): len = 506596, overlap = 28.5938
PHY-3002 : Step(118): len = 505027, overlap = 30.0625
PHY-3002 : Step(119): len = 504239, overlap = 29.4062
PHY-3002 : Step(120): len = 503269, overlap = 27.125
PHY-3002 : Step(121): len = 500823, overlap = 25.6562
PHY-3002 : Step(122): len = 498151, overlap = 28.0938
PHY-3002 : Step(123): len = 495387, overlap = 28.6562
PHY-3002 : Step(124): len = 493482, overlap = 27.8438
PHY-3002 : Step(125): len = 491936, overlap = 28.5938
PHY-3002 : Step(126): len = 490119, overlap = 29.2812
PHY-3002 : Step(127): len = 488618, overlap = 29.2812
PHY-3002 : Step(128): len = 487079, overlap = 30.1562
PHY-3002 : Step(129): len = 485747, overlap = 32.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00025894
PHY-3002 : Step(130): len = 487176, overlap = 29.8438
PHY-3002 : Step(131): len = 491464, overlap = 28.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000438325
PHY-3002 : Step(132): len = 492976, overlap = 28.8125
PHY-3002 : Step(133): len = 507839, overlap = 26.75
PHY-3002 : Step(134): len = 517050, overlap = 24.3125
PHY-3002 : Step(135): len = 517563, overlap = 22.5625
PHY-3002 : Step(136): len = 519588, overlap = 22.1875
PHY-3002 : Step(137): len = 518908, overlap = 20.0312
PHY-3002 : Step(138): len = 518768, overlap = 21.1562
PHY-3002 : Step(139): len = 519086, overlap = 20.1875
PHY-3002 : Step(140): len = 520085, overlap = 19.4688
PHY-3002 : Step(141): len = 519565, overlap = 20.0938
PHY-3002 : Step(142): len = 520082, overlap = 20.0938
PHY-3002 : Step(143): len = 519744, overlap = 21.7188
PHY-3002 : Step(144): len = 519405, overlap = 18.4062
PHY-3002 : Step(145): len = 518661, overlap = 16.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000876649
PHY-3002 : Step(146): len = 520428, overlap = 16.4062
PHY-3002 : Step(147): len = 525370, overlap = 16.875
PHY-3002 : Step(148): len = 532582, overlap = 13.5312
PHY-3002 : Step(149): len = 534344, overlap = 12.1562
PHY-3002 : Step(150): len = 534370, overlap = 12.0938
PHY-3002 : Step(151): len = 535117, overlap = 10.5938
PHY-3002 : Step(152): len = 535924, overlap = 10.2812
PHY-3002 : Step(153): len = 535986, overlap = 9.90625
PHY-3002 : Step(154): len = 537322, overlap = 11.4375
PHY-3002 : Step(155): len = 538407, overlap = 10.5938
PHY-3002 : Step(156): len = 537074, overlap = 11.2188
PHY-3002 : Step(157): len = 534901, overlap = 11.6562
PHY-3002 : Step(158): len = 533564, overlap = 14.4375
PHY-3002 : Step(159): len = 533475, overlap = 15.7812
PHY-3002 : Step(160): len = 533247, overlap = 15.9375
PHY-3002 : Step(161): len = 533214, overlap = 12.9688
PHY-3002 : Step(162): len = 532294, overlap = 10.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0017533
PHY-3002 : Step(163): len = 532829, overlap = 10.9062
PHY-3002 : Step(164): len = 534233, overlap = 11.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 82/12912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633216, over cnt = 1943(5%), over = 8266, worst = 49
PHY-1001 : End global iterations;  0.408007s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 78.32, top5 = 59.20, top10 = 51.00, top15 = 46.05.
PHY-3001 : End congestion estimation;  0.561300s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (66.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460819s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (44.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160621
PHY-3002 : Step(165): len = 537914, overlap = 88.7188
PHY-3002 : Step(166): len = 536248, overlap = 83.7812
PHY-3002 : Step(167): len = 530039, overlap = 74.1875
PHY-3002 : Step(168): len = 523105, overlap = 73.1562
PHY-3002 : Step(169): len = 516087, overlap = 69.8125
PHY-3002 : Step(170): len = 509840, overlap = 72
PHY-3002 : Step(171): len = 504456, overlap = 72.375
PHY-3002 : Step(172): len = 499470, overlap = 74.0625
PHY-3002 : Step(173): len = 495561, overlap = 69.875
PHY-3002 : Step(174): len = 490783, overlap = 77.0938
PHY-3002 : Step(175): len = 486811, overlap = 75.8438
PHY-3002 : Step(176): len = 482976, overlap = 80.2812
PHY-3002 : Step(177): len = 479508, overlap = 84.625
PHY-3002 : Step(178): len = 475825, overlap = 85.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321243
PHY-3002 : Step(179): len = 478667, overlap = 78.2188
PHY-3002 : Step(180): len = 482515, overlap = 69.8125
PHY-3002 : Step(181): len = 483309, overlap = 66.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000642486
PHY-3002 : Step(182): len = 488696, overlap = 63.125
PHY-3002 : Step(183): len = 497101, overlap = 61.1562
PHY-3002 : Step(184): len = 497530, overlap = 61.2188
PHY-3002 : Step(185): len = 498058, overlap = 57.3125
PHY-3002 : Step(186): len = 498597, overlap = 59.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00116276
PHY-3002 : Step(187): len = 502523, overlap = 54.75
PHY-3002 : Step(188): len = 506606, overlap = 51.75
PHY-3002 : Step(189): len = 511447, overlap = 48.0625
PHY-3002 : Step(190): len = 513313, overlap = 47.0312
PHY-3002 : Step(191): len = 514385, overlap = 45.75
PHY-3002 : Step(192): len = 514419, overlap = 44.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54706, tnet num: 12910, tinst num: 11530, tnode num: 67553, tedge num: 89378.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 315.72 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 374/12912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 627880, over cnt = 2110(5%), over = 7202, worst = 36
PHY-1001 : End global iterations;  0.474796s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 69.33, top5 = 52.90, top10 = 46.72, top15 = 43.03.
PHY-1001 : End incremental global routing;  0.618868s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (78.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.498091s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.5%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11416 has valid locations, 73 needs to be replaced
PHY-3001 : design contains 11594 instances, 6778 luts, 3779 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 519801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10754/12976.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 632944, over cnt = 2126(6%), over = 7228, worst = 36
PHY-1001 : End global iterations;  0.086921s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 69.42, top5 = 53.06, top10 = 46.79, top15 = 43.10.
PHY-3001 : End congestion estimation;  0.258662s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (36.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54931, tnet num: 12974, tinst num: 11594, tnode num: 67877, tedge num: 89700.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.301963s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (67.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 519471, overlap = 0
PHY-3002 : Step(194): len = 519493, overlap = 0
PHY-3002 : Step(195): len = 519767, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10767/12976.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 632464, over cnt = 2124(6%), over = 7235, worst = 36
PHY-1001 : End global iterations;  0.086587s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.2%)

PHY-1001 : Congestion index: top1 = 69.46, top5 = 53.04, top10 = 46.82, top15 = 43.12.
PHY-3001 : End congestion estimation;  0.256006s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485722s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (86.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00144529
PHY-3002 : Step(196): len = 519710, overlap = 44.7812
PHY-3002 : Step(197): len = 519790, overlap = 44.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00289057
PHY-3002 : Step(198): len = 519878, overlap = 45.0312
PHY-3002 : Step(199): len = 519958, overlap = 44.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00578114
PHY-3002 : Step(200): len = 520006, overlap = 44.7188
PHY-3002 : Step(201): len = 520102, overlap = 44.5312
PHY-3001 : Final: Len = 520102, Over = 44.5312
PHY-3001 : End incremental placement;  2.721376s wall, 1.656250s user + 0.093750s system = 1.750000s CPU (64.3%)

OPT-1001 : Total overflow 316.94 peak overflow 3.97
OPT-1001 : End high-fanout net optimization;  4.106700s wall, 2.406250s user + 0.109375s system = 2.515625s CPU (61.3%)

OPT-1001 : Current memory(MB): used = 562, reserve = 548, peak = 566.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10769/12976.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 632816, over cnt = 2110(5%), over = 7106, worst = 36
PHY-1002 : len = 661552, over cnt = 1482(4%), over = 4048, worst = 28
PHY-1002 : len = 689184, over cnt = 578(1%), over = 1352, worst = 22
PHY-1002 : len = 694112, over cnt = 317(0%), over = 730, worst = 10
PHY-1002 : len = 701696, over cnt = 48(0%), over = 113, worst = 9
PHY-1001 : End global iterations;  0.707351s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (75.1%)

PHY-1001 : Congestion index: top1 = 55.82, top5 = 47.49, top10 = 43.28, top15 = 40.58.
OPT-1001 : End congestion update;  0.866573s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (77.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394015s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (71.4%)

OPT-0007 : Start: WNS -2718 TNS -549222 NUM_FEPS 411
OPT-0007 : Iter 1: improved WNS -2537 TNS -355220 NUM_FEPS 409 with 51 cells processed and 3900 slack improved
OPT-0007 : Iter 2: improved WNS -2537 TNS -355120 NUM_FEPS 409 with 3 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.283403s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (74.3%)

OPT-1001 : Current memory(MB): used = 562, reserve = 548, peak = 566.
OPT-1001 : End physical optimization;  6.489116s wall, 4.125000s user + 0.140625s system = 4.265625s CPU (65.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6778 LUT to BLE ...
SYN-4008 : Packed 6778 LUT and 1372 SEQ to BLE.
SYN-4003 : Packing 2407 remaining SEQ's ...
SYN-4005 : Packed 1803 SEQ with LUT/SLICE
SYN-4006 : 3751 single LUT's are left
SYN-4006 : 604 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7382/8787 primitive instances ...
PHY-3001 : End packing;  0.495587s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (69.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5084 instances
RUN-1001 : 2469 mslices, 2470 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11839 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6241 nets have 2 pins
RUN-1001 : 4083 nets have [3 - 5] pins
RUN-1001 : 884 nets have [6 - 10] pins
RUN-1001 : 358 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5082 instances, 4939 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 534571, Over = 121.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5959/11839.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 687192, over cnt = 1372(3%), over = 2150, worst = 9
PHY-1002 : len = 692536, over cnt = 825(2%), over = 1120, worst = 5
PHY-1002 : len = 698392, over cnt = 434(1%), over = 589, worst = 5
PHY-1002 : len = 703088, over cnt = 174(0%), over = 224, worst = 5
PHY-1002 : len = 705912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.883056s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 55.15, top5 = 47.76, top10 = 43.51, top15 = 40.74.
PHY-3001 : End congestion estimation;  1.102627s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (56.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50959, tnet num: 11837, tinst num: 5082, tnode num: 60882, tedge num: 86003.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.454391s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (85.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.78201e-05
PHY-3002 : Step(202): len = 524393, overlap = 122
PHY-3002 : Step(203): len = 516773, overlap = 123.5
PHY-3002 : Step(204): len = 512173, overlap = 134.25
PHY-3002 : Step(205): len = 509053, overlap = 133.25
PHY-3002 : Step(206): len = 506370, overlap = 144.5
PHY-3002 : Step(207): len = 504377, overlap = 146.75
PHY-3002 : Step(208): len = 502829, overlap = 147.25
PHY-3002 : Step(209): len = 501433, overlap = 149
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013564
PHY-3002 : Step(210): len = 507513, overlap = 137.5
PHY-3002 : Step(211): len = 513257, overlap = 122
PHY-3002 : Step(212): len = 515242, overlap = 120
PHY-3002 : Step(213): len = 516174, overlap = 117.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00027128
PHY-3002 : Step(214): len = 522096, overlap = 109.5
PHY-3002 : Step(215): len = 529933, overlap = 97.5
PHY-3002 : Step(216): len = 534505, overlap = 88.75
PHY-3002 : Step(217): len = 533862, overlap = 87.25
PHY-3002 : Step(218): len = 533753, overlap = 90
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.956568s wall, 0.093750s user + 0.421875s system = 0.515625s CPU (53.9%)

PHY-3001 : Trial Legalized: Len = 578236
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 518/11839.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702232, over cnt = 1781(5%), over = 3012, worst = 8
PHY-1002 : len = 714776, over cnt = 950(2%), over = 1411, worst = 7
PHY-1002 : len = 725960, over cnt = 373(1%), over = 508, worst = 5
PHY-1002 : len = 730400, over cnt = 143(0%), over = 191, worst = 4
PHY-1002 : len = 733224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.119109s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 53.99, top5 = 48.39, top10 = 44.85, top15 = 42.31.
PHY-3001 : End congestion estimation;  1.365278s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (56.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492801s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (85.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160513
PHY-3002 : Step(219): len = 562502, overlap = 9
PHY-3002 : Step(220): len = 552224, overlap = 25.25
PHY-3002 : Step(221): len = 544322, overlap = 38
PHY-3002 : Step(222): len = 538900, overlap = 48.25
PHY-3002 : Step(223): len = 534817, overlap = 60.25
PHY-3002 : Step(224): len = 533205, overlap = 65.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321026
PHY-3002 : Step(225): len = 539841, overlap = 56.25
PHY-3002 : Step(226): len = 543699, overlap = 51
PHY-3002 : Step(227): len = 545883, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000642053
PHY-3002 : Step(228): len = 552290, overlap = 39.75
PHY-3002 : Step(229): len = 560983, overlap = 38.75
PHY-3002 : Step(230): len = 564140, overlap = 37
PHY-3002 : Step(231): len = 564957, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 580053, Over = 0
PHY-3001 : Spreading special nets. 54 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034733s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.0%)

PHY-3001 : 79 instances has been re-located, deltaX = 15, deltaY = 56, maxDist = 2.
PHY-3001 : Final: Len = 581397, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50959, tnet num: 11837, tinst num: 5082, tnode num: 60882, tedge num: 86003.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.098571s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (68.3%)

RUN-1004 : used memory is 512 MB, reserved memory is 496 MB, peak memory is 579 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3164/11839.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 720208, over cnt = 1706(4%), over = 2621, worst = 7
PHY-1002 : len = 728016, over cnt = 1019(2%), over = 1445, worst = 7
PHY-1002 : len = 738672, over cnt = 375(1%), over = 542, worst = 5
PHY-1002 : len = 744704, over cnt = 31(0%), over = 39, worst = 3
PHY-1002 : len = 745176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.075482s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (81.4%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 46.41, top10 = 43.04, top15 = 40.75.
PHY-1001 : End incremental global routing;  1.308103s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (77.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.478678s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (75.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4976 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 5085 instances, 4942 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 582326
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10855/11842.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 746240, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 746248, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 746288, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 746296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.422040s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (70.3%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 46.47, top10 = 43.10, top15 = 40.80.
PHY-3001 : End congestion estimation;  0.641930s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (70.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50995, tnet num: 11840, tinst num: 5085, tnode num: 60927, tedge num: 86057.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.101952s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (65.2%)

RUN-1004 : used memory is 539 MB, reserved memory is 528 MB, peak memory is 586 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.583170s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (59.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(232): len = 581879, overlap = 0
PHY-3002 : Step(233): len = 581854, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10851/11842.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745672, over cnt = 11(0%), over = 13, worst = 3
PHY-1002 : len = 745696, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 745744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.306503s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 46.44, top10 = 43.08, top15 = 40.79.
PHY-3001 : End congestion estimation;  0.527949s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (68.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.495496s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (66.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339355
PHY-3002 : Step(234): len = 581854, overlap = 0.5
PHY-3002 : Step(235): len = 581854, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 581835, Over = 0
PHY-3001 : End spreading;  0.031734s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.5%)

PHY-3001 : Final: Len = 581835, Over = 0
PHY-3001 : End incremental placement;  3.555161s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (64.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.656524s wall, 3.734375s user + 0.093750s system = 3.828125s CPU (67.7%)

OPT-1001 : Current memory(MB): used = 593, reserve = 582, peak = 595.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10851/11842.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745792, over cnt = 9(0%), over = 12, worst = 3
PHY-1002 : len = 745904, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 745920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.299303s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.5%)

PHY-1001 : Congestion index: top1 = 52.48, top5 = 46.51, top10 = 43.12, top15 = 40.83.
OPT-1001 : End congestion update;  0.528839s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (29.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393004s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.6%)

OPT-0007 : Start: WNS -2543 TNS -249379 NUM_FEPS 289
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4980 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5085 instances, 4942 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 594727, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030746s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.8%)

PHY-3001 : 28 instances has been re-located, deltaX = 8, deltaY = 19, maxDist = 2.
PHY-3001 : Final: Len = 595017, Over = 0
PHY-3001 : End incremental legalization;  0.225759s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (76.1%)

OPT-0007 : Iter 1: improved WNS -2076 TNS -195895 NUM_FEPS 288 with 167 cells processed and 26275 slack improved
OPT-0007 : Iter 2: improved WNS -2076 TNS -195895 NUM_FEPS 288 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.369238s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (53.6%)

OPT-1001 : Current memory(MB): used = 593, reserve = 583, peak = 595.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.392321s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (75.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10276/11842.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 757888, over cnt = 155(0%), over = 230, worst = 4
PHY-1002 : len = 758792, over cnt = 59(0%), over = 70, worst = 3
PHY-1002 : len = 759432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 759464, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 759672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.623848s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (50.1%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 46.60, top10 = 43.25, top15 = 41.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391028s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (63.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2076 TNS -197395 NUM_FEPS 288
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.206897
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2076ps with logic level 3 
RUN-1001 :       #2 path slack -2076ps with logic level 3 
RUN-1001 :       #3 path slack -2076ps with logic level 3 
RUN-1001 :       #4 path slack -2076ps with logic level 3 
RUN-1001 :       #5 path slack -2019ps with logic level 3 
RUN-1001 :   0 HFN exist on timing critical paths out of 11842 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11842 nets
OPT-1001 : End physical optimization;  9.974368s wall, 6.343750s user + 0.109375s system = 6.453125s CPU (64.7%)

RUN-1003 : finish command "place" in  32.401502s wall, 18.453125s user + 1.468750s system = 19.921875s CPU (61.5%)

RUN-1004 : used memory is 494 MB, reserved memory is 476 MB, peak memory is 595 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.288122s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (88.5%)

RUN-1004 : used memory is 505 MB, reserved memory is 490 MB, peak memory is 595 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5087 instances
RUN-1001 : 2469 mslices, 2473 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11842 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6239 nets have 2 pins
RUN-1001 : 4086 nets have [3 - 5] pins
RUN-1001 : 884 nets have [6 - 10] pins
RUN-1001 : 359 nets have [11 - 20] pins
RUN-1001 : 262 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50995, tnet num: 11840, tinst num: 5085, tnode num: 60927, tedge num: 86057.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2469 mslices, 2473 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 716752, over cnt = 1752(4%), over = 2878, worst = 7
PHY-1002 : len = 727128, over cnt = 1104(3%), over = 1592, worst = 7
PHY-1002 : len = 739104, over cnt = 446(1%), over = 627, worst = 7
PHY-1002 : len = 746992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 747040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.881825s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (58.5%)

PHY-1001 : Congestion index: top1 = 52.22, top5 = 46.40, top10 = 42.95, top15 = 40.61.
PHY-1001 : End global routing;  1.100697s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (56.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 595, reserve = 582, peak = 595.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 856, reserve = 847, peak = 856.
PHY-1001 : End build detailed router design. 2.808190s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (27.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 127928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.496437s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (29.2%)

PHY-1001 : Current memory(MB): used = 892, reserve = 884, peak = 892.
PHY-1001 : End phase 1; 1.503228s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (31.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.87904e+06, over cnt = 893(0%), over = 894, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 897, reserve = 888, peak = 897.
PHY-1001 : End initial routed; 25.297648s wall, 17.484375s user + 0.156250s system = 17.640625s CPU (69.7%)

PHY-1001 : Update timing.....
PHY-1001 : 221/11061(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.269   |  -964.327  |  350  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.764253s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (63.8%)

PHY-1001 : Current memory(MB): used = 907, reserve = 899, peak = 907.
PHY-1001 : End phase 2; 27.061976s wall, 18.609375s user + 0.156250s system = 18.765625s CPU (69.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 38 pins with SWNS -4.231ns STNS -953.527ns FEP 350.
PHY-1001 : End OPT Iter 1; 0.194835s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.1%)

PHY-1022 : len = 1.87925e+06, over cnt = 929(0%), over = 930, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.341698s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85343e+06, over cnt = 319(0%), over = 320, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.986276s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (85.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85047e+06, over cnt = 66(0%), over = 66, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.344900s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.85044e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.197356s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (79.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.85048e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.108705s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (86.2%)

PHY-1001 : Update timing.....
PHY-1001 : 218/11061(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.231   |  -956.986  |  350  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.755941s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (54.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 249 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.246833s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (50.1%)

PHY-1001 : Current memory(MB): used = 985, reserve = 979, peak = 985.
PHY-1001 : End phase 3; 5.183567s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (63.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -4.231ns STNS -955.138ns FEP 350.
PHY-1001 : End OPT Iter 1; 0.180173s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.0%)

PHY-1022 : len = 1.85046e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.322401s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (43.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.231ns, -955.138ns, 350}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8503e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.112505s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (55.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8503e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.107058s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.8%)

PHY-1001 : Update timing.....
PHY-1001 : 218/11061(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.231   |  -961.241  |  350  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.790660s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (49.7%)

PHY-1001 : Current memory(MB): used = 990, reserve = 985, peak = 990.
PHY-1001 : End phase 4; 2.364546s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (48.9%)

PHY-1003 : Routed, final wirelength = 1.8503e+06
PHY-1001 : Current memory(MB): used = 990, reserve = 985, peak = 990.
PHY-1001 : End export database. 0.041685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  39.213893s wall, 24.375000s user + 0.171875s system = 24.546875s CPU (62.6%)

RUN-1003 : finish command "route" in  41.820436s wall, 25.734375s user + 0.218750s system = 25.953125s CPU (62.1%)

RUN-1004 : used memory is 924 MB, reserved memory is 916 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8961   out of  19600   45.72%
#reg                     3945   out of  19600   20.13%
#le                      9561
  #lut only              5616   out of   9561   58.74%
  #reg only               600   out of   9561    6.28%
  #lut&reg               3345   out of   9561   34.99%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1805
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               264
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    255
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    254
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    60


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9561   |8067    |894     |3959    |35      |3       |
|  ISP                               |AHBISP                                          |1463   |857     |356     |837     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |603    |311     |142     |342     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |81     |60      |18      |54      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |9      |8       |0       |9       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |66     |38      |18      |38      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |6      |4       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |67     |28      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |67     |40      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_CC                            |CC                                              |117    |97      |20      |69      |0       |0       |
|    u_bypass                        |bypass                                          |129    |89      |40      |39      |0       |0       |
|    u_demosaic                      |demosaic                                        |415    |182     |142     |272     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |104    |37      |31      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |74     |33      |27      |45      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |76     |35      |27      |48      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |86     |39      |33      |67      |0       |0       |
|    u_gamma                         |gamma                                           |30     |30      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |12     |12      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |14     |7       |7       |4       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |14     |7       |7       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |24     |24      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |8      |8       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |23     |8       |0       |22      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |9      |9       |0       |6       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |4      |4       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |16     |16      |0       |7       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |139    |79      |21      |100     |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |7      |7       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |19      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |29     |24      |0       |29      |0       |0       |
|  kb                                |Keyboard                                        |90     |74      |16      |51      |0       |0       |
|  sd_reader                         |sd_reader                                       |720    |603     |100     |336     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |312    |273     |34      |150     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |765    |575     |119     |406     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |431    |290     |73      |288     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |142    |81      |21      |115     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |8      |8       |0       |8       |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |36     |18      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |39     |28      |0       |39      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |176    |118     |30      |133     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |32     |20      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |36     |30      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |39     |30      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |334    |285     |46      |118     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |58     |46      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |52     |52      |0       |10      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |46     |39      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |106    |88      |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |72     |60      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5038   |4977    |51      |1386    |0       |3       |
|  u_rs232                           |rs232                                           |86     |76      |8       |61      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |51     |45      |4       |34      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |35     |31      |4       |27      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |153    |88      |65      |31      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |910    |574     |145     |627     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |910    |574     |145     |627     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |454    |279     |0       |435     |0       |0       |
|        reg_inst                    |register                                        |454    |279     |0       |435     |0       |0       |
|      trigger_inst                  |trigger                                         |456    |295     |145     |192     |0       |0       |
|        bus_inst                    |bus_top                                         |256    |166     |88      |96      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |29     |18      |10      |13      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |25     |14      |10      |9       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |96     |62      |34      |32      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |102    |68      |34      |38      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |110    |81      |29      |57      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6192  
    #2          2       2443  
    #3          3       978   
    #4          4       664   
    #5        5-10      953   
    #6        11-50     535   
    #7       51-100      15   
    #8       101-500     5    
  Average     3.09            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.540426s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (90.3%)

RUN-1004 : used memory is 925 MB, reserved memory is 918 MB, peak memory is 990 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50995, tnet num: 11840, tinst num: 5085, tnode num: 60927, tedge num: 86057.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 55ee338dd32f048d17c5b07802c02f05a4520843737890057e9b6f7149a197c5 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5085
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11842, pip num: 130235
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 249
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3150 valid insts, and 353499 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000111110100000110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.120279s wall, 100.359375s user + 0.875000s system = 101.234375s CPU (529.5%)

RUN-1004 : used memory is 989 MB, reserved memory is 989 MB, peak memory is 1159 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_161004.log"
