

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug  4 15:55:20 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_u3_ap_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  976634|  976634|  976634|  976634|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_639      |conv_1      |    2759|    2759|    2759|    2759|   none  |
        |grp_dense_out_fu_661   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_673      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_685  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_693  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_701        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 22 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 15 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 40 28 
28 --> 29 35 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 28 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 27 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input_0_0 = alloca [70 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_0_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%conv_1_input_0_1 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%conv_1_input_0_2 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%conv_1_input_1_0 = alloca [70 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_1_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%conv_1_input_1_1 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%conv_1_input_1_2 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%conv_1_input_2_0 = alloca [70 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_2_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%conv_1_input_2_1 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_2_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%conv_1_input_2_2 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_2_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%conv_1_input_3_0 = alloca [70 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 53 'alloca' 'conv_1_input_3_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%conv_1_input_3_1 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 54 'alloca' 'conv_1_input_3_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%conv_1_input_3_2 = alloca [63 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 55 'alloca' 'conv_1_input_3_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 60 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%ix_in = add i10 28, %ix_in_0" [cnn/cnn.cpp:28]   --->   Operation 66 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %i_0 to i2" [cnn/cnn.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_0, i32 2, i32 4)" [cnn/cnn.cpp:27]   --->   Operation 68 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i3 %lshr_ln to i7" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %lshr_ln, i3 0)" [cnn/cnn.cpp:27]   --->   Operation 70 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i6 %tmp_24 to i7" [cnn/cnn.cpp:27]   --->   Operation 71 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_25 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %lshr_ln, i1 false)" [cnn/cnn.cpp:27]   --->   Operation 72 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i4 %tmp_25 to i7" [cnn/cnn.cpp:27]   --->   Operation 73 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln27 = add i7 %zext_ln27_2, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 74 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i7 %zext_ln27_2, %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 75 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 76 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([70 x float]* %conv_1_input_0_0, [63 x float]* %conv_1_input_0_1, [63 x float]* %conv_1_input_0_2, [70 x float]* %conv_1_input_1_0, [63 x float]* %conv_1_input_1_1, [63 x float]* %conv_1_input_1_2, [70 x float]* %conv_1_input_2_0, [63 x float]* %conv_1_input_2_1, [63 x float]* %conv_1_input_2_2, [70 x float]* %conv_1_input_3_0, [63 x float]* %conv_1_input_3_1, [63 x float]* %conv_1_input_3_2, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 77 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %4 ]" [cnn/cnn.cpp:28]   --->   Operation 78 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_2, %4 ]"   --->   Operation 79 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %1 ], [ %add_ln27_4, %4 ]" [cnn/cnn.cpp:27]   --->   Operation 80 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%phi_urem = phi i5 [ 0, %1 ], [ %select_ln28, %4 ]" [cnn/cnn.cpp:28]   --->   Operation 81 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 82 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 84 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 86 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn/cnn.cpp:27]   --->   Operation 87 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 88 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln27_4 = add i11 43, %phi_mul" [cnn/cnn.cpp:27]   --->   Operation 89 'add' 'add_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul, i32 7, i32 10)" [cnn/cnn.cpp:27]   --->   Operation 90 'partselect' 'tmp_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %tmp_18 to i7" [cnn/cnn.cpp:27]   --->   Operation 91 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.87ns)   --->   "%add_ln27_2 = add i7 %zext_ln27_4, %add_ln27" [cnn/cnn.cpp:27]   --->   Operation 92 'add' 'add_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.87ns)   --->   "%add_ln27_3 = add i7 %zext_ln27_4, %add_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 93 'add' 'add_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 95 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %phi_urem to i3" [cnn/cnn.cpp:27]   --->   Operation 96 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i7 %add_ln27_2 to i64" [cnn/cnn.cpp:27]   --->   Operation 97 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%conv_1_input_0_0_a = getelementptr [70 x float]* %conv_1_input_0_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 98 'getelementptr' 'conv_1_input_0_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %add_ln27_3 to i64" [cnn/cnn.cpp:27]   --->   Operation 99 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv_1_input_0_1_a = getelementptr [63 x float]* %conv_1_input_0_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 100 'getelementptr' 'conv_1_input_0_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_input_0_2_a = getelementptr [63 x float]* %conv_1_input_0_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 101 'getelementptr' 'conv_1_input_0_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_input_1_0_a = getelementptr [70 x float]* %conv_1_input_1_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 102 'getelementptr' 'conv_1_input_1_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_input_1_1_a = getelementptr [63 x float]* %conv_1_input_1_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 103 'getelementptr' 'conv_1_input_1_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_input_1_2_a = getelementptr [63 x float]* %conv_1_input_1_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 104 'getelementptr' 'conv_1_input_1_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_input_2_0_a = getelementptr [70 x float]* %conv_1_input_2_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 105 'getelementptr' 'conv_1_input_2_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_input_2_1_a = getelementptr [63 x float]* %conv_1_input_2_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 106 'getelementptr' 'conv_1_input_2_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_input_2_2_a = getelementptr [63 x float]* %conv_1_input_2_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 107 'getelementptr' 'conv_1_input_2_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_input_3_0_a = getelementptr [70 x float]* %conv_1_input_3_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 108 'getelementptr' 'conv_1_input_3_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_input_3_1_a = getelementptr [63 x float]* %conv_1_input_3_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 109 'getelementptr' 'conv_1_input_3_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_input_3_2_a = getelementptr [63 x float]* %conv_1_input_3_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 110 'getelementptr' 'conv_1_input_3_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln27, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [cnn/cnn.cpp:27]   --->   Operation 111 'switch' <Predicate = true> <Delay = 1.30>
ST_4 : Operation 112 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch12 [
    i3 0, label %branch10
    i3 1, label %branch11
  ]" [cnn/cnn.cpp:27]   --->   Operation 112 'switch' <Predicate = (trunc_ln27 == 2)> <Delay = 1.13>
ST_4 : Operation 113 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 113 'store' <Predicate = (trunc_ln27 == 2 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br label %branch226" [cnn/cnn.cpp:27]   --->   Operation 114 'br' <Predicate = (trunc_ln27 == 2 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 115 'store' <Predicate = (trunc_ln27 == 2 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %branch226" [cnn/cnn.cpp:27]   --->   Operation 116 'br' <Predicate = (trunc_ln27 == 2 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 117 'store' <Predicate = (trunc_ln27 == 2 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch226" [cnn/cnn.cpp:27]   --->   Operation 118 'br' <Predicate = (trunc_ln27 == 2 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 119 'br' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch9 [
    i3 0, label %branch7
    i3 1, label %branch8
  ]" [cnn/cnn.cpp:27]   --->   Operation 120 'switch' <Predicate = (trunc_ln27 == 1)> <Delay = 1.13>
ST_4 : Operation 121 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 121 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br label %branch119" [cnn/cnn.cpp:27]   --->   Operation 122 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 123 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch119" [cnn/cnn.cpp:27]   --->   Operation 124 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 125 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "br label %branch119" [cnn/cnn.cpp:27]   --->   Operation 126 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 127 'br' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch6 [
    i3 0, label %branch4
    i3 1, label %branch5
  ]" [cnn/cnn.cpp:27]   --->   Operation 128 'switch' <Predicate = (trunc_ln27 == 0)> <Delay = 1.13>
ST_4 : Operation 129 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 129 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %branch013" [cnn/cnn.cpp:27]   --->   Operation 130 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 131 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %branch013" [cnn/cnn.cpp:27]   --->   Operation 132 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 133 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %branch013" [cnn/cnn.cpp:27]   --->   Operation 134 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 135 'br' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch15 [
    i3 0, label %branch13
    i3 1, label %branch14
  ]" [cnn/cnn.cpp:27]   --->   Operation 136 'switch' <Predicate = (trunc_ln27 == 3)> <Delay = 1.13>
ST_4 : Operation 137 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_3_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 137 'store' <Predicate = (trunc_ln27 == 3 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %branch333" [cnn/cnn.cpp:27]   --->   Operation 138 'br' <Predicate = (trunc_ln27 == 3 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_3_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 139 'store' <Predicate = (trunc_ln27 == 3 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %branch333" [cnn/cnn.cpp:27]   --->   Operation 140 'br' <Predicate = (trunc_ln27 == 3 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_3_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 141 'store' <Predicate = (trunc_ln27 == 3 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "br label %branch333" [cnn/cnn.cpp:27]   --->   Operation 142 'br' <Predicate = (trunc_ln27 == 3 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 143 'br' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.78ns)   --->   "%add_ln28_2 = add i5 %phi_urem, 1" [cnn/cnn.cpp:28]   --->   Operation 144 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (1.36ns)   --->   "%icmp_ln28 = icmp ult i5 %add_ln28_2, 3" [cnn/cnn.cpp:28]   --->   Operation 145 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i5 %add_ln28_2, i5 0" [cnn/cnn.cpp:28]   --->   Operation 146 'select' 'select_ln28' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 147 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([70 x float]* %conv_1_input_0_0, [63 x float]* %conv_1_input_0_1, [63 x float]* %conv_1_input_0_2, [70 x float]* %conv_1_input_1_0, [63 x float]* %conv_1_input_1_1, [63 x float]* %conv_1_input_1_2, [70 x float]* %conv_1_input_2_0, [63 x float]* %conv_1_input_2_1, [63 x float]* %conv_1_input_2_2, [70 x float]* %conv_1_input_3_0, [63 x float]* %conv_1_input_3_1, [63 x float]* %conv_1_input_3_2, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 150 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 152 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 156 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 158 [1/1] (1.76ns)   --->   "br label %5" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 158 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.82>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 159 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 160 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 161 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 162 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 164 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 165 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 166 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 167 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.76ns)   --->   "br label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 168 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_14 : Operation 169 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 169 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 15 <SV = 12> <Delay = 5.19>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %7 ]"   --->   Operation 170 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %7 ]"   --->   Operation 171 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %7 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 172 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 173 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 174 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 175 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %7" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 177 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (1.94ns)   --->   "%add_ln14_4 = add i15 %phi_mul5, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 178 'add' 'add_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 179 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 180 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 181 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 182 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 183 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 183 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 184 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 184 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 185 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 186 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 186 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 16 <SV = 13> <Delay = 15.6>
ST_16 : Operation 187 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 187 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 188 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 188 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 189 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 189 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 12.3>
ST_17 : Operation 190 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 190 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 10.5>
ST_18 : Operation 191 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 191 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 10.5>
ST_19 : Operation 192 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 192 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 10.5>
ST_20 : Operation 193 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 193 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 10.5>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 194 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 195 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "br label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 13> <Delay = 13.7>
ST_22 : Operation 197 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 197 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_22 : Operation 198 [4/4] (10.5ns)   --->   "%tmp_i_49 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 198 'fadd' 'tmp_i_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 10.5>
ST_23 : Operation 199 [3/4] (10.5ns)   --->   "%tmp_i_49 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 199 'fadd' 'tmp_i_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 10.5>
ST_24 : Operation 200 [2/4] (10.5ns)   --->   "%tmp_i_49 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 200 'fadd' 'tmp_i_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 15.9>
ST_25 : Operation 201 [1/4] (10.5ns)   --->   "%tmp_i_49 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 201 'fadd' 'tmp_i_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 202 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_49, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 202 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 9.66>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 203 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_49 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 204 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 205 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 206 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 207 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 208 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 208 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 209 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 210 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_49, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 210 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 211 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_49" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 212 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 213 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 214 'specregionend' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "br label %5" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 1.78>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%i_0_i34 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 216 'phi' 'i_0_i34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i34, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 217 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 218 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i34, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 219 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 221 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 222 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i34 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 223 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i34 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 224 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (1.76ns)   --->   "br label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 225 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_27 : Operation 226 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 226 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 7.04>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%sum_0_i37 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %9 ]"   --->   Operation 227 'phi' 'sum_0_i37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%j_0_i38 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_1, %9 ]"   --->   Operation 228 'phi' 'j_0_i38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i38, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 229 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 230 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j_0_i38, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 231 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %9" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i38 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 233 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i38, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 234 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i11 %tmp_26 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 235 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i38, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 236 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i7 %tmp_27 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 237 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 238 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 239 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 239 'add' 'add_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 240 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 241 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 242 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 243 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 243 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_28 : Operation 244 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 244 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 245 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 245 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 246 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 246 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 29 <SV = 14> <Delay = 15.6>
ST_29 : Operation 247 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 247 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_29 : Operation 248 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 248 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_29 : Operation 249 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 249 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 12.3>
ST_30 : Operation 250 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 250 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 10.5>
ST_31 : Operation 251 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i37, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 251 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 10.5>
ST_32 : Operation 252 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i37, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 252 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 10.5>
ST_33 : Operation 253 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i37, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 253 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 10.5>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 254 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i37, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 255 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "br label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 13.7>
ST_35 : Operation 257 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 257 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_35 : Operation 258 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i37, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 258 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 10.5>
ST_36 : Operation 259 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i37, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 259 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 10.5>
ST_37 : Operation 260 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i37, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 260 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 15.9>
ST_38 : Operation 261 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i37, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 261 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 262 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 262 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 8.73>
ST_39 : Operation 263 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 263 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 264 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 265 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 266 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_12, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 267 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 268 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 268 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 269 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 270 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 270 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_13" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 271 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 272 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 273 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 274 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>
ST_40 : Operation 276 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 276 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 277 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111111111]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_0_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_0_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_3_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_3_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_3_2     (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
trunc_ln27           (trunc            ) [ 00011000000000000000000000000000000000000]
lshr_ln              (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_24               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_25               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00011000000000000000000000000000000000000]
add_ln27_1           (add              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00011000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
phi_mul              (phi              ) [ 00010000000000000000000000000000000000000]
phi_urem             (phi              ) [ 00011000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_46             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_2                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
add_ln27_4           (add              ) [ 00111000000000000000000000000000000000000]
tmp_18               (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln27_4          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27_2           (add              ) [ 00001000000000000000000000000000000000000]
add_ln27_3           (add              ) [ 00001000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
trunc_ln27_1         (trunc            ) [ 00111000000000000000000000000000000000000]
zext_ln27_5          (zext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
zext_ln27_6          (zext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_3_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_3_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_3_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
add_ln28_2           (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln28            (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln28          (select           ) [ 00111000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i                (phi              ) [ 00000000000000100000000000000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_47             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000001111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_12_i             (specregionbegin  ) [ 00000000000000011111111111100000000000000]
zext_ln14            (zext             ) [ 00000000000000011111111111100000000000000]
zext_ln13            (zext             ) [ 00000000000000011111110000000000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000111111111111111111111111110]
sum_0_i              (phi              ) [ 00000000000000011111111111000000000000000]
j_0_i                (phi              ) [ 00000000000000010000000000000000000000000]
phi_mul5             (phi              ) [ 00000000000000010000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111111111111100000000000000]
empty_48             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                    (add              ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln14_4           (add              ) [ 00000000000000111111111111100000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000001000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000001000000000000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000000000001000000000000000000]
flat_array_load      (load             ) [ 00000000000000000100000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000000100000000000000000000000]
tmp_i                (fmul             ) [ 00000000000000000011110000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
dense_1_bias_load    (load             ) [ 00000000000000000000000111000000000000000]
tmp_i_49             (fadd             ) [ 00000000000000000000000000100000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_50             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i34              (phi              ) [ 00000000000000000000000000010000000000000]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111110]
empty_51             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000100000000000011111111111110]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_11_i             (specregionbegin  ) [ 00000000000000000000000000001111111111110]
zext_ln14_4          (zext             ) [ 00000000000000000000000000001111111111110]
zext_ln13_3          (zext             ) [ 00000000000000000000000000001111111000000]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
sum_0_i37            (phi              ) [ 00000000000000000000000000001111111111100]
j_0_i38              (phi              ) [ 00000000000000000000000000001000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000000000000000011111111111110]
empty_52             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_26               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_27               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000000000000100000]
dense_1_out_load     (load             ) [ 00000000000000000000000000000010000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000010000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000000001111000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum_1                (fadd             ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
dense_2_bias_load    (load             ) [ 00000000000000000000000000000000000011100]
tmp_i1               (fadd             ) [ 00000000000000000000000000000000000000010]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_12               (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_13               (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_53             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000100000000000011111111111110]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_bias">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="flat_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_1_weights">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_1_bias">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_2_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_2_bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_out_weights">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_out_bias">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="conv_1_input_0_0_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_1_input_0_1_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv_1_input_0_2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv_1_input_1_0_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_1_input_1_1_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv_1_input_1_2_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv_1_input_2_0_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_1_input_2_1_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv_1_input_2_2_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv_1_input_3_0_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_3_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv_1_input_3_1_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_3_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv_1_input_3_2_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_3_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="cnn_input_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="conv_1_input_0_0_a_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_0_a/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="conv_1_input_0_1_a_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_1_a/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="conv_1_input_0_2_a_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_2_a/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="conv_1_input_1_0_a_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_0_a/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="conv_1_input_1_1_a_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_1_a/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="conv_1_input_1_2_a_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_2_a/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="conv_1_input_2_0_a_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_0_a/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="conv_1_input_2_1_a_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_1_a/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="conv_1_input_2_2_a_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_2_a/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="conv_1_input_3_0_a_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_3_0_a/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="conv_1_input_3_1_a_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_3_1_a/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="conv_1_input_3_2_a_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_3_2_a/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln27_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln27_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln27_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln27_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln27_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln27_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln27_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln27_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln27_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln27_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln27_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln27_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="dense_1_weights_addr_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="15" slack="0"/>
<pin id="397" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/15 "/>
</bind>
</comp>

<comp id="400" class="1004" name="flat_array_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="9" slack="0"/>
<pin id="404" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/15 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/15 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="dense_1_bias_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="1"/>
<pin id="423" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/15 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/15 "/>
</bind>
</comp>

<comp id="432" class="1004" name="dense_1_out_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="6"/>
<pin id="436" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/26 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/26 dense_1_out_load/28 "/>
</bind>
</comp>

<comp id="445" class="1004" name="dense_2_weights_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="12" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/28 "/>
</bind>
</comp>

<comp id="452" class="1004" name="dense_1_out_addr_1_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/28 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/28 "/>
</bind>
</comp>

<comp id="466" class="1004" name="dense_2_bias_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="1"/>
<pin id="470" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/28 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/28 "/>
</bind>
</comp>

<comp id="479" class="1004" name="dense_2_out_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="5" slack="6"/>
<pin id="483" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/39 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln17_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/39 "/>
</bind>
</comp>

<comp id="492" class="1005" name="ix_in_0_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="1"/>
<pin id="494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="ix_in_0_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="10" slack="0"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="i_0_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="i_0_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="ix_in_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="1"/>
<pin id="517" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="ix_in_1_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="1"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="10" slack="1"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="j_0_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="530" class="1004" name="j_0_phi_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="phi_mul_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="1"/>
<pin id="539" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="phi_mul_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="11" slack="0"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="548" class="1005" name="phi_urem_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="1"/>
<pin id="550" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="552" class="1004" name="phi_urem_phi_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="5" slack="1"/>
<pin id="556" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_0_i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="1"/>
<pin id="562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="i_0_i_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sum_0_i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="sum_0_i_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="32" slack="1"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/15 "/>
</bind>
</comp>

<comp id="583" class="1005" name="j_0_i_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="1"/>
<pin id="585" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="j_0_i_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="9" slack="0"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/15 "/>
</bind>
</comp>

<comp id="594" class="1005" name="phi_mul5_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="15" slack="1"/>
<pin id="596" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="598" class="1004" name="phi_mul5_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="15" slack="0"/>
<pin id="602" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/15 "/>
</bind>
</comp>

<comp id="605" class="1005" name="i_0_i34_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i34 (phireg) "/>
</bind>
</comp>

<comp id="609" class="1004" name="i_0_i34_phi_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="2" bw="1" slack="1"/>
<pin id="613" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i34/27 "/>
</bind>
</comp>

<comp id="616" class="1005" name="sum_0_i37_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i37 (phireg) "/>
</bind>
</comp>

<comp id="620" class="1004" name="sum_0_i37_phi_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="2" bw="32" slack="1"/>
<pin id="624" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i37/28 "/>
</bind>
</comp>

<comp id="628" class="1005" name="j_0_i38_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i38 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="j_0_i38_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i38/28 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_conv_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="0" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="643" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="644" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="645" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="647" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="648" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="649" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="653" dir="0" index="13" bw="32" slack="0"/>
<pin id="654" dir="0" index="14" bw="32" slack="0"/>
<pin id="655" dir="0" index="15" bw="32" slack="0"/>
<pin id="656" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_dense_out_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="0" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="0" index="3" bw="32" slack="0"/>
<pin id="666" dir="0" index="4" bw="32" slack="0"/>
<pin id="667" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/27 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_conv_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="0" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="32" slack="0"/>
<pin id="677" dir="0" index="3" bw="32" slack="0"/>
<pin id="678" dir="0" index="4" bw="32" slack="0"/>
<pin id="679" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_max_pool_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="0" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_max_pool_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="0" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="32" slack="0"/>
<pin id="697" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_flat_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="0" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="32" slack="0"/>
<pin id="705" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/18 tmp_i_49/22 sum_1/31 tmp_i1/35 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/16 tmp_7_i/29 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/25 tmp_13/38 "/>
</bind>
</comp>

<comp id="731" class="1005" name="reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_7_i "/>
</bind>
</comp>

<comp id="736" class="1005" name="reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_49 tmp_i1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln23_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="3" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="i_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="ix_in_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="6" slack="0"/>
<pin id="761" dir="0" index="1" bw="10" slack="0"/>
<pin id="762" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln27_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="lshr_ln_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="0" index="2" bw="3" slack="0"/>
<pin id="773" dir="0" index="3" bw="4" slack="0"/>
<pin id="774" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln27_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="0"/>
<pin id="781" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_24_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="0" index="1" bw="3" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln27_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_25_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="0"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln27_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln27_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="0" index="1" bw="4" slack="0"/>
<pin id="810" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln27_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="0"/>
<pin id="815" dir="0" index="1" bw="3" slack="0"/>
<pin id="816" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln25_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="0"/>
<pin id="821" dir="0" index="1" bw="3" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="j_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln27_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln27_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="0"/>
<pin id="838" dir="0" index="1" bw="11" slack="0"/>
<pin id="839" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_18_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="0" index="1" bw="11" slack="0"/>
<pin id="845" dir="0" index="2" bw="4" slack="0"/>
<pin id="846" dir="0" index="3" bw="5" slack="0"/>
<pin id="847" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln27_4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln27_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="0" index="1" bw="7" slack="1"/>
<pin id="859" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln27_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="0"/>
<pin id="863" dir="0" index="1" bw="7" slack="1"/>
<pin id="864" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln27_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="1"/>
<pin id="868" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln27_5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln27_6_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln28_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln28_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="0" index="1" bw="3" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="select_ln28_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="5" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln28_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="1"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln9_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="6" slack="0"/>
<pin id="916" dir="0" index="1" bw="5" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="920" class="1004" name="i_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="6" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln14_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/14 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln13_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="6" slack="0"/>
<pin id="932" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="934" class="1004" name="icmp_ln13_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/15 "/>
</bind>
</comp>

<comp id="940" class="1004" name="j_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="9" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln14_5_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/15 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln14_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="15" slack="0"/>
<pin id="953" dir="0" index="1" bw="7" slack="0"/>
<pin id="954" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/15 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln14_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="6" slack="1"/>
<pin id="959" dir="0" index="1" bw="15" slack="0"/>
<pin id="960" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/15 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln14_7_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="15" slack="0"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/15 "/>
</bind>
</comp>

<comp id="967" class="1004" name="bitcast_ln19_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/26 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="6" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln19_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/26 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln19_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/26 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln19_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/26 "/>
</bind>
</comp>

<comp id="997" class="1004" name="or_ln19_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/26 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="and_ln19_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/26 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="select_ln19_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="0"/>
<pin id="1012" dir="0" index="2" bw="32" slack="1"/>
<pin id="1013" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/26 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="icmp_ln9_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="5" slack="0"/>
<pin id="1020" dir="0" index="1" bw="2" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="i_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln14_4_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="0"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/27 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln13_3_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="0"/>
<pin id="1036" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/27 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="icmp_ln13_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="0"/>
<pin id="1040" dir="0" index="1" bw="5" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/28 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="j_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="6" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/28 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln14_6_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="0"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/28 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_26_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="0"/>
<pin id="1057" dir="0" index="1" bw="6" slack="0"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/28 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln14_8_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/28 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_27_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="7" slack="0"/>
<pin id="1069" dir="0" index="1" bw="6" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/28 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln14_9_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="0"/>
<pin id="1077" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/28 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="sub_ln14_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="11" slack="0"/>
<pin id="1081" dir="0" index="1" bw="7" slack="0"/>
<pin id="1082" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/28 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln14_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="12" slack="0"/>
<pin id="1087" dir="0" index="1" bw="5" slack="1"/>
<pin id="1088" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/28 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sext_ln14_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="12" slack="0"/>
<pin id="1092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/28 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="bitcast_ln19_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/39 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_12_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="0"/>
<pin id="1101" dir="0" index="1" bw="32" slack="0"/>
<pin id="1102" dir="0" index="2" bw="6" slack="0"/>
<pin id="1103" dir="0" index="3" bw="6" slack="0"/>
<pin id="1104" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/39 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="trunc_ln19_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/39 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="icmp_ln19_2_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/39 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="icmp_ln19_3_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="23" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/39 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="or_ln19_1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/39 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="and_ln19_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/39 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="select_ln19_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="0" index="2" bw="32" slack="1"/>
<pin id="1141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/39 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="i_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="5" slack="0"/>
<pin id="1151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1154" class="1005" name="ix_in_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="0"/>
<pin id="1156" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1159" class="1005" name="trunc_ln27_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="2" slack="2"/>
<pin id="1161" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln27_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="7" slack="1"/>
<pin id="1165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="add_ln27_1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="7" slack="1"/>
<pin id="1170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="j_2_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="5" slack="0"/>
<pin id="1178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="cnn_input_addr_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="10" slack="1"/>
<pin id="1183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1186" class="1005" name="add_ln27_4_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="11" slack="0"/>
<pin id="1188" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_4 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln27_2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="7" slack="1"/>
<pin id="1193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="add_ln27_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="7" slack="1"/>
<pin id="1198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="select_ln28_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="5" slack="1"/>
<pin id="1206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="add_ln28_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="10" slack="1"/>
<pin id="1211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="i_1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="6" slack="0"/>
<pin id="1219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="zext_ln14_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="1"/>
<pin id="1224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="zext_ln13_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="15" slack="1"/>
<pin id="1230" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="j_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="9" slack="0"/>
<pin id="1238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add_ln14_4_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="15" slack="0"/>
<pin id="1243" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_4 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="dense_1_weights_addr_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="15" slack="1"/>
<pin id="1248" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1251" class="1005" name="flat_array_addr_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="9" slack="1"/>
<pin id="1253" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1256" class="1005" name="dense_1_bias_addr_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="6" slack="1"/>
<pin id="1258" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1261" class="1005" name="flat_array_load_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1266" class="1005" name="dense_1_weights_load_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1271" class="1005" name="dense_1_bias_load_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1279" class="1005" name="i_2_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="5" slack="0"/>
<pin id="1281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="zext_ln14_4_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="64" slack="1"/>
<pin id="1286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="zext_ln13_3_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="12" slack="1"/>
<pin id="1292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="j_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="6" slack="0"/>
<pin id="1300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="dense_2_weights_addr_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="11" slack="1"/>
<pin id="1305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1308" class="1005" name="dense_1_out_addr_1_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="6" slack="1"/>
<pin id="1310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="dense_2_bias_addr_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="5" slack="1"/>
<pin id="1315" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1318" class="1005" name="dense_1_out_load_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1323" class="1005" name="dense_2_weights_load_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="1"/>
<pin id="1325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1328" class="1005" name="dense_2_bias_load_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="90" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="90" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="90" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="90" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="90" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="90" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="90" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="90" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="90" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="90" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="231" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="279" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="231" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="273" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="231" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="285" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="231" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="261" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="231" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="255" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="231" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="267" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="231" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="243" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="231" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="237" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="231" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="249" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="231" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="297" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="384"><net_src comp="231" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="291" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="231" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="303" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="90" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="90" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="393" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="26" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="28" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="90" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="90" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="452" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="465"><net_src comp="445" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="90" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="32" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="90" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="496" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="524"><net_src comp="492" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="518" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="552" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="563"><net_src comp="120" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="134" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="575" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="586"><net_src comp="136" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="138" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="60" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="619"><net_src comp="134" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="620" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="631"><net_src comp="120" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="657"><net_src comp="86" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="658"><net_src comp="8" pin="0"/><net_sink comp="639" pin=13"/></net>

<net id="659"><net_src comp="4" pin="0"/><net_sink comp="639" pin=14"/></net>

<net id="660"><net_src comp="6" pin="0"/><net_sink comp="639" pin=15"/></net>

<net id="668"><net_src comp="168" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="2" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="34" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="672"><net_src comp="36" pin="0"/><net_sink comp="661" pin=4"/></net>

<net id="680"><net_src comp="114" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="16" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="12" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="683"><net_src comp="10" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="684"><net_src comp="14" pin="0"/><net_sink comp="673" pin=4"/></net>

<net id="690"><net_src comp="112" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="10" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="8" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="18" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="16" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="118" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="20" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="18" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="571" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="426" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="715"><net_src comp="616" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="473" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="407" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="413" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="439" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="460" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="709" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="134" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="717" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="739"><net_src comp="709" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="745"><net_src comp="709" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="751"><net_src comp="508" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="508" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="68" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="70" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="496" pin="4"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="508" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="775"><net_src comp="72" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="508" pin="4"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="74" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="76" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="782"><net_src comp="769" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="78" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="769" pin="4"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="80" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="783" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="82" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="769" pin="4"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="84" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="795" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="791" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="803" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="791" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="779" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="530" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="62" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="530" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="68" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="518" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="840"><net_src comp="92" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="541" pin="4"/><net_sink comp="836" pin=1"/></net>

<net id="848"><net_src comp="94" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="541" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="96" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="98" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="855"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="852" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="548" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="870" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="886"><net_src comp="877" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="887"><net_src comp="877" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="892"><net_src comp="548" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="68" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="108" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="888" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="60" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="515" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="110" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="564" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="122" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="564" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="126" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="564" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="564" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="587" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="140" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="587" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="144" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="587" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="955"><net_src comp="598" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="146" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="598" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="957" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="970"><net_src comp="742" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="150" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="967" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="152" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="154" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="984"><net_src comp="967" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="971" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="156" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="981" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="158" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="985" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="725" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="134" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="742" pin="1"/><net_sink comp="1009" pin=2"/></net>

<net id="1017"><net_src comp="1009" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="1022"><net_src comp="609" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="162" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="609" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="68" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="609" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="609" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="632" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="122" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="632" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="126" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1053"><net_src comp="632" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1060"><net_src comp="170" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="632" pin="4"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="60" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="1055" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="172" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="632" pin="4"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="84" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1078"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1083"><net_src comp="1063" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1075" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1098"><net_src comp="742" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1105"><net_src comp="150" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1107"><net_src comp="152" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1108"><net_src comp="154" pin="0"/><net_sink comp="1099" pin=3"/></net>

<net id="1112"><net_src comp="1095" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1099" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="156" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="1109" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="158" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1113" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="725" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1142"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="134" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="742" pin="1"/><net_sink comp="1137" pin=2"/></net>

<net id="1145"><net_src comp="1137" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="1152"><net_src comp="753" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1157"><net_src comp="759" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1162"><net_src comp="765" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="807" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1171"><net_src comp="813" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1179"><net_src comp="825" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1184"><net_src comp="224" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1189"><net_src comp="836" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1194"><net_src comp="856" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1199"><net_src comp="861" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1207"><net_src comp="900" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1212"><net_src comp="908" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1220"><net_src comp="920" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1225"><net_src comp="926" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1231"><net_src comp="930" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1239"><net_src comp="940" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="1244"><net_src comp="951" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1249"><net_src comp="393" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1254"><net_src comp="400" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1259"><net_src comp="419" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1264"><net_src comp="407" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1269"><net_src comp="413" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1274"><net_src comp="426" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1282"><net_src comp="1024" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1287"><net_src comp="1030" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1293"><net_src comp="1034" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1301"><net_src comp="1044" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="1306"><net_src comp="445" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1311"><net_src comp="452" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1316"><net_src comp="466" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1321"><net_src comp="439" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1326"><net_src comp="460" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1331"><net_src comp="473" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="709" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {27 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {26 }
	Port: dense_2_out | {39 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights | {2 5 }
	Port: cnn : conv_1_bias | {2 5 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out | {8 9 }
	Port: cnn : conv_2_weights | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {15 16 }
	Port: cnn : dense_1_weights | {15 16 }
	Port: cnn : dense_1_bias | {15 22 }
	Port: cnn : dense_1_out | {28 29 }
	Port: cnn : dense_2_weights | {28 29 }
	Port: cnn : dense_2_bias | {28 35 }
	Port: cnn : dense_2_out | {27 40 }
	Port: cnn : dense_out_weights | {27 40 }
	Port: cnn : dense_out_bias | {27 40 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		trunc_ln27 : 1
		lshr_ln : 1
		zext_ln27_1 : 2
		tmp_24 : 2
		zext_ln27_2 : 3
		tmp_25 : 2
		zext_ln27_3 : 3
		add_ln27 : 4
		add_ln27_1 : 4
	State 3
		icmp_ln25 : 1
		j_2 : 1
		br_ln25 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln27_4 : 1
		tmp_18 : 1
		zext_ln27_4 : 2
		add_ln27_2 : 3
		add_ln27_3 : 3
	State 4
		conv_1_input_0_0_a : 1
		conv_1_input_0_1_a : 1
		conv_1_input_0_2_a : 1
		conv_1_input_1_0_a : 1
		conv_1_input_1_1_a : 1
		conv_1_input_1_2_a : 1
		conv_1_input_2_0_a : 1
		conv_1_input_2_1_a : 1
		conv_1_input_2_2_a : 1
		conv_1_input_3_0_a : 1
		conv_1_input_3_1_a : 1
		conv_1_input_3_2_a : 1
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		icmp_ln28 : 1
		select_ln28 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 15
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_5 : 1
		add_ln14_4 : 1
		add_ln14 : 1
		zext_ln14_7 : 2
		dense_1_weights_addr : 3
		flat_array_addr : 2
		flat_array_load : 3
		dense_1_weights_load : 4
		dense_1_bias_load : 1
	State 16
		tmp_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_i_49 : 1
	State 23
	State 24
	State 25
		tmp_s : 1
	State 26
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 27
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_4 : 1
		zext_ln13_3 : 1
	State 28
		icmp_ln13_1 : 1
		j_1 : 1
		br_ln13 : 2
		zext_ln14_6 : 1
		tmp_26 : 1
		zext_ln14_8 : 2
		tmp_27 : 1
		zext_ln14_9 : 2
		sub_ln14 : 3
		add_ln14_3 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr_1 : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 29
		tmp_7_i : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_i1 : 1
	State 36
	State 37
	State 38
		tmp_13 : 1
	State 39
		tmp_12 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_1_fu_639   |    0    |    73   | 210.346 |  11212  |  15680  |    0    |
|          |  grp_dense_out_fu_661 |    0    |    14   | 17.8272 |   1763  |   3233  |    0    |
|   call   |   grp_conv_2_fu_673   |    0    |    5    | 21.2737 |   917   |   1466  |    0    |
|          | grp_max_pool_1_fu_685 |    0    |    0    |  8.845  |   296   |   631   |    0    |
|          | grp_max_pool_2_fu_693 |    0    |    0    |  7.076  |   279   |   591   |    0    |
|          |    grp_flat_fu_701    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_709      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_717      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_725      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_753       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_759     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln27_fu_807    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_1_fu_813   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_2_fu_825      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_4_fu_836   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln27_2_fu_856   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_3_fu_861   |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |   add_ln28_2_fu_888   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln28_fu_908    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_920      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_940       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_4_fu_951   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |    add_ln14_fu_957    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |      i_2_fu_1024      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      j_1_fu_1044      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_1085  |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_747   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_819   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln28_fu_894   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_914    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln13_fu_934   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln19_fu_985   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_991  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_1018  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln13_1_fu_1038  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_2_fu_1113  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_3_fu_1119  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   select_ln28_fu_900  |    0    |    0    |    0    |    0    |    5    |    0    |
|  select  |  select_ln19_fu_1009  |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln19_1_fu_1137 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln14_fu_1079   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_997    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln19_1_fu_1125   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_1003   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1131  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln27_fu_765   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_1_fu_866  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln19_fu_981   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1109 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     lshr_ln_fu_769    |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|     tmp_18_fu_842     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_fu_971      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_12_fu_1099    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln27_1_fu_779  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_791  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_803  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_831   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_4_fu_852  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_5_fu_870  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_6_fu_877  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln14_fu_926   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_930   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_5_fu_946  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_7_fu_962  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_1030  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_1034  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_6_fu_1050  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_8_fu_1063  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_9_fu_1075  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_24_fu_783     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_25_fu_795     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_1055    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_27_fu_1067    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |   sext_ln14_fu_1090   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    97   | 268.906 |  14989  |  23224  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   conv_1_bias   |    0   |   64   |    3   |    -   |
| conv_1_input_0_0|    2   |    0   |    0   |    0   |
| conv_1_input_0_1|    2   |    0   |    0   |    0   |
| conv_1_input_0_2|    2   |    0   |    0   |    0   |
| conv_1_input_1_0|    2   |    0   |    0   |    0   |
| conv_1_input_1_1|    2   |    0   |    0   |    0   |
| conv_1_input_1_2|    2   |    0   |    0   |    0   |
| conv_1_input_2_0|    2   |    0   |    0   |    0   |
| conv_1_input_2_1|    2   |    0   |    0   |    0   |
| conv_1_input_2_2|    2   |    0   |    0   |    0   |
| conv_1_input_3_0|    2   |    0   |    0   |    0   |
| conv_1_input_3_1|    2   |    0   |    0   |    0   |
| conv_1_input_3_2|    2   |    0   |    0   |    0   |
|    conv_1_out   |    8   |    0   |    0   |    0   |
|  conv_1_weights |   14   |    0   |    0   |    -   |
|   conv_2_bias   |    0   |   32   |    8   |    -   |
|    conv_2_out   |    4   |    0   |    0   |    0   |
|  conv_2_weights |    2   |    0   |    0   |    -   |
|   dense_1_bias  |    1   |    0   |    0   |    -   |
|   dense_1_out   |    1   |    0   |    0   |    0   |
| dense_1_weights |   64   |    0   |    0   |    -   |
|   dense_2_bias  |    0   |   32   |   15   |    -   |
|   dense_2_out   |    0   |   64   |   15   |    0   |
| dense_2_weights |    4   |    0   |    0   |    -   |
|  dense_out_bias |    0   |   32   |    5   |    -   |
|dense_out_weights|    1   |    0   |    0   |    -   |
|    flat_array   |    1   |    0   |    0   |    0   |
|  max_pool_1_out |    2   |    0   |    0   |    0   |
|  max_pool_2_out |    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   127  |   224  |   46   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln14_4_reg_1241     |   15   |
|     add_ln27_1_reg_1168     |    7   |
|     add_ln27_2_reg_1191     |    7   |
|     add_ln27_3_reg_1196     |    7   |
|     add_ln27_4_reg_1186     |   11   |
|      add_ln27_reg_1163      |    7   |
|      add_ln28_reg_1209      |   10   |
|   cnn_input_addr_reg_1181   |   10   |
|  dense_1_bias_addr_reg_1256 |    6   |
|  dense_1_bias_load_reg_1271 |   32   |
| dense_1_out_addr_1_reg_1308 |    6   |
|  dense_1_out_load_reg_1318  |   32   |
|dense_1_weights_addr_reg_1246|   15   |
|dense_1_weights_load_reg_1266|   32   |
|  dense_2_bias_addr_reg_1313 |    5   |
|  dense_2_bias_load_reg_1328 |   32   |
|dense_2_weights_addr_reg_1303|   11   |
|dense_2_weights_load_reg_1323|   32   |
|   flat_array_addr_reg_1251  |    9   |
|   flat_array_load_reg_1261  |   32   |
|       i_0_i34_reg_605       |    5   |
|        i_0_i_reg_560        |    6   |
|         i_0_reg_504         |    5   |
|         i_1_reg_1217        |    6   |
|         i_2_reg_1279        |    5   |
|          i_reg_1149         |    5   |
|       ix_in_0_reg_492       |   10   |
|       ix_in_1_reg_515       |   10   |
|        ix_in_reg_1154       |   10   |
|       j_0_i38_reg_628       |    6   |
|        j_0_i_reg_583        |    9   |
|         j_0_reg_526         |    5   |
|         j_1_reg_1298        |    6   |
|         j_2_reg_1176        |    5   |
|          j_reg_1236         |    9   |
|       phi_mul5_reg_594      |   15   |
|       phi_mul_reg_537       |   11   |
|       phi_urem_reg_548      |    5   |
|           reg_731           |   32   |
|           reg_736           |   32   |
|           reg_742           |   32   |
|     select_ln28_reg_1204    |    5   |
|      sum_0_i37_reg_616      |   32   |
|       sum_0_i_reg_571       |   32   |
|     trunc_ln27_reg_1159     |    2   |
|     zext_ln13_3_reg_1290    |   12   |
|      zext_ln13_reg_1228     |   15   |
|     zext_ln14_4_reg_1284    |   64   |
|      zext_ln14_reg_1222     |   64   |
+-----------------------------+--------+
|            Total            |   773  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_231 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_407 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_413 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_426 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_439 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_460 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_473 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_492  |  p0  |   2  |  10  |   20   ||    9    |
|  phi_urem_reg_548 |  p0  |   2  |   5  |   10   ||    9    |
|  sum_0_i_reg_571  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i37_reg_616 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_709    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_709    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_717    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_717    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_725    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   832  ||  28.67  ||   192   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   97   |   268  |  14989 |  23224 |    0   |
|   Memory  |   127  |    -   |    -   |   224  |   46   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   192  |    -   |
|  Register |    -   |    -   |    -   |   773  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   127  |   97   |   297  |  15986 |  23462 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
