#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_thread_id('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_get_thread_id')
ANF: vcsd_get_power_scope_name('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vcsd_node_check_native_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_node_check_native_callback')
ANF: vcsd_node_add_native_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsd_node_add_native_callback')
ANF: vcsdIsNativeVc('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vcsdIsNativeVc')
ANF: vhpi_get_cb_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: msvGetForceStatus')
ANF: vdi_fn_trigger_native_init_force('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vdi_fn_trigger_native_init_force')
ANF: vdi_set_native_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vdi_set_native_callback')
ANF: vdi_fn_check_native_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vdi_fn_check_native_callback')
ANF: vdi_fn_add_native_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vdi_fn_add_native_callback')
ANF: vhdi_dt_get_type('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('/home/ICer/my_ic/project/wild_fire/vcs/work/simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: /home/ICer/my_ic/project/wild_fire/vcs/work/simv
 option[1]: -l
 option[2]: /home/ICer/my_ic/project/wild_fire/vcs/work/log_file/simulate.log
 option[3]: -k
 option[4]: /home/ICer/my_ic/project/wild_fire/vcs/work/ucli.key
 option[5]: +define+FSDB
 option[6]: -cm
 option[7]: line+cond+fsm+branch+tgl+assert
 option[8]: -cm_name
 option[9]: simv
 option[10]: -cm_dir
 option[11]: /home/ICer/my_ic/project/wild_fire/vcs/work/simv.vdb
 option[12]: /home/synopsys/vcs-mx/O-2018.09-1/linux64/bin/vcs1
 option[13]: -Mcc=gcc
 option[14]: -Mcplusplus=g++
 option[15]: -Masflags=
 option[16]: -Mcfl= -pipe -fPIC -DVCS -O -I/home/synopsys/vcs-mx/O-2018.09-1/include 
 option[17]: -Mxcflags= -pipe -fPIC -I/home/synopsys/vcs-mx/O-2018.09-1/include
 option[18]: -Mldflags= -rdynamic 
 option[19]: -Mout=/home/ICer/my_ic/project/wild_fire/vcs/work/simv
 option[20]: -Mamsrun=
 option[21]: -Mvcsaceobjs=
 option[22]: -Mobjects= /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/liberrorinf.so /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/libsnpsmalloc.so /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/libvfs.so /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a 
 option[23]: -Mexternalobj=
 option[24]: -Msaverestoreobj=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o
 option[25]: -Mcrt0=
 option[26]: -Mcrtn=
 option[27]: -Mcsrc=/home/ICer/my_ic/lib/uvm/uvm_lib/uvm-1.1d/src/dpi/uvm_dpi.cc 
 option[28]: -Mupdate
 option[29]: -Msyslibs=-ldl -lm 
 option[30]: -l
 option[31]: /home/ICer/my_ic/project/wild_fire/vcs/work/log_file/elaborate.log
 option[32]: -uum
 option[33]: xilinx_defaultlib.M0_tb
 option[34]: xilinx_defaultlib.glbl
 option[35]: -mxunielab
 option[36]: -uni_make
 option[37]: -full64
 option[38]: -Xcbug=0x1
 option[39]: +vcs+lic+wait
 option[40]: +lint=TFIPC-L
 option[41]: +lint=PCWM
 option[42]: -P
 option[43]: /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/novas.tab
 option[44]: -cm
 option[45]: line+cond+fsm+branch+tgl+assert
 option[46]: -cm_name
 option[47]: simv
 option[48]: -cm_dir
 option[49]: /home/ICer/my_ic/project/wild_fire/vcs/work/simv.vdb
 option[50]: -o
 option[51]: /home/ICer/my_ic/project/wild_fire/vcs/work/simv
 option[52]: -uum
 option[53]: -elaboration_options=/tmp/vcs_20240115073223_86731/elaboptfile_86731
 option[54]: -full64
 option[55]: -picarchive
 option[56]: +vcsd
 option[57]: +itf+/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcsdp.tab
 option[58]: +cli+1
 option[59]: -debug=1
 option[60]: +memcbk
 option[61]: -sverilog
 option[62]: +vpi
 option[63]: -VHDLelab=-mxunielab -uni_make -nc -licqueue -t ps -cm line+cond+fsm+branch+tgl+assert -cm_name simv -cm_dir /home/ICer/my_ic/project/wild_fire/vcs/work/simv.vdb -exe /home/ICer/my_ic/project/wild_fire/vcs/work/simv -uum -elaboration_options /tmp/vcs_20240115073223_86731/elaboptfile_86731 -picarchive -debug 1 
 option[64]: -gen_obj
 option[65]: -f
 option[66]: /home/ICer/my_ic/project/wild_fire/vcs/work/simv.daidir/mxopt.db
Chronologic Simulation VCS Release O-2018.09-1_Full64
Linux 3.10.0-1160.105.1.el7.x86_64 #1 SMP Thu Dec 7 15:39:45 UTC 2023 x86_64
CPU cores: 8
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
LC_PAPER=en_US.UTF-8
XDG_VTNR=1
XDG_SESSION_ID=2
SSH_AGENT_PID=5623
TERM_PROGRAM=vscode
LC_MONETARY=en_US.UTF-8
HOSTNAME=IC_EDA
UVM_HOME=/home/ICer/my_ic/lib/uvm/uvm_lib/uvm-1.1d
IMSETTINGS_INTEGRATE_DESKTOP=yes
TERM=xterm-256color
Nuclei_HOME=/home/ICer/Nuclei_Tools/NucleiStudio_IDE_202310/NucleiStudio
XDG_MENU_PREFIX=gnome-
VTE_VERSION=5204
SHELL=/bin/bash
HISTSIZE=1000
MAKEFLAGS=
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/d16cb249_942c_4cea_b898_8ded3c6f7ed2
TERM_PROGRAM_VERSION=1.85.1
QUESTASIM_HOME=/home/mentor/questasim
LC_NUMERIC=en_US.UTF-8
QTDIR=/usr/lib/qt-3.3
ORIGINAL_XDG_CURRENT_DESKTOP=GNOME-Classic:GNOME
QTINC=/usr/lib/qt-3.3/include
IMSETTINGS_MODULE=none
QT_GRAPHICSSYSTEM_CHECKED=1
USER=ICer
LD_LIBRARY_PATH=/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
GNOME_TERMINAL_SERVICE=:1.2193
MAKE_TERMOUT=/dev/pts/1
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
DVE_HOME=/home/synopsys/vcs-mx/O-2018.09-1
MAKELEVEL=1
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/5487,unix/unix:/tmp/.ICE-unix/5487
USERNAME=ICer
SNPSLMD_LICENSE_FILE=27000@IC_EDA
MMSIMHOME=/home/cadence/MMSIM151
MFLAGS=
GNOME_SHELL_SESSION_MODE=classic
MAIL=/var/spool/mail/ICer
NOVAS_RC=/home/ICer/verdi_setting/novas.rc
PATH=/home/Xilinx/SDK/2019.1/bin:/home/Xilinx/SDK/2019.1/gnu/microblaze/lin/bin:/home/Xilinx/SDK/2019.1/gnu/arm/lin/bin:/home/Xilinx/SDK/2019.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-linux/bin:/home/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-none/bin:/home/Xilinx/SDK/2019.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/Xilinx/SDK/2019.1/tps/lnx64/cmake-3.3.2/bin:/home/Xilinx/Vivado/2019.1/bin:/home/Xilinx/DocNav:/home/Xilinx/SDK/2019.1/bin:/home/Xilinx/SDK/2019.1/gnu/microblaze/lin/bin:/home/Xilinx/SDK/2019.1/gnu/arm/lin/bin:/home/Xilinx/SDK/2019.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-linux/bin:/home/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-none/bin:/home/Xilinx/SDK/2019.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/Xilinx/SDK/2019.1/tps/lnx64/cmake-3.3.2/bin:/home/Xilinx/Vivado/2019.1/bin:/home/Xilinx/DocNav:/usr/lib/qt-3.3/bin:/usr/local/bin:/usr/local/sbin:/usr/bin:/usr/sbin:/bin:/sbin:/home/Xilinx/Vivado/2019.1/bin:/home/synopsys/fpga/N-2018.03-SP1/bin:/home/synopsys/pts/O-2018.06-SP1/bin:/home/synopsys/icc2/O-2018.06-SP1/bin:/home/synopsys/syn/O-2018.06-SP1/bin:/home/synopsys/lc/O-2018.06-SP1/bin:/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME//bin:/home/synopsys/vcs-mx/O-2018.09-1/gui/dve/bin:/home/synopsys/vcs-mx/O-2018.09-1/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/home/synopsys/scl/2018.06/linux64/bin::/home/cadence/IC617/tools/dfII/bin:/home/cadence/IC617/tools/plot/bin:/home/cadence/INCISIVE152/tools/bin:/home/cadence/MMSIM151/bin:/home/cadence/MMSIM151/tools/relxpert/bin:/home/cadence/INCISIVE152/bin:/home/cadence/INCISIVE152/tools.lnx86/bin:/home/cadence/INCISIVE152/tools.lnx86/dfII/bin:/home/mentor/questasim/linux_x86_64:/home/Riscv_Tools/bin:/home/Riscv_Tools/riscv-gnu-toolchain/qemu-6.0.0/build/riscv32-linux-user:/home/synopsys/lc/O-2018.06-SP1/admin/install/lc/bin:/home/Xilinx/Vivado/2019.1/bin:/home/ICer/my_ic/k7_quesasim_libs:/opt/Zotero_linux-x86_64:/opt/eclipse:/home/ICer/Nuclei_Tools/NucleiStudio_IDE_202310/NucleiStudio:/home/ICer/Work_file/Nuclei_Tools:/home/synopsys/fpga/N-2018.03-SP1/bin:/home/synopsys/pts/O-2018.06-SP1/bin:/home/synopsys/icc2/O-2018.06-SP1/bin:/home/synopsys/syn/O-2018.06-SP1/bin:/home/synopsys/lc/O-2018.06-SP1/bin:/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME//bin:/home/synopsys/vcs-mx/O-2018.09-1/gui/dve/bin:/home/synopsys/vcs-mx/O-2018.09-1/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/home/synopsys/scl/2018.06/linux64/bin::/home/cadence/IC617/tools/dfII/bin:/home/cadence/IC617/tools/plot/bin:/home/cadence/INCISIVE152/tools/bin:/home/cadence/MMSIM151/bin:/home/cadence/MMSIM151/tools/relxpert/bin:/home/cadence/INCISIVE152/bin:/home/cadence/INCISIVE152/tools.lnx86/bin:/home/cadence/INCISIVE152/tools.lnx86/dfII/bin:/home/mentor/questasim/linux_x86_64:/home/Riscv_Tools/bin:/home/Riscv_Tools/riscv-gnu-toolchain/qemu-6.0.0/build/riscv32-linux-user:/home/synopsys/lc/O-2018.06-SP1/admin/install/lc/bin:/home/Xilinx/Vivado/2019.1/bin:/home/ICer/my_ic/k7_quesasim_libs:/opt/Zotero_linux-x86_64:/opt/eclipse:/home/ICer/Nuclei_Tools/NucleiStudio_IDE_202310/NucleiStudio:/home/ICer/Work_file/Nuclei_Tools
DESKTOP_SESSION=gnome-classic
PT_HOME=/home/synopsys/pts/O-2018.06-SP1
QT_IM_MODULE=ibus
VERDI_HOME=/home/synopsys/verdi/Verdi_O-2018.09-SP2
CALIBRE_HOME=/home/mentor//Calibre2015/aoi_cal_2015.2_36.27
PWD=/home/ICer/my_ic/project/wild_fire/vcs/work
MGC_CALIBRE_LAYOUT_SERVER=IC_EDA:9189
XDG_SESSION_TYPE=x11
SANDBOX_LD_LIBRARY_PATH=:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUX64:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/IUS/LINUX64/boot:/home/cadence/INCISIVE152/tools.lnx86/lib
VCS_HOME=/home/synopsys/vcs-mx/O-2018.09-1
XMODIFIERS=@im=ibus
LANG=en_US.UTF-8
MGC_CALIBRE_SCHEMATIC_SERVER=IC_EDA:9199
GDK_BACKEND=x11
GDM_LANG=en_US.UTF-8
LC_MEASUREMENT=en_US.UTF-8
VCS_ARCH_OVERRIDE=linux
KDEDIRS=/usr
CHROME_DESKTOP=code-url-handler.desktop
VSCODE_GIT_ASKPASS_EXTRA_ARGS=--ms-enable-electron-run-as-node
CDSHOME=/home/cadence/IC617
QEMU_HOME=/home/Riscv_Tools/riscv-gnu-toolchain/qemu-6.0.0
XILINX_VIVADO=/home/Xilinx/Vivado/2019.1
GDMSESSION=gnome-classic
SPECMAN_HOME=/home/cadence/INCISIVE152/components/sn
HISTCONTROL=ignoredups
SHLVL=5
RISCV=/home/Riscv_Tools
XDG_SEAT=seat0
HOME=/home/ICer
VSCODE_GIT_ASKPASS_MAIN=/usr/share/code/resources/app/extensions/git/dist/askpass-main.js
ICC2_HOME=/home/synopsys/icc2/O-2018.06-SP1
MGC_HOME=/home/mentor/
NUCLEI_SDK_ROOT=/home/ICer/Work_file/Nuclei_Tools
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
MGC_LICENSE_FILE=/home/mentor//license/license.dat
CADHOME=/home/cadence
EUCLIDE_HOME=/opt/eclipse
DC_HOME=/home/synopsys/syn/O-2018.06-SP1
LOGNAME=ICer
XDG_SESSION_DESKTOP=gnome-classic
MAKE_TERMERR=/dev/pts/1
SPYGLASS_HOME=/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/
QTLIB=/usr/lib/qt-3.3/lib
MGLS_LICENSE_FILE=/home/mentor/questasim/mentor.dat
VSCODE_GIT_IPC_HANDLE=/run/user/1000/vscode-git-97941bc3ea.sock
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-eur3raZe1L,guid=895ccde470205a4fef843d4265a1845a
XDG_DATA_DIRS=/home/ICer/.local/share/flatpak/exports/share/:/var/lib/flatpak/exports/share/:/usr/local/share/:/usr/share/
CDS_LIC_FILE=/home/cadence/license/cadence.dat
LESSOPEN=||/usr/bin/lesspipe.sh %s
SPECMAN_DIR=/home/cadence/INCISIVE152/components/sn/
SCL_HOME=/home/synopsys/scl/2018.06
WINDOWPATH=1
SBX_CHROME_API_RQ=1
GIT_ASKPASS=/usr/share/code/resources/app/extensions/git/dist/askpass.sh
VSCODE_GIT_ASKPASS_NODE=/usr/share/code/code
ZOTERO_HOME=/opt/Zotero_linux-x86_64
DISPLAY=:0
SYNPLIFY_HOME=/home/synopsys/fpga/N-2018.03-SP1
XDG_RUNTIME_DIR=/run/user/1000
LC_HOME=/home/synopsys/lc/O-2018.06-SP1
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
INCISIVE_HOME=/home/cadence/INCISIVE152
XDG_CURRENT_DESKTOP=GNOME-Classic:GNOME
LC_TIME=en_US.UTF-8
NO_AT_BRIDGE=1
CDS_INST_DIR=/home/cadence/IC617
COLORTERM=truecolor
XAUTHORITY=/run/gdm/auth-for-ICer-nvfzS9/database
_=/home/ICer/my_ic/project/wild_fire/vcs/work/simv
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/home/synopsys/vcs-mx/O-2018.09-1/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=/home/ICer/my_ic/project/wild_fire/vcs/work/simv
argv[1]=-l
argv[2]=/home/ICer/my_ic/project/wild_fire/vcs/work/log_file/simulate.log
argv[3]=-k
argv[4]=/home/ICer/my_ic/project/wild_fire/vcs/work/ucli.key
argv[5]=+define+FSDB
argv[6]=-cm
argv[7]=line+cond+fsm+branch+tgl+assert
argv[8]=-cm_name
argv[9]=simv
argv[10]=-cm_dir
argv[11]=/home/ICer/my_ic/project/wild_fire/vcs/work/simv.vdb
330 profile - 100
          CPU/Mem usage: 0.080 sys,  0.360 user,  293.85M mem
331 Mon Jan 15 15:32:33 2024
332 pliAppInit
333 FSDB_GATE is set.
334 FSDB_RTL is set.
335 Enable Parallel Dumping.
336 pliAppMiscSet: New Sim Round
337 pliEntryInit
338 LIBSSCORE=found /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
339 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
340 (C) 1996 - 2019 by Synopsys, Inc.
341 sps_call_fsdbDumpfile_main at 0 : /home/ICer/my_ic/project/wild_fire/src/glbl/fsdb.v(13)
342 argv[0]: (/home/ICer/my_ic/project/wild_fire/vcs/work/simv.fsdb)
343 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
344 *Verdi* : Create FSDB file '/home/ICer/my_ic/project/wild_fire/vcs/work/simv.fsdb'
345 compile option from '/home/ICer/my_ic/project/wild_fire/vcs/work/simv.daidir/vcs_rebuild'.
346   "vcs '-full64' '-debug_pp' '-sverilog' '-Mupdate' '-licqueue' '-t' 'ps' '+lint=TFIPC-L' '+lint=PCWM' '/home/ICer/my_ic/lib/uvm/uvm_lib/uvm-1.1d/src/dpi/uvm_dpi.cc' '-CFLAGS' '-DVCS' '-P' '/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/novas.tab' '/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a' 'xilinx_defaultlib.M0_tb' 'xilinx_defaultlib.glbl' '-cm' 'line+cond+fsm+branch+tgl+assert' '-cm_name' 'simv' '-cm_dir' '/home/ICer/my_ic/project/wild_fire/vcs/work/simv.vdb' '-o' '/home/ICer/my_ic/project/wild_fire/vcs/work/simv' '-l' '/home/ICer/my_ic/project/wild_fire/vcs/work/log_file/elaborate.log' "-Xrebuild" "-makedepends=Makefile.Msimdepends""
347   "gmake -f Makefile.Msimdepends"
348   "vcs '-full64' '-debug_pp' '-sverilog' '-Mupdate' '-licqueue' '-t' 'ps' '+lint=TFIPC-L' '+lint=PCWM' '/home/ICer/my_ic/lib/uvm/uvm_lib/uvm-1.1d/src/dpi/uvm_dpi.cc' '-CFLAGS' '-DVCS' '-P' '/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/novas.tab' '/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a' 'xilinx_defaultlib.M0_tb' 'xilinx_defaultlib.glbl' '-cm' 'line+cond+fsm+branch+tgl+assert' '-cm_name' 'simv' '-cm_dir' '/home/ICer/my_ic/project/wild_fire/vcs/work/simv.vdb' '-o' '/home/ICer/my_ic/project/wild_fire/vcs/work/simv' '-l' '/home/ICer/my_ic/project/wild_fire/vcs/work/log_file/elaborate.log' 2>&1"
349 FSDB_VCS_ENABLE_FAST_VC is enable
350 sps_call_fsdbDumpvars_vd_main at 0 : /home/ICer/my_ic/project/wild_fire/src/glbl/fsdb.v(14)
351 argv[0]: (0)
352 argv[1]: (handle) M0_tb
353 argv[2]: (+mda)
354 [spi_vcs_vd_ppi_create_root]: no upf option
355 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
356 *Verdi* : Begin traversing the scope (M0_tb), layer (0).
357 *Verdi* : Enable +mda dumping.
358 *Verdi* : End of traversing.
359 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.090 sys,  0.430 user,  408.83M mem
                   incr: 0.010 sys,  0.070 user,  27.12M mem
                   accu: 0.010 sys,  0.070 user,  27.12M mem
              accu incr: 0.010 sys,  0.070 user,  27.12M mem

          Count usage: 20196 var,  19236 idcode,  1550 callback
                 incr: 20196 var,  19236 idcode,  1550 callback
                 accu: 20196 var,  19236 idcode,  1550 callback
            accu incr: 20196 var,  19236 idcode,  1550 callback
360 Mon Jan 15 15:32:33 2024
361 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.090 sys,  0.430 user,  409.88M mem
                   incr: 0.000 sys,  0.000 user,  1.06M mem
                   accu: 0.010 sys,  0.070 user,  28.18M mem
              accu incr: 0.000 sys,  0.000 user,  1.06M mem

          Count usage: 20196 var,  19236 idcode,  1550 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 20196 var,  19236 idcode,  1550 callback
            accu incr: 0 var,  0 idcode,  0 callback
362 Mon Jan 15 15:32:33 2024
363 End of simulation at 1200000
364 Mon Jan 15 15:33:22 2024
365 Begin FSDB profile info:
366 FSDB Writer : bc1(1914771) bcn(247903185) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.301814) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
367 End FSDB profile info
368 Parallel profile    -  Flush:3 Expand:0 ProduceWait:0 ConsumerWait:1318 BlockUsed:1318
369                        ProduceTime:48.676946192 ConsumerTime:11.920314204 Buffer:64MB
370 SimExit
371 Sim process exit
