-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Mar 18 14:28:27 2020
-- Host        : StefanDesktop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/stefa/iCloudDrive/ASU/Spring
--               2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/design_1/ip/design_1_LocationFSM_1_0/design_1_LocationFSM_1_0_sim_netlist.vhdl}
-- Design      : design_1_LocationFSM_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0 : entity is "LocationFSM_xup_and2_0_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0 : entity is "LocationFSM_xup_and2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1 : entity is "LocationFSM_xup_and2_0_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1 : entity is "LocationFSM_xup_and2_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0 : entity is "LocationFSM_xup_and2_2_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0 : entity is "LocationFSM_xup_and2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1 : entity is "LocationFSM_xup_and2_2_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1 : entity is "LocationFSM_xup_and2_2_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0 : entity is "LocationFSM_xup_and2_4_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0 : entity is "LocationFSM_xup_and2_4_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0 : entity is "LocationFSM_xup_and2_5_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0 : entity is "LocationFSM_xup_and2_5_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0 : entity is "LocationFSM_xup_and2_6_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0 : entity is "LocationFSM_xup_and2_6_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1 : entity is "LocationFSM_xup_and2_6_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1 : entity is "LocationFSM_xup_and2_6_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0 : entity is "LocationFSM_xup_and2_8_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0 : entity is "LocationFSM_xup_and2_8_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1 : entity is "LocationFSM_xup_and2_8_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1 : entity is "LocationFSM_xup_and2_8_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0 : entity is "LocationFSM_xup_and2_9_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0 : entity is "LocationFSM_xup_and2_9_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0 : entity is "xup_and2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0 : entity is "LocationFSM_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0 : entity is "LocationFSM_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0 : entity is "xup_inv,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1 : entity is "LocationFSM_xup_inv_0_1,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1 : entity is "LocationFSM_xup_inv_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1 : entity is "xup_inv,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2 : entity is "LocationFSM_xup_inv_0_2,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2 : entity is "LocationFSM_xup_inv_0_2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2 : entity is "xup_inv,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3 : entity is "LocationFSM_xup_inv_0_3,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3 : entity is "LocationFSM_xup_inv_0_3";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3 : entity is "xup_inv,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4 : entity is "LocationFSM_xup_inv_0_4,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4 : entity is "LocationFSM_xup_inv_0_4";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4 : entity is "xup_inv,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0 : entity is "LocationFSM_xup_or2_0_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0 : entity is "LocationFSM_xup_or2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0 : entity is "xup_or2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0 : entity is "LocationFSM_xup_or2_1_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0 : entity is "LocationFSM_xup_or2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0 : entity is "xup_or2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0 : entity is "LocationFSM_xup_or2_2_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0 : entity is "LocationFSM_xup_or2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0 : entity is "xup_or2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1 : entity is "LocationFSM_xup_or2_2_1,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1 : entity is "LocationFSM_xup_or2_2_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1 : entity is "xup_or2,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_and3 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_and3 : entity is "xup_and3";
end design_1_LocationFSM_1_0_xup_and3;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_and3 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_and4 is
  port (
    y : out STD_LOGIC;
    d : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_and4 : entity is "xup_and4";
end design_1_LocationFSM_1_0_xup_and4;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_and4 is
begin
\y__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => d,
      I1 => a,
      I2 => b,
      I3 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_reset is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_reset : entity is "xup_dff_reset";
end design_1_LocationFSM_1_0_xup_dff_reset;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_reset is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_reset_1 is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_reset_1 : entity is "xup_dff_reset";
end design_1_LocationFSM_1_0_xup_dff_reset_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_reset_1 is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_reset_2 is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_reset_2 : entity is "xup_dff_reset";
end design_1_LocationFSM_1_0_xup_dff_reset_2;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_reset_2 is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_reset_3 is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_reset_3 : entity is "xup_dff_reset";
end design_1_LocationFSM_1_0_xup_dff_reset_3;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_reset_3 is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_reset_4 is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_reset_4 : entity is "xup_dff_reset";
end design_1_LocationFSM_1_0_xup_dff_reset_4;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_reset_4 is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_reset_5 is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_reset_5 : entity is "xup_dff_reset";
end design_1_LocationFSM_1_0_xup_dff_reset_5;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_reset_5 is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_dff_set is
  port (
    q : out STD_LOGIC;
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_dff_set : entity is "xup_dff_set";
end design_1_LocationFSM_1_0_xup_dff_set;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_dff_set is
  signal q_i_1_n_0 : STD_LOGIC;
begin
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d,
      I1 => reset,
      O => q_i_1_n_0
    );
q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_i_1_n_0,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_or3 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_or3 : entity is "xup_or3";
end design_1_LocationFSM_1_0_xup_or3;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_or3 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_xup_or3_0 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_xup_or3_0 : entity is "xup_or3";
end design_1_LocationFSM_1_0_xup_or3_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_xup_or3_0 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_Q1_0 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_Q1_0 : entity is "LocationFSM_Q1_0,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_Q1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_Q1_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_Q1_0 : entity is "LocationFSM_Q1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_Q1_0 : entity is "xup_dff_reset,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_Q1_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_Q1_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_reset_4
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_Q1_1 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_Q1_1 : entity is "LocationFSM_Q1_1,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_Q1_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_Q1_1 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_Q1_1 : entity is "LocationFSM_Q1_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_Q1_1 : entity is "xup_dff_reset,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_Q1_1;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_Q1_1 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_reset_3
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_Q1_2 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_Q1_2 : entity is "LocationFSM_Q1_2,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_Q1_2 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_Q1_2 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_Q1_2 : entity is "LocationFSM_Q1_2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_Q1_2 : entity is "xup_dff_reset,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_Q1_2;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_Q1_2 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_reset_2
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_Q1_3 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_Q1_3 : entity is "LocationFSM_Q1_3,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_Q1_3 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_Q1_3 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_Q1_3 : entity is "LocationFSM_Q1_3";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_Q1_3 : entity is "xup_dff_reset,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_Q1_3;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_Q1_3 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_reset_1
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_Q1_4 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_Q1_4 : entity is "LocationFSM_Q1_4,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_Q1_4 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_Q1_4 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_Q1_4 : entity is "LocationFSM_Q1_4";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_Q1_4 : entity is "xup_dff_reset,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_Q1_4;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_Q1_4 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_reset
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0 : entity is "LocationFSM_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0 : entity is "LocationFSM_xup_and3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0 : entity is "xup_and3,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0 is
begin
inst: entity work.design_1_LocationFSM_1_0_xup_and3
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0 : entity is "LocationFSM_xup_and4_0_0,xup_and4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0 : entity is "LocationFSM_xup_and4_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0 : entity is "xup_and4,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0 is
begin
inst: entity work.design_1_LocationFSM_1_0_xup_and4
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 : entity is "LocationFSM_xup_dff_reset_0_0,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 : entity is "LocationFSM_xup_dff_reset_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 : entity is "xup_dff_reset,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_reset_5
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 is
  port (
    d : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 : entity is "LocationFSM_xup_dff_set_0_0,xup_dff_set,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 : entity is "LocationFSM_xup_dff_set_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 : entity is "xup_dff_set,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
inst: entity work.design_1_LocationFSM_1_0_xup_dff_set
     port map (
      clk => clk,
      d => d,
      q => q,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0 : entity is "LocationFSM_xup_or3_0_0,xup_or3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0 : entity is "LocationFSM_xup_or3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0 : entity is "xup_or3,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0 is
begin
inst: entity work.design_1_LocationFSM_1_0_xup_or3_0
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0 : entity is "LocationFSM_xup_or3_1_0,xup_or3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0 : entity is "LocationFSM_xup_or3_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0 : entity is "xup_or3,Vivado 2019.2";
end design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0 is
begin
inst: entity work.design_1_LocationFSM_1_0_xup_or3
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0_LocationFSM is
  port (
    D : out STD_LOGIC;
    E : in STD_LOGIC;
    N : in STD_LOGIC;
    S : in STD_LOGIC;
    SW : out STD_LOGIC;
    V : in STD_LOGIC;
    W : in STD_LOGIC;
    WIN : out STD_LOGIC;
    clock : in STD_LOGIC;
    q0 : out STD_LOGIC;
    q1 : out STD_LOGIC;
    q2 : out STD_LOGIC;
    q3 : out STD_LOGIC;
    q4 : out STD_LOGIC;
    q5 : out STD_LOGIC;
    q6 : out STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of design_1_LocationFSM_1_0_LocationFSM : entity is "LocationFSM.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_LocationFSM_1_0_LocationFSM : entity is "LocationFSM";
end design_1_LocationFSM_1_0_LocationFSM;

architecture STRUCTURE of design_1_LocationFSM_1_0_LocationFSM is
  signal E_inv_y : STD_LOGIC;
  signal N_inv_y : STD_LOGIC;
  signal S_inv_y : STD_LOGIC;
  signal V_inv_y : STD_LOGIC;
  signal W_inv_y : STD_LOGIC;
  signal \^q0\ : STD_LOGIC;
  signal \^q1\ : STD_LOGIC;
  signal \^q2\ : STD_LOGIC;
  signal \^q3\ : STD_LOGIC;
  signal \^q4\ : STD_LOGIC;
  signal \^q5\ : STD_LOGIC;
  signal \^q6\ : STD_LOGIC;
  signal xup_and2_0_y : STD_LOGIC;
  signal xup_and2_10_y : STD_LOGIC;
  signal xup_and2_1_y : STD_LOGIC;
  signal xup_and2_2_y : STD_LOGIC;
  signal xup_and2_3_y : STD_LOGIC;
  signal xup_and2_4_y : STD_LOGIC;
  signal xup_and2_5_y : STD_LOGIC;
  signal xup_and2_6_y : STD_LOGIC;
  signal xup_and2_7_y : STD_LOGIC;
  signal xup_and2_8_y : STD_LOGIC;
  signal xup_and2_9_y : STD_LOGIC;
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and4_0_y : STD_LOGIC;
  signal xup_or2_0_y : STD_LOGIC;
  signal xup_or2_1_y : STD_LOGIC;
  signal xup_or2_2_y : STD_LOGIC;
  signal xup_or2_3_y : STD_LOGIC;
  signal xup_or3_0_y : STD_LOGIC;
  signal xup_or3_1_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of E_inv : label is "LocationFSM_xup_inv_0_2,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of E_inv : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of E_inv : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of N_inv : label is "LocationFSM_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of N_inv : label is "yes";
  attribute X_CORE_INFO of N_inv : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S0 : label is "LocationFSM_xup_dff_set_0_0,xup_dff_set,{}";
  attribute DowngradeIPIdentifiedWarnings of S0 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of S0 : label is "package_project";
  attribute X_CORE_INFO of S0 : label is "xup_dff_set,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S1 : label is "LocationFSM_xup_dff_reset_0_0,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings of S1 : label is "yes";
  attribute IP_DEFINITION_SOURCE of S1 : label is "package_project";
  attribute X_CORE_INFO of S1 : label is "xup_dff_reset,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S2 : label is "LocationFSM_Q1_0,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings of S2 : label is "yes";
  attribute IP_DEFINITION_SOURCE of S2 : label is "package_project";
  attribute X_CORE_INFO of S2 : label is "xup_dff_reset,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S3 : label is "LocationFSM_Q1_1,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings of S3 : label is "yes";
  attribute IP_DEFINITION_SOURCE of S3 : label is "package_project";
  attribute X_CORE_INFO of S3 : label is "xup_dff_reset,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S4 : label is "LocationFSM_Q1_2,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings of S4 : label is "yes";
  attribute IP_DEFINITION_SOURCE of S4 : label is "package_project";
  attribute X_CORE_INFO of S4 : label is "xup_dff_reset,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S5 : label is "LocationFSM_Q1_3,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings of S5 : label is "yes";
  attribute IP_DEFINITION_SOURCE of S5 : label is "package_project";
  attribute X_CORE_INFO of S5 : label is "xup_dff_reset,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S6 : label is "LocationFSM_Q1_4,xup_dff_reset,{}";
  attribute DowngradeIPIdentifiedWarnings of S6 : label is "yes";
  attribute IP_DEFINITION_SOURCE of S6 : label is "package_project";
  attribute X_CORE_INFO of S6 : label is "xup_dff_reset,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of S_inv : label is "LocationFSM_xup_inv_0_1,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of S_inv : label is "yes";
  attribute X_CORE_INFO of S_inv : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of V_inv : label is "LocationFSM_xup_inv_0_4,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of V_inv : label is "yes";
  attribute X_CORE_INFO of V_inv : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of W_inv : label is "LocationFSM_xup_inv_0_3,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of W_inv : label is "yes";
  attribute X_CORE_INFO of W_inv : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_0 : label is "LocationFSM_xup_and2_0_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_0 : label is "yes";
  attribute X_CORE_INFO of xup_and2_0 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_1 : label is "LocationFSM_xup_and2_0_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_1 : label is "yes";
  attribute X_CORE_INFO of xup_and2_1 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_10 : label is "LocationFSM_xup_and2_9_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_10 : label is "yes";
  attribute X_CORE_INFO of xup_and2_10 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_2 : label is "LocationFSM_xup_and2_2_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_2 : label is "yes";
  attribute X_CORE_INFO of xup_and2_2 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_3 : label is "LocationFSM_xup_and2_2_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_3 : label is "yes";
  attribute X_CORE_INFO of xup_and2_3 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_4 : label is "LocationFSM_xup_and2_4_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_4 : label is "yes";
  attribute X_CORE_INFO of xup_and2_4 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_5 : label is "LocationFSM_xup_and2_5_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_5 : label is "yes";
  attribute X_CORE_INFO of xup_and2_5 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_6 : label is "LocationFSM_xup_and2_6_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_6 : label is "yes";
  attribute X_CORE_INFO of xup_and2_6 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_7 : label is "LocationFSM_xup_and2_6_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_7 : label is "yes";
  attribute X_CORE_INFO of xup_and2_7 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_8 : label is "LocationFSM_xup_and2_8_0,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_8 : label is "yes";
  attribute X_CORE_INFO of xup_and2_8 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and2_9 : label is "LocationFSM_xup_and2_8_1,xup_and2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and2_9 : label is "yes";
  attribute X_CORE_INFO of xup_and2_9 : label is "xup_and2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "LocationFSM_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and3_0 : label is "yes";
  attribute X_CORE_INFO of xup_and3_0 : label is "xup_and3,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and4_0 : label is "LocationFSM_xup_and4_0_0,xup_and4,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and4_0 : label is "yes";
  attribute X_CORE_INFO of xup_and4_0 : label is "xup_and4,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or2_0 : label is "LocationFSM_xup_or2_0_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or2_0 : label is "yes";
  attribute X_CORE_INFO of xup_or2_0 : label is "xup_or2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or2_1 : label is "LocationFSM_xup_or2_1_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or2_1 : label is "yes";
  attribute X_CORE_INFO of xup_or2_1 : label is "xup_or2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or2_2 : label is "LocationFSM_xup_or2_2_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or2_2 : label is "yes";
  attribute X_CORE_INFO of xup_or2_2 : label is "xup_or2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or2_3 : label is "LocationFSM_xup_or2_2_1,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or2_3 : label is "yes";
  attribute X_CORE_INFO of xup_or2_3 : label is "xup_or2,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or3_0 : label is "LocationFSM_xup_or3_0_0,xup_or3,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or3_0 : label is "yes";
  attribute X_CORE_INFO of xup_or3_0 : label is "xup_or3,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or3_1 : label is "LocationFSM_xup_or3_1_0,xup_or3,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or3_1 : label is "yes";
  attribute X_CORE_INFO of xup_or3_1 : label is "xup_or3,Vivado 2019.2";
begin
  D <= \^q5\;
  SW <= \^q3\;
  WIN <= \^q6\;
  q0 <= \^q0\;
  q1 <= \^q1\;
  q2 <= \^q2\;
  q3 <= \^q3\;
  q4 <= \^q4\;
  q5 <= \^q5\;
  q6 <= \^q6\;
E_inv: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_2
     port map (
      a => E,
      y => E_inv_y
    );
N_inv: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_0
     port map (
      a => N,
      y => N_inv_y
    );
S0: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_dff_set_0_0
     port map (
      clk => clock,
      d => xup_or2_0_y,
      q => \^q0\,
      reset => reset
    );
S1: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_dff_reset_0_0
     port map (
      clk => clock,
      d => xup_or3_0_y,
      q => \^q1\,
      reset => reset
    );
S2: entity work.design_1_LocationFSM_1_0_LocationFSM_Q1_0
     port map (
      clk => clock,
      d => xup_or3_1_y,
      q => \^q2\,
      reset => reset
    );
S3: entity work.design_1_LocationFSM_1_0_LocationFSM_Q1_1
     port map (
      clk => clock,
      d => xup_or2_1_y,
      q => \^q3\,
      reset => reset
    );
S4: entity work.design_1_LocationFSM_1_0_LocationFSM_Q1_2
     port map (
      clk => clock,
      d => xup_and2_8_y,
      q => \^q4\,
      reset => reset
    );
S5: entity work.design_1_LocationFSM_1_0_LocationFSM_Q1_3
     port map (
      clk => clock,
      d => xup_or2_2_y,
      q => \^q5\,
      reset => reset
    );
S6: entity work.design_1_LocationFSM_1_0_LocationFSM_Q1_4
     port map (
      clk => clock,
      d => xup_or2_3_y,
      q => \^q6\,
      reset => reset
    );
S_inv: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_1
     port map (
      a => S,
      y => S_inv_y
    );
V_inv: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_4
     port map (
      a => V,
      y => V_inv_y
    );
W_inv: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_inv_0_3
     port map (
      a => W,
      y => W_inv_y
    );
xup_and2_0: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_0
     port map (
      a => \^q0\,
      b => E_inv_y,
      y => xup_and2_0_y
    );
xup_and2_1: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_0_1
     port map (
      a => \^q1\,
      b => W,
      y => xup_and2_1_y
    );
xup_and2_10: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_9_0
     port map (
      a => \^q4\,
      b => V,
      y => xup_and2_10_y
    );
xup_and2_2: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_0
     port map (
      a => \^q0\,
      b => E,
      y => xup_and2_2_y
    );
xup_and2_3: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_2_1
     port map (
      a => \^q2\,
      b => N,
      y => xup_and2_3_y
    );
xup_and2_4: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_4_0
     port map (
      a => \^q1\,
      b => S,
      y => xup_and2_4_y
    );
xup_and2_5: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_5_0
     port map (
      a => \^q3\,
      b => E,
      y => xup_and2_5_y
    );
xup_and2_6: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_0
     port map (
      a => \^q2\,
      b => W,
      y => xup_and2_6_y
    );
xup_and2_7: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_6_1
     port map (
      a => \^q3\,
      b => E_inv_y,
      y => xup_and2_7_y
    );
xup_and2_8: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_0
     port map (
      a => \^q2\,
      b => E,
      y => xup_and2_8_y
    );
xup_and2_9: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and2_8_1
     port map (
      a => \^q4\,
      b => V_inv_y,
      y => xup_and2_9_y
    );
xup_and3_0: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and3_0_0
     port map (
      a => \^q1\,
      b => S_inv_y,
      c => W_inv_y,
      y => xup_and3_0_y
    );
xup_and4_0: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_and4_0_0
     port map (
      a => \^q2\,
      b => N_inv_y,
      c => E_inv_y,
      d => W_inv_y,
      y => xup_and4_0_y
    );
xup_or2_0: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_or2_0_0
     port map (
      a => xup_and2_0_y,
      b => xup_and2_1_y,
      y => xup_or2_0_y
    );
xup_or2_1: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_or2_1_0
     port map (
      a => xup_and2_6_y,
      b => xup_and2_7_y,
      y => xup_or2_1_y
    );
xup_or2_2: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_0
     port map (
      a => \^q5\,
      b => xup_and2_9_y,
      y => xup_or2_2_y
    );
xup_or2_3: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_or2_2_1
     port map (
      a => \^q6\,
      b => xup_and2_10_y,
      y => xup_or2_3_y
    );
xup_or3_0: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_or3_0_0
     port map (
      a => xup_and2_2_y,
      b => xup_and3_0_y,
      c => xup_and2_3_y,
      y => xup_or3_0_y
    );
xup_or3_1: entity work.design_1_LocationFSM_1_0_LocationFSM_xup_or3_1_0
     port map (
      a => xup_and2_4_y,
      b => xup_and4_0_y,
      c => xup_and2_5_y,
      y => xup_or3_1_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_LocationFSM_1_0 is
  port (
    D : out STD_LOGIC;
    E : in STD_LOGIC;
    N : in STD_LOGIC;
    S : in STD_LOGIC;
    SW : out STD_LOGIC;
    V : in STD_LOGIC;
    W : in STD_LOGIC;
    WIN : out STD_LOGIC;
    clock : in STD_LOGIC;
    q0 : out STD_LOGIC;
    q1 : out STD_LOGIC;
    q2 : out STD_LOGIC;
    q3 : out STD_LOGIC;
    q4 : out STD_LOGIC;
    q5 : out STD_LOGIC;
    q6 : out STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_LocationFSM_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_LocationFSM_1_0 : entity is "design_1_LocationFSM_1_0,LocationFSM,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_LocationFSM_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_LocationFSM_1_0 : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_LocationFSM_1_0 : entity is "LocationFSM,Vivado 2019.2";
end design_1_LocationFSM_1_0;

architecture STRUCTURE of design_1_LocationFSM_1_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "LocationFSM.hwdef";
begin
inst: entity work.design_1_LocationFSM_1_0_LocationFSM
     port map (
      D => D,
      E => E,
      N => N,
      S => S,
      SW => SW,
      V => V,
      W => W,
      WIN => WIN,
      clock => clock,
      q0 => q0,
      q1 => q1,
      q2 => q2,
      q3 => q3,
      q4 => q4,
      q5 => q5,
      q6 => q6,
      reset => reset
    );
end STRUCTURE;
