#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63a9ad77b290 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x63a9ad775bc0 .param/l "A" 1 2 5, +C4<00000000000000000000000000000010>;
P_0x63a9ad775c00 .param/l "ADDR_WIDTH" 1 2 7, +C4<00000000000000000000000000000001>;
P_0x63a9ad775c40 .param/l "B" 1 2 6, +C4<00000000000000000000000000000010>;
v0x63a9ad7af2f0_0 .net "BL", 1 0, L_0x63a9ad78f990;  1 drivers
v0x63a9ad7af3d0_0 .net "PL", 3 0, L_0x63a9ad7afc00;  1 drivers
v0x63a9ad7af470_0 .net "WLN", 1 0, L_0x63a9ad7afcc0;  1 drivers
v0x63a9ad7af510_0 .net "WLP", 1 0, L_0x63a9ad7afd80;  1 drivers
v0x63a9ad7af5b0_0 .var "clk", 0 0;
v0x63a9ad7af650_0 .var "column", 0 0;
v0x63a9ad7af720_0 .var "data_in", 1 0;
v0x63a9ad7af7f0_0 .net "data_out", 1 0, L_0x63a9ad7aff30;  1 drivers
v0x63a9ad7af8c0_0 .var "mode", 1 0;
v0x63a9ad7af990_0 .net "read_active", 0 0, L_0x63a9ad7afe70;  1 drivers
v0x63a9ad7afa60_0 .var "reset", 0 0;
v0x63a9ad7afb30_0 .var "writing_successful", 0 0;
S_0x63a9ad78bb70 .scope module, "dut" "FSM" 2 33, 3 1 0, S_0x63a9ad77b290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 1 "column";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /INPUT 1 "writing_successful";
    .port_info 6 /OUTPUT 4 "PL";
    .port_info 7 /OUTPUT 2 "BL";
    .port_info 8 /OUTPUT 2 "WLN";
    .port_info 9 /OUTPUT 2 "WLP";
    .port_info 10 /OUTPUT 1 "PRG";
    .port_info 11 /OUTPUT 2 "data_out";
    .port_info 12 /OUTPUT 1 "read_active";
P_0x63a9ad77e6d0 .param/l "A" 0 3 2, +C4<00000000000000000000000000000010>;
P_0x63a9ad77e710 .param/l "ADDR_WIDTH" 1 3 42, +C4<00000000000000000000000000000001>;
P_0x63a9ad77e750 .param/l "B" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x63a9ad77e790 .param/l "BL_V_GND" 1 3 25, C4<0>;
P_0x63a9ad77e7d0 .param/l "BL_V_MID" 1 3 26, C4<1>;
P_0x63a9ad77e810 .param/l "MODE_IDLE" 1 3 23, C4<10>;
P_0x63a9ad77e850 .param/l "MODE_READING" 1 3 21, C4<00>;
P_0x63a9ad77e890 .param/l "MODE_WRITING" 1 3 22, C4<01>;
P_0x63a9ad77e8d0 .param/l "PL_V_GND" 1 3 27, C4<00>;
P_0x63a9ad77e910 .param/l "PL_V_HIGH" 1 3 30, C4<11>;
P_0x63a9ad77e950 .param/l "PL_V_MID" 1 3 28, C4<01>;
P_0x63a9ad77e990 .param/l "PL_V_READ" 1 3 29, C4<10>;
P_0x63a9ad77e9d0 .param/l "READ_ACTIVE" 1 3 37, C4<1>;
P_0x63a9ad77ea10 .param/l "READ_NOT_ACTIVE" 1 3 36, C4<0>;
P_0x63a9ad77ea50 .param/l "S_IDLE" 1 3 46, C4<000000>;
P_0x63a9ad77ea90 .param/l "WLN_V_GND" 1 3 32, C4<1>;
P_0x63a9ad77ead0 .param/l "WLN_V_MID" 1 3 31, C4<0>;
P_0x63a9ad77eb10 .param/l "WLP_V_HIGH" 1 3 33, C4<0>;
P_0x63a9ad77eb50 .param/l "WLP_V_MID" 1 3 34, C4<1>;
P_0x63a9ad77eb90 .param/l "WRITING_NOT_SUCCESSFUL" 1 3 39, C4<0>;
P_0x63a9ad77ebd0 .param/l "WRITING_SUCCESSFUL" 1 3 40, C4<1>;
L_0x63a9ad78f990 .functor BUFZ 2, v0x63a9ad7ae060_0, C4<00>, C4<00>, C4<00>;
L_0x63a9ad7afc00 .functor BUFZ 4, v0x63a9ad7ae220_0, C4<0000>, C4<0000>, C4<0000>;
L_0x63a9ad7afcc0 .functor BUFZ 2, v0x63a9ad7ae5b0_0, C4<00>, C4<00>, C4<00>;
L_0x63a9ad7afd80 .functor BUFZ 2, v0x63a9ad7ae770_0, C4<00>, C4<00>, C4<00>;
L_0x63a9ad7afe70 .functor BUFZ 1, v0x63a9ad7aee30_0, C4<0>, C4<0>, C4<0>;
L_0x63a9ad7aff30 .functor BUFZ 2, v0x63a9ad7aebb0_0, C4<00>, C4<00>, C4<00>;
L_0x63a9ad7b0030 .functor BUFZ 1, v0x63a9ad7ae410_0, C4<0>, C4<0>, C4<0>;
v0x63a9ad78c0e0_0 .net "BL", 1 0, L_0x63a9ad78f990;  alias, 1 drivers
v0x63a9ad7ae060_0 .var "BL_reg", 1 0;
v0x63a9ad7ae160_0 .net "PL", 3 0, L_0x63a9ad7afc00;  alias, 1 drivers
v0x63a9ad7ae220_0 .var "PL_reg", 3 0;
v0x63a9ad7ae300_0 .net "PRG", 0 0, L_0x63a9ad7b0030;  1 drivers
v0x63a9ad7ae410_0 .var "PRG_reg", 0 0;
v0x63a9ad7ae4d0_0 .net "WLN", 1 0, L_0x63a9ad7afcc0;  alias, 1 drivers
v0x63a9ad7ae5b0_0 .var "WLN_reg", 1 0;
v0x63a9ad7ae690_0 .net "WLP", 1 0, L_0x63a9ad7afd80;  alias, 1 drivers
v0x63a9ad7ae770_0 .var "WLP_reg", 1 0;
v0x63a9ad7ae850_0 .net "clk", 0 0, v0x63a9ad7af5b0_0;  1 drivers
v0x63a9ad7ae910_0 .net "column", 0 0, v0x63a9ad7af650_0;  1 drivers
v0x63a9ad7ae9f0_0 .net "data_in", 1 0, v0x63a9ad7af720_0;  1 drivers
v0x63a9ad7aead0_0 .net "data_out", 1 0, L_0x63a9ad7aff30;  alias, 1 drivers
v0x63a9ad7aebb0_0 .var "data_out_reg", 1 0;
v0x63a9ad7aec90_0 .net "mode", 1 0, v0x63a9ad7af8c0_0;  1 drivers
v0x63a9ad7aed70_0 .net "read_active", 0 0, L_0x63a9ad7afe70;  alias, 1 drivers
v0x63a9ad7aee30_0 .var "read_active_reg", 0 0;
v0x63a9ad7aeef0_0 .net "reset", 0 0, v0x63a9ad7afa60_0;  1 drivers
v0x63a9ad7aefb0_0 .var "state", 4 0;
v0x63a9ad7af090_0 .net "writing_successful", 0 0, v0x63a9ad7afb30_0;  1 drivers
E_0x63a9ad78c740 .event posedge, v0x63a9ad7ae850_0;
    .scope S_0x63a9ad78bb70;
T_0 ;
    %vpi_call 3 67 "$display", "Hello, World" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x63a9ad78bb70;
T_1 ;
    %wait E_0x63a9ad78c740;
    %load/vec4 v0x63a9ad7aeef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x63a9ad7aefb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63a9ad7aefb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 77 "$display", "state = S_IDLE" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63a9ad7ae060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63a9ad7ae220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x63a9ad7ae5b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x63a9ad7ae770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63a9ad7aee30_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63a9ad77b290;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63a9ad7af5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63a9ad7afa60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63a9ad7af8c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63a9ad7af650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63a9ad7af720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63a9ad7afb30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x63a9ad77b290;
T_3 ;
    %vpi_call 2 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x63a9ad77b290 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x63a9ad77b290;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x63a9ad7af5b0_0;
    %inv;
    %store/vec4 v0x63a9ad7af5b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_v3.sv";
    "otp_controller_v3.sv";
